
new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000103fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004558  080105a0  080105a0  000205a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014af8  08014af8  0003024c  2**0
                  CONTENTS
  4 .ARM          00000008  08014af8  08014af8  00024af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014b00  08014b00  0003024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014b00  08014b00  00024b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014b04  08014b04  00024b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  08014b08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c78  2000024c  08014d54  0003024c  2**2
                  ALLOC
 10 ._user_heap_stack 00001c04  20001ec4  08014d54  00031ec4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027564  00000000  00000000  0003027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048c8  00000000  00000000  000577e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019b0  00000000  00000000  0005c0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001d9cf  00000000  00000000  0005da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001f2ab  00000000  00000000  0007b427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a4342  00000000  00000000  0009a6d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0013ea14  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001838  00000000  00000000  0013ea68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008104  00000000  00000000  001402a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000024c 	.word	0x2000024c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010584 	.word	0x08010584

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000250 	.word	0x20000250
 80001dc:	08010584 	.word	0x08010584

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <dispcolor_Init>:
	*pValue1 = *pValue2;
	*pValue2 = TempValue;
}
//------------------------------------------------------------------------------
void dispcolor_Init(uint8_t Width, uint8_t Height)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	71bb      	strb	r3, [r7, #6]
	GC9A01A_Init(Width, Height);
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	79ba      	ldrb	r2, [r7, #6]
 8000f64:	4611      	mov	r1, r2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fe54 	bl	8001c14 <GC9A01A_Init>
	_Width = GC9A01A_GetWidth();
 8000f6c:	f000 fe42 	bl	8001bf4 <GC9A01A_GetWidth>
 8000f70:	4603      	mov	r3, r0
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <dispcolor_Init+0x40>)
 8000f76:	801a      	strh	r2, [r3, #0]
	_Height = GC9A01A_GetHeight();
 8000f78:	f000 fe44 	bl	8001c04 <GC9A01A_GetHeight>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <dispcolor_Init+0x44>)
 8000f82:	801a      	strh	r2, [r3, #0]

	dispcolor_ClearScreen();
 8000f84:	f000 f858 	bl	8001038 <dispcolor_ClearScreen>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000268 	.word	0x20000268
 8000f94:	2000026a 	.word	0x2000026a

08000f98 <dispcolor_DrawPixel>:
	//if (Value > 100) Value = 100;
	//GC9A01A_SetBL(Value);
}
//------------------------------------------------------------------------------
void dispcolor_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	80fb      	strh	r3, [r7, #6]
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	80bb      	strh	r3, [r7, #4]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	807b      	strh	r3, [r7, #2]
	GC9A01A_DrawPixel(x, y, color);
 8000faa:	887a      	ldrh	r2, [r7, #2]
 8000fac:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000fb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 fd90 	bl	8001ada <GC9A01A_DrawPixel>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <dispcolor_FillRect>:
{
	return GC9A01A_GetPixel(x, y);
}
//------------------------------------------------------------------------------
void dispcolor_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000fc2:	b590      	push	{r4, r7, lr}
 8000fc4:	b085      	sub	sp, #20
 8000fc6:	af02      	add	r7, sp, #8
 8000fc8:	4604      	mov	r4, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4611      	mov	r1, r2
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4623      	mov	r3, r4
 8000fd2:	80fb      	strh	r3, [r7, #6]
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	80bb      	strh	r3, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	807b      	strh	r3, [r7, #2]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	803b      	strh	r3, [r7, #0]
	GC9A01A_FillRect(x, y, w, h, color);
 8000fe0:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000fe4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000fe8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000fec:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000ff0:	8b3b      	ldrh	r3, [r7, #24]
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	4623      	mov	r3, r4
 8000ff6:	f000 fd9d 	bl	8001b34 <GC9A01A_FillRect>
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd90      	pop	{r4, r7, pc}
	...

08001004 <dispcolor_FillScreen>:
//------------------------------------------------------------------------------
void dispcolor_FillScreen(uint16_t color)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af02      	add	r7, sp, #8
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
	dispcolor_FillRect(0, 0, _Width, _Height, color);
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <dispcolor_FillScreen+0x2c>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	b21a      	sxth	r2, r3
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <dispcolor_FillScreen+0x30>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	b219      	sxth	r1, r3
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	460b      	mov	r3, r1
 8001020:	2100      	movs	r1, #0
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff ffcd 	bl	8000fc2 <dispcolor_FillRect>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000268 	.word	0x20000268
 8001034:	2000026a 	.word	0x2000026a

08001038 <dispcolor_ClearScreen>:
//------------------------------------------------------------------------------
void dispcolor_ClearScreen(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	dispcolor_FillScreen(BLACK);
 800103c:	2000      	movs	r0, #0
 800103e:	f7ff ffe1 	bl	8001004 <dispcolor_FillScreen>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}

08001046 <dispcolor_DrawCircle>:
		dispcolor_FillRect(a, y, b - a + 1, 1, color);
	}
}
//------------------------------------------------------------------------------
void dispcolor_DrawCircle(int16_t x0, int16_t y0, int16_t radius, uint16_t color, uint8_t correction)
{
 8001046:	b590      	push	{r4, r7, lr}
 8001048:	b087      	sub	sp, #28
 800104a:	af00      	add	r7, sp, #0
 800104c:	4604      	mov	r4, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4611      	mov	r1, r2
 8001052:	461a      	mov	r2, r3
 8001054:	4623      	mov	r3, r4
 8001056:	80fb      	strh	r3, [r7, #6]
 8001058:	4603      	mov	r3, r0
 800105a:	80bb      	strh	r3, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	807b      	strh	r3, [r7, #2]
 8001060:	4613      	mov	r3, r2
 8001062:	803b      	strh	r3, [r7, #0]
int x = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
int y = radius;
 8001068:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800106c:	613b      	str	r3, [r7, #16]
int delta = 1 - 2 * radius;
 800106e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	f1c3 0301 	rsb	r3, r3, #1
 8001078:	60fb      	str	r3, [r7, #12]
int error = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]

	if (correction) correction = 1;
 800107e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001082:	2b00      	cmp	r3, #0
 8001084:	f000 8092 	beq.w	80011ac <dispcolor_DrawCircle+0x166>
 8001088:	2301      	movs	r3, #1
 800108a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	while (y >= 0) {
 800108e:	e08d      	b.n	80011ac <dispcolor_DrawCircle+0x166>
		dispcolor_DrawPixel(x0 + x, y0 + y + correction, color);
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	b29a      	uxth	r2, r3
 8001094:	88fb      	ldrh	r3, [r7, #6]
 8001096:	4413      	add	r3, r2
 8001098:	b29b      	uxth	r3, r3
 800109a:	b218      	sxth	r0, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	88bb      	ldrh	r3, [r7, #4]
 80010a2:	4413      	add	r3, r2
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	4413      	add	r3, r2
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	883a      	ldrh	r2, [r7, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	f7ff ff6f 	bl	8000f98 <dispcolor_DrawPixel>
		dispcolor_DrawPixel(x0 + x, y0 - y, color);
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	b29a      	uxth	r2, r3
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	4413      	add	r3, r2
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	b218      	sxth	r0, r3
 80010c6:	88ba      	ldrh	r2, [r7, #4]
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	883a      	ldrh	r2, [r7, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	f7ff ff5f 	bl	8000f98 <dispcolor_DrawPixel>
		dispcolor_DrawPixel(x0 - x + correction, y0 + y + correction, color);
 80010da:	88fa      	ldrh	r2, [r7, #6]
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4413      	add	r3, r2
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	b218      	sxth	r0, r3
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	88bb      	ldrh	r3, [r7, #4]
 80010f6:	4413      	add	r3, r2
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010fe:	b29b      	uxth	r3, r3
 8001100:	4413      	add	r3, r2
 8001102:	b29b      	uxth	r3, r3
 8001104:	b21b      	sxth	r3, r3
 8001106:	883a      	ldrh	r2, [r7, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	f7ff ff45 	bl	8000f98 <dispcolor_DrawPixel>
		dispcolor_DrawPixel(x0 - x + correction, y0 - y, color);
 800110e:	88fa      	ldrh	r2, [r7, #6]
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	b29b      	uxth	r3, r3
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	b29a      	uxth	r2, r3
 8001118:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800111c:	b29b      	uxth	r3, r3
 800111e:	4413      	add	r3, r2
 8001120:	b29b      	uxth	r3, r3
 8001122:	b218      	sxth	r0, r3
 8001124:	88ba      	ldrh	r2, [r7, #4]
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	b29b      	uxth	r3, r3
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	b29b      	uxth	r3, r3
 800112e:	b21b      	sxth	r3, r3
 8001130:	883a      	ldrh	r2, [r7, #0]
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff ff30 	bl	8000f98 <dispcolor_DrawPixel>
		error = 2 * (delta + y) - 1;
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	4413      	add	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	3b01      	subs	r3, #1
 8001142:	60bb      	str	r3, [r7, #8]

		if (delta < 0 && error <= 0) {
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	da0c      	bge.n	8001164 <dispcolor_DrawCircle+0x11e>
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	dc09      	bgt.n	8001164 <dispcolor_DrawCircle+0x11e>
			++x;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	3301      	adds	r3, #1
 8001154:	617b      	str	r3, [r7, #20]
			delta += 2 * x + 1;
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	3301      	adds	r3, #1
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	4413      	add	r3, r2
 8001160:	60fb      	str	r3, [r7, #12]
			continue;
 8001162:	e023      	b.n	80011ac <dispcolor_DrawCircle+0x166>
		}

		error = 2 * (delta - x) - 1;
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	3b01      	subs	r3, #1
 800116e:	60bb      	str	r3, [r7, #8]

		if (delta > 0 && error > 0) {
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	dd0d      	ble.n	8001192 <dispcolor_DrawCircle+0x14c>
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	2b00      	cmp	r3, #0
 800117a:	dd0a      	ble.n	8001192 <dispcolor_DrawCircle+0x14c>
			--y;
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	3b01      	subs	r3, #1
 8001180:	613b      	str	r3, [r7, #16]
			delta += 1 - 2 * y;
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	f1c3 0301 	rsb	r3, r3, #1
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	4413      	add	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]
			continue;
 8001190:	e00c      	b.n	80011ac <dispcolor_DrawCircle+0x166>
		}

		++x;
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
		delta += 2 * (x - y);
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	4413      	add	r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]
		--y;
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	613b      	str	r3, [r7, #16]
	while (y >= 0) {
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f6bf af6e 	bge.w	8001090 <dispcolor_DrawCircle+0x4a>
	}
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	371c      	adds	r7, #28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd90      	pop	{r4, r7, pc}

080011be <dispcolor_DrawChar_General>:
	}
}
//------------------------------------------------------------------------------
static uint8_t dispcolor_DrawChar_General(int16_t X, int16_t Y, uint8_t FontID,
		char Char, uint16_t TextColor, uint16_t BgColor, uint8_t TransparentBg)
{
 80011be:	b590      	push	{r4, r7, lr}
 80011c0:	b087      	sub	sp, #28
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4604      	mov	r4, r0
 80011c6:	4608      	mov	r0, r1
 80011c8:	4611      	mov	r1, r2
 80011ca:	461a      	mov	r2, r3
 80011cc:	4623      	mov	r3, r4
 80011ce:	80fb      	strh	r3, [r7, #6]
 80011d0:	4603      	mov	r3, r0
 80011d2:	80bb      	strh	r3, [r7, #4]
 80011d4:	460b      	mov	r3, r1
 80011d6:	70fb      	strb	r3, [r7, #3]
 80011d8:	4613      	mov	r3, r2
 80011da:	70bb      	strb	r3, [r7, #2]
uint8_t *pCharTable = font_GetFontStruct(FontID, Char);
 80011dc:	78ba      	ldrb	r2, [r7, #2]
 80011de:	78fb      	ldrb	r3, [r7, #3]
 80011e0:	4611      	mov	r1, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fa36 	bl	8001654 <font_GetFontStruct>
 80011e8:	6138      	str	r0, [r7, #16]
uint8_t CharWidth = font_GetCharWidth(pCharTable);
 80011ea:	6938      	ldr	r0, [r7, #16]
 80011ec:	f000 fa48 	bl	8001680 <font_GetCharWidth>
 80011f0:	4603      	mov	r3, r0
 80011f2:	73fb      	strb	r3, [r7, #15]
uint8_t CharHeight = font_GetCharHeight(pCharTable);
 80011f4:	6938      	ldr	r0, [r7, #16]
 80011f6:	f000 fa4f 	bl	8001698 <font_GetCharHeight>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73bb      	strb	r3, [r7, #14]

	pCharTable += 2;
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	3302      	adds	r3, #2
 8001202:	613b      	str	r3, [r7, #16]

	if (FontID == FONTID_6X8M) {
 8001204:	78fb      	ldrb	r3, [r7, #3]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d147      	bne.n	800129a <dispcolor_DrawChar_General+0xdc>
		for (uint8_t row = 0; row < CharHeight; row++) {
 800120a:	2300      	movs	r3, #0
 800120c:	75fb      	strb	r3, [r7, #23]
 800120e:	e03f      	b.n	8001290 <dispcolor_DrawChar_General+0xd2>
			for (uint8_t col = 0; col < CharWidth; col++) {
 8001210:	2300      	movs	r3, #0
 8001212:	75bb      	strb	r3, [r7, #22]
 8001214:	e035      	b.n	8001282 <dispcolor_DrawChar_General+0xc4>
				if (pCharTable[row] & (1 << (7 - col)))
 8001216:	7dfb      	ldrb	r3, [r7, #23]
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4413      	add	r3, r2
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	7dbb      	ldrb	r3, [r7, #22]
 8001222:	f1c3 0307 	rsb	r3, r3, #7
 8001226:	fa42 f303 	asr.w	r3, r2, r3
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	2b00      	cmp	r3, #0
 8001230:	d010      	beq.n	8001254 <dispcolor_DrawChar_General+0x96>
					dispcolor_DrawPixel(X + col, Y + row, TextColor);
 8001232:	7dbb      	ldrb	r3, [r7, #22]
 8001234:	b29a      	uxth	r2, r3
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	4413      	add	r3, r2
 800123a:	b29b      	uxth	r3, r3
 800123c:	b218      	sxth	r0, r3
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	b29a      	uxth	r2, r3
 8001242:	88bb      	ldrh	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	b29b      	uxth	r3, r3
 8001248:	b21b      	sxth	r3, r3
 800124a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fea3 	bl	8000f98 <dispcolor_DrawPixel>
 8001252:	e013      	b.n	800127c <dispcolor_DrawChar_General+0xbe>
				else if (!TransparentBg)
 8001254:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001258:	2b00      	cmp	r3, #0
 800125a:	d10f      	bne.n	800127c <dispcolor_DrawChar_General+0xbe>
					dispcolor_DrawPixel(X + col, Y + row, BgColor);
 800125c:	7dbb      	ldrb	r3, [r7, #22]
 800125e:	b29a      	uxth	r2, r3
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	4413      	add	r3, r2
 8001264:	b29b      	uxth	r3, r3
 8001266:	b218      	sxth	r0, r3
 8001268:	7dfb      	ldrb	r3, [r7, #23]
 800126a:	b29a      	uxth	r2, r3
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	4413      	add	r3, r2
 8001270:	b29b      	uxth	r3, r3
 8001272:	b21b      	sxth	r3, r3
 8001274:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001276:	4619      	mov	r1, r3
 8001278:	f7ff fe8e 	bl	8000f98 <dispcolor_DrawPixel>
			for (uint8_t col = 0; col < CharWidth; col++) {
 800127c:	7dbb      	ldrb	r3, [r7, #22]
 800127e:	3301      	adds	r3, #1
 8001280:	75bb      	strb	r3, [r7, #22]
 8001282:	7dba      	ldrb	r2, [r7, #22]
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	429a      	cmp	r2, r3
 8001288:	d3c5      	bcc.n	8001216 <dispcolor_DrawChar_General+0x58>
		for (uint8_t row = 0; row < CharHeight; row++) {
 800128a:	7dfb      	ldrb	r3, [r7, #23]
 800128c:	3301      	adds	r3, #1
 800128e:	75fb      	strb	r3, [r7, #23]
 8001290:	7dfa      	ldrb	r2, [r7, #23]
 8001292:	7bbb      	ldrb	r3, [r7, #14]
 8001294:	429a      	cmp	r2, r3
 8001296:	d3bb      	bcc.n	8001210 <dispcolor_DrawChar_General+0x52>
 8001298:	e081      	b.n	800139e <dispcolor_DrawChar_General+0x1e0>
			}
		}
	} else {
		for (uint8_t row = 0; row < CharHeight; row++) {
 800129a:	2300      	movs	r3, #0
 800129c:	757b      	strb	r3, [r7, #21]
 800129e:	e07a      	b.n	8001396 <dispcolor_DrawChar_General+0x1d8>
			for (uint8_t col = 0; col < CharWidth; col++) {
 80012a0:	2300      	movs	r3, #0
 80012a2:	753b      	strb	r3, [r7, #20]
 80012a4:	e070      	b.n	8001388 <dispcolor_DrawChar_General+0x1ca>
				if (col < 8) {
 80012a6:	7d3b      	ldrb	r3, [r7, #20]
 80012a8:	2b07      	cmp	r3, #7
 80012aa:	d835      	bhi.n	8001318 <dispcolor_DrawChar_General+0x15a>
					if (pCharTable[row * 2] & (1 << (7 - col)))
 80012ac:	7d7b      	ldrb	r3, [r7, #21]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	461a      	mov	r2, r3
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4413      	add	r3, r2
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	7d3b      	ldrb	r3, [r7, #20]
 80012bc:	f1c3 0307 	rsb	r3, r3, #7
 80012c0:	fa42 f303 	asr.w	r3, r2, r3
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d010      	beq.n	80012ee <dispcolor_DrawChar_General+0x130>
						dispcolor_DrawPixel(X + col, Y + row, TextColor);
 80012cc:	7d3b      	ldrb	r3, [r7, #20]
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	4413      	add	r3, r2
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	b218      	sxth	r0, r3
 80012d8:	7d7b      	ldrb	r3, [r7, #21]
 80012da:	b29a      	uxth	r2, r3
 80012dc:	88bb      	ldrh	r3, [r7, #4]
 80012de:	4413      	add	r3, r2
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fe56 	bl	8000f98 <dispcolor_DrawPixel>
 80012ec:	e049      	b.n	8001382 <dispcolor_DrawChar_General+0x1c4>
					else if (!TransparentBg)
 80012ee:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d145      	bne.n	8001382 <dispcolor_DrawChar_General+0x1c4>
						dispcolor_DrawPixel(X + col, Y + row, BgColor);
 80012f6:	7d3b      	ldrb	r3, [r7, #20]
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	88fb      	ldrh	r3, [r7, #6]
 80012fc:	4413      	add	r3, r2
 80012fe:	b29b      	uxth	r3, r3
 8001300:	b218      	sxth	r0, r3
 8001302:	7d7b      	ldrb	r3, [r7, #21]
 8001304:	b29a      	uxth	r2, r3
 8001306:	88bb      	ldrh	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	b29b      	uxth	r3, r3
 800130c:	b21b      	sxth	r3, r3
 800130e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001310:	4619      	mov	r1, r3
 8001312:	f7ff fe41 	bl	8000f98 <dispcolor_DrawPixel>
 8001316:	e034      	b.n	8001382 <dispcolor_DrawChar_General+0x1c4>
				} else {
					if (pCharTable[(row * 2) + 1] & (1 << (15 - col)))
 8001318:	7d7b      	ldrb	r3, [r7, #21]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	3301      	adds	r3, #1
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4413      	add	r3, r2
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	7d3b      	ldrb	r3, [r7, #20]
 8001328:	f1c3 030f 	rsb	r3, r3, #15
 800132c:	fa42 f303 	asr.w	r3, r2, r3
 8001330:	f003 0301 	and.w	r3, r3, #1
 8001334:	2b00      	cmp	r3, #0
 8001336:	d010      	beq.n	800135a <dispcolor_DrawChar_General+0x19c>
						dispcolor_DrawPixel(X + col, Y + row, TextColor);
 8001338:	7d3b      	ldrb	r3, [r7, #20]
 800133a:	b29a      	uxth	r2, r3
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	4413      	add	r3, r2
 8001340:	b29b      	uxth	r3, r3
 8001342:	b218      	sxth	r0, r3
 8001344:	7d7b      	ldrb	r3, [r7, #21]
 8001346:	b29a      	uxth	r2, r3
 8001348:	88bb      	ldrh	r3, [r7, #4]
 800134a:	4413      	add	r3, r2
 800134c:	b29b      	uxth	r3, r3
 800134e:	b21b      	sxth	r3, r3
 8001350:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001352:	4619      	mov	r1, r3
 8001354:	f7ff fe20 	bl	8000f98 <dispcolor_DrawPixel>
 8001358:	e013      	b.n	8001382 <dispcolor_DrawChar_General+0x1c4>
					else if (!TransparentBg)
 800135a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10f      	bne.n	8001382 <dispcolor_DrawChar_General+0x1c4>
						dispcolor_DrawPixel(X + col, Y + row, BgColor);
 8001362:	7d3b      	ldrb	r3, [r7, #20]
 8001364:	b29a      	uxth	r2, r3
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	4413      	add	r3, r2
 800136a:	b29b      	uxth	r3, r3
 800136c:	b218      	sxth	r0, r3
 800136e:	7d7b      	ldrb	r3, [r7, #21]
 8001370:	b29a      	uxth	r2, r3
 8001372:	88bb      	ldrh	r3, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	b29b      	uxth	r3, r3
 8001378:	b21b      	sxth	r3, r3
 800137a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fe0b 	bl	8000f98 <dispcolor_DrawPixel>
			for (uint8_t col = 0; col < CharWidth; col++) {
 8001382:	7d3b      	ldrb	r3, [r7, #20]
 8001384:	3301      	adds	r3, #1
 8001386:	753b      	strb	r3, [r7, #20]
 8001388:	7d3a      	ldrb	r2, [r7, #20]
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	429a      	cmp	r2, r3
 800138e:	d38a      	bcc.n	80012a6 <dispcolor_DrawChar_General+0xe8>
		for (uint8_t row = 0; row < CharHeight; row++) {
 8001390:	7d7b      	ldrb	r3, [r7, #21]
 8001392:	3301      	adds	r3, #1
 8001394:	757b      	strb	r3, [r7, #21]
 8001396:	7d7a      	ldrb	r2, [r7, #21]
 8001398:	7bbb      	ldrb	r3, [r7, #14]
 800139a:	429a      	cmp	r2, r3
 800139c:	d380      	bcc.n	80012a0 <dispcolor_DrawChar_General+0xe2>
				}
			}
		}
	}

	return CharWidth;
 800139e:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd90      	pop	{r4, r7, pc}

080013a8 <dispcolor_DrawChar>:
//------------------------------------------------------------------------------
uint8_t dispcolor_DrawChar(int16_t X, int16_t Y, uint8_t FontID, char Char, uint16_t TextColor)
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af04      	add	r7, sp, #16
 80013ae:	4604      	mov	r4, r0
 80013b0:	4608      	mov	r0, r1
 80013b2:	4611      	mov	r1, r2
 80013b4:	461a      	mov	r2, r3
 80013b6:	4623      	mov	r3, r4
 80013b8:	80fb      	strh	r3, [r7, #6]
 80013ba:	4603      	mov	r3, r0
 80013bc:	80bb      	strh	r3, [r7, #4]
 80013be:	460b      	mov	r3, r1
 80013c0:	70fb      	strb	r3, [r7, #3]
 80013c2:	4613      	mov	r3, r2
 80013c4:	70bb      	strb	r3, [r7, #2]
	return dispcolor_DrawChar_General(X, Y, FontID, Char, TextColor, 0, 1);
 80013c6:	78bc      	ldrb	r4, [r7, #2]
 80013c8:	78fa      	ldrb	r2, [r7, #3]
 80013ca:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013ce:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80013d2:	2301      	movs	r3, #1
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	2300      	movs	r3, #0
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	8b3b      	ldrh	r3, [r7, #24]
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	4623      	mov	r3, r4
 80013e0:	f7ff feed 	bl	80011be <dispcolor_DrawChar_General>
 80013e4:	4603      	mov	r3, r0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd90      	pop	{r4, r7, pc}

080013ee <dispcolor_DrawChar_Bg>:
//------------------------------------------------------------------------------
uint8_t dispcolor_DrawChar_Bg(int16_t X, int16_t Y, uint8_t FontID,
		                      char Char, uint16_t TextColor, uint16_t BgColor)
{
 80013ee:	b590      	push	{r4, r7, lr}
 80013f0:	b087      	sub	sp, #28
 80013f2:	af04      	add	r7, sp, #16
 80013f4:	4604      	mov	r4, r0
 80013f6:	4608      	mov	r0, r1
 80013f8:	4611      	mov	r1, r2
 80013fa:	461a      	mov	r2, r3
 80013fc:	4623      	mov	r3, r4
 80013fe:	80fb      	strh	r3, [r7, #6]
 8001400:	4603      	mov	r3, r0
 8001402:	80bb      	strh	r3, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	70fb      	strb	r3, [r7, #3]
 8001408:	4613      	mov	r3, r2
 800140a:	70bb      	strb	r3, [r7, #2]
	return dispcolor_DrawChar_General(X, Y, FontID, Char, TextColor, BgColor, 0);
 800140c:	78bc      	ldrb	r4, [r7, #2]
 800140e:	78fa      	ldrb	r2, [r7, #3]
 8001410:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001414:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001418:	2300      	movs	r3, #0
 800141a:	9302      	str	r3, [sp, #8]
 800141c:	8bbb      	ldrh	r3, [r7, #28]
 800141e:	9301      	str	r3, [sp, #4]
 8001420:	8b3b      	ldrh	r3, [r7, #24]
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	4623      	mov	r3, r4
 8001426:	f7ff feca 	bl	80011be <dispcolor_DrawChar_General>
 800142a:	4603      	mov	r3, r0
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bd90      	pop	{r4, r7, pc}

08001434 <dispcolor_DrawString_General>:
//------------------------------------------------------------------------------
static int16_t dispcolor_DrawString_General(int16_t X, int16_t Y,
		uint8_t FontID, char *Str, uint16_t TextColor, uint16_t BgColor,
		uint8_t TransparentBg)
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b089      	sub	sp, #36	; 0x24
 8001438:	af02      	add	r7, sp, #8
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	4603      	mov	r3, r0
 800143e:	81fb      	strh	r3, [r7, #14]
 8001440:	460b      	mov	r3, r1
 8001442:	81bb      	strh	r3, [r7, #12]
 8001444:	4613      	mov	r3, r2
 8001446:	72fb      	strb	r3, [r7, #11]
uint8_t done = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	75fb      	strb	r3, [r7, #23]
int16_t Xstart = X;
 800144c:	89fb      	ldrh	r3, [r7, #14]
 800144e:	82bb      	strh	r3, [r7, #20]
uint8_t StrHeight = 8;
 8001450:	2308      	movs	r3, #8
 8001452:	75bb      	strb	r3, [r7, #22]

	while (!done) {
 8001454:	e053      	b.n	80014fe <dispcolor_DrawString_General+0xca>
		switch (*Str) {
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b0d      	cmp	r3, #13
 800145c:	d010      	beq.n	8001480 <dispcolor_DrawString_General+0x4c>
 800145e:	2b0d      	cmp	r3, #13
 8001460:	dc11      	bgt.n	8001486 <dispcolor_DrawString_General+0x52>
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <dispcolor_DrawString_General+0x38>
 8001466:	2b0a      	cmp	r3, #10
 8001468:	d003      	beq.n	8001472 <dispcolor_DrawString_General+0x3e>
 800146a:	e00c      	b.n	8001486 <dispcolor_DrawString_General+0x52>
			case '\0':
				done = 1;
 800146c:	2301      	movs	r3, #1
 800146e:	75fb      	strb	r3, [r7, #23]
			break;
 8001470:	e042      	b.n	80014f8 <dispcolor_DrawString_General+0xc4>
			case '\n':
				Y += StrHeight;
 8001472:	7dbb      	ldrb	r3, [r7, #22]
 8001474:	b29a      	uxth	r2, r3
 8001476:	89bb      	ldrh	r3, [r7, #12]
 8001478:	4413      	add	r3, r2
 800147a:	b29b      	uxth	r3, r3
 800147c:	81bb      	strh	r3, [r7, #12]
			break;
 800147e:	e03b      	b.n	80014f8 <dispcolor_DrawString_General+0xc4>
			case '\r':
				X = Xstart;
 8001480:	8abb      	ldrh	r3, [r7, #20]
 8001482:	81fb      	strh	r3, [r7, #14]
			break;
 8001484:	e038      	b.n	80014f8 <dispcolor_DrawString_General+0xc4>
			default:
				if (TransparentBg)
 8001486:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800148a:	2b00      	cmp	r3, #0
 800148c:	d012      	beq.n	80014b4 <dispcolor_DrawString_General+0x80>
					X += dispcolor_DrawChar(X, Y, FontID, *Str, TextColor);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	781c      	ldrb	r4, [r3, #0]
 8001492:	7afa      	ldrb	r2, [r7, #11]
 8001494:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001498:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800149c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	4623      	mov	r3, r4
 80014a2:	f7ff ff81 	bl	80013a8 <dispcolor_DrawChar>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	4413      	add	r3, r2
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	81fb      	strh	r3, [r7, #14]
 80014b2:	e013      	b.n	80014dc <dispcolor_DrawString_General+0xa8>
				else
					X += dispcolor_DrawChar_Bg(X, Y, FontID, *Str, TextColor, BgColor);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	781c      	ldrb	r4, [r3, #0]
 80014b8:	7afa      	ldrb	r2, [r7, #11]
 80014ba:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80014be:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80014c2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	4623      	mov	r3, r4
 80014cc:	f7ff ff8f 	bl	80013ee <dispcolor_DrawChar_Bg>
 80014d0:	4603      	mov	r3, r0
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	4413      	add	r3, r2
 80014d8:	b29b      	uxth	r3, r3
 80014da:	81fb      	strh	r3, [r7, #14]

				StrHeight = font_GetCharHeight(font_GetFontStruct(FontID, *Str));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	7afb      	ldrb	r3, [r7, #11]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f000 f8b5 	bl	8001654 <font_GetFontStruct>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f8d3 	bl	8001698 <font_GetCharHeight>
 80014f2:	4603      	mov	r3, r0
 80014f4:	75bb      	strb	r3, [r7, #22]
			break;
 80014f6:	bf00      	nop
		}
		Str++;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3301      	adds	r3, #1
 80014fc:	607b      	str	r3, [r7, #4]
	while (!done) {
 80014fe:	7dfb      	ldrb	r3, [r7, #23]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0a8      	beq.n	8001456 <dispcolor_DrawString_General+0x22>
	}
	return X;
 8001504:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001508:	4618      	mov	r0, r3
 800150a:	371c      	adds	r7, #28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd90      	pop	{r4, r7, pc}

08001510 <dispcolor_DrawString>:
//------------------------------------------------------------------------------
int16_t dispcolor_DrawString(int16_t X, int16_t Y, uint8_t FontID, char *Str, uint16_t TextColor)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af04      	add	r7, sp, #16
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	4603      	mov	r3, r0
 800151a:	81fb      	strh	r3, [r7, #14]
 800151c:	460b      	mov	r3, r1
 800151e:	81bb      	strh	r3, [r7, #12]
 8001520:	4613      	mov	r3, r2
 8001522:	72fb      	strb	r3, [r7, #11]
	return dispcolor_DrawString_General(X, Y, FontID, Str, TextColor, 0, 0);
 8001524:	7afa      	ldrb	r2, [r7, #11]
 8001526:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800152a:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800152e:	2300      	movs	r3, #0
 8001530:	9302      	str	r3, [sp, #8]
 8001532:	2300      	movs	r3, #0
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	8b3b      	ldrh	r3, [r7, #24]
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f7ff ff7a 	bl	8001434 <dispcolor_DrawString_General>
 8001540:	4603      	mov	r3, r0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <f10x16f_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f10x16f_GetCharTable(char Char)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	uint8_t charIdx = *((uint8_t *) &Char);
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	73fb      	strb	r3, [r7, #15]
	return (uint8_t *)(&f10x16f_table[charIdx][0]);
 800155a:	7bfa      	ldrb	r2, [r7, #15]
 800155c:	4613      	mov	r3, r2
 800155e:	011b      	lsls	r3, r3, #4
 8001560:	4413      	add	r3, r2
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	4a03      	ldr	r2, [pc, #12]	; (8001574 <f10x16f_GetCharTable+0x28>)
 8001566:	4413      	add	r3, r2
}
 8001568:	4618      	mov	r0, r3
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	0801099c 	.word	0x0801099c

08001578 <f24f_GetCharTable>:
//==============================================================================
//       Char
//  
//==============================================================================
uint8_t *f24f_GetCharTable(char Char)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	//  
	if ((Char >= 0x20) && (Char <= 0x5A))
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b1f      	cmp	r3, #31
 8001586:	d90a      	bls.n	800159e <f24f_GetCharTable+0x26>
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	2b5a      	cmp	r3, #90	; 0x5a
 800158c:	d807      	bhi.n	800159e <f24f_GetCharTable+0x26>
	    return (uint8_t *)(&f24f_table[Char - 0x20][0]);
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	3b20      	subs	r3, #32
 8001592:	2232      	movs	r2, #50	; 0x32
 8001594:	fb02 f303 	mul.w	r3, r2, r3
 8001598:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <f24f_GetCharTable+0x40>)
 800159a:	4413      	add	r3, r2
 800159c:	e005      	b.n	80015aa <f24f_GetCharTable+0x32>
	if (Char == 0xB0)
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	2bb0      	cmp	r3, #176	; 0xb0
 80015a2:	d101      	bne.n	80015a8 <f24f_GetCharTable+0x30>
		return (uint8_t *) f24f_table1;
 80015a4:	4b05      	ldr	r3, [pc, #20]	; (80015bc <f24f_GetCharTable+0x44>)
 80015a6:	e000      	b.n	80015aa <f24f_GetCharTable+0x32>

	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	08012b9c 	.word	0x08012b9c
 80015bc:	08013724 	.word	0x08013724

080015c0 <f32f_GetCharTable>:
//==============================================================================
//       Char
//  
//==============================================================================
uint8_t *f32f_GetCharTable(char Char)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  //  
  if ((Char >= 0x30) && (Char <= 0x3A))
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	2b2f      	cmp	r3, #47	; 0x2f
 80015ce:	d90c      	bls.n	80015ea <f32f_GetCharTable+0x2a>
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b3a      	cmp	r3, #58	; 0x3a
 80015d4:	d809      	bhi.n	80015ea <f32f_GetCharTable+0x2a>
    return (uint8_t *)(&f32f_table[Char - 0x30][0]);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80015dc:	4613      	mov	r3, r2
 80015de:	015b      	lsls	r3, r3, #5
 80015e0:	4413      	add	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4a0c      	ldr	r2, [pc, #48]	; (8001618 <f32f_GetCharTable+0x58>)
 80015e6:	4413      	add	r3, r2
 80015e8:	e00f      	b.n	800160a <f32f_GetCharTable+0x4a>
  if (Char == 0x20)
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b20      	cmp	r3, #32
 80015ee:	d101      	bne.n	80015f4 <f32f_GetCharTable+0x34>
	  return (uint8_t *) f32f_table2;
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <f32f_GetCharTable+0x5c>)
 80015f2:	e00a      	b.n	800160a <f32f_GetCharTable+0x4a>
  if (Char == 0x2E)
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b2e      	cmp	r3, #46	; 0x2e
 80015f8:	d101      	bne.n	80015fe <f32f_GetCharTable+0x3e>
	  return (uint8_t *) f32f_table3;
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <f32f_GetCharTable+0x60>)
 80015fc:	e005      	b.n	800160a <f32f_GetCharTable+0x4a>
  if (Char == 0xB0)
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	2bb0      	cmp	r3, #176	; 0xb0
 8001602:	d101      	bne.n	8001608 <f32f_GetCharTable+0x48>
	  return (uint8_t *) f32f_table4;
 8001604:	4b07      	ldr	r3, [pc, #28]	; (8001624 <f32f_GetCharTable+0x64>)
 8001606:	e000      	b.n	800160a <f32f_GetCharTable+0x4a>

  return 0;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	08013758 	.word	0x08013758
 800161c:	08013a30 	.word	0x08013a30
 8001620:	08013a74 	.word	0x08013a74
 8001624:	08013ab8 	.word	0x08013ab8

08001628 <f6x8m_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f6x8m_GetCharTable(char Char)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	uint8_t charIdx = *((uint8_t *) &Char);
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	73fb      	strb	r3, [r7, #15]
	return (uint8_t *)(&f6x8m_table[charIdx][0]);
 8001636:	7bfa      	ldrb	r2, [r7, #15]
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	4a03      	ldr	r2, [pc, #12]	; (8001650 <f6x8m_GetCharTable+0x28>)
 8001642:	4413      	add	r3, r2
}
 8001644:	4618      	mov	r0, r3
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	08013afc 	.word	0x08013afc

08001654 <font_GetFontStruct>:

//==============================================================================
//     ,   Char
//==============================================================================
uint8_t *font_GetFontStruct(uint8_t FontID, char Char)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	460a      	mov	r2, r1
 800165e:	71fb      	strb	r3, [r7, #7]
 8001660:	4613      	mov	r3, r2
 8001662:	71bb      	strb	r3, [r7, #6]
  return font_table_funcs[FontID](Char);
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	4a05      	ldr	r2, [pc, #20]	; (800167c <font_GetFontStruct+0x28>)
 8001668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800166c:	79ba      	ldrb	r2, [r7, #6]
 800166e:	4610      	mov	r0, r2
 8001670:	4798      	blx	r3
 8001672:	4603      	mov	r3, r0
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	080144fc 	.word	0x080144fc

08001680 <font_GetCharWidth>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharWidth(uint8_t *pCharTable)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  return *pCharTable;  //  
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <font_GetCharHeight>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharHeight(uint8_t *pCharTable)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  pCharTable++;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3301      	adds	r3, #1
 80016a4:	607b      	str	r3, [r7, #4]
  return *pCharTable;  //  
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	781b      	ldrb	r3, [r3, #0]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <SPI_send>:
	static uint16_t ScreenBuff[GC9A01A_Height * GC9A01A_Width];
#endif

//--------------------------------------------------------------------------------------
void SPI_send(uint8_t *pBuff, uint16_t Len)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
	lcdRdy = 0;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <SPI_send+0x40>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
	if (HAL_SPI_Transmit(lcdPort, pBuff, Len, min_wait_lcd) != HAL_OK) devError |= devLCD;
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <SPI_send+0x44>)
 80016cc:	6818      	ldr	r0, [r3, #0]
 80016ce:	2364      	movs	r3, #100	; 0x64
 80016d0:	887a      	ldrh	r2, [r7, #2]
 80016d2:	6879      	ldr	r1, [r7, #4]
 80016d4:	f009 f835 	bl	800a742 <HAL_SPI_Transmit>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d005      	beq.n	80016ea <SPI_send+0x32>
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <SPI_send+0x48>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f043 030e 	orr.w	r3, r3, #14
 80016e6:	4a06      	ldr	r2, [pc, #24]	; (8001700 <SPI_send+0x48>)
 80016e8:	6013      	str	r3, [r2, #0]
	lcdRdy = 1;
 80016ea:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <SPI_send+0x40>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	2000000c 	.word	0x2000000c
 80016fc:	20000008 	.word	0x20000008
 8001700:	20000674 	.word	0x20000674

08001704 <SendCmd>:
    *color = (*color << 8) | temp;
}
#endif
//--------------------------------------------------------------------------------------
void SendCmd(uint8_t Cmd)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
    DC_LOW(); CS_LOW();
 800170e:	2200      	movs	r2, #0
 8001710:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001714:	480a      	ldr	r0, [pc, #40]	; (8001740 <SendCmd+0x3c>)
 8001716:	f005 ffb7 	bl	8007688 <HAL_GPIO_WritePin>
 800171a:	2200      	movs	r2, #0
 800171c:	2102      	movs	r1, #2
 800171e:	4808      	ldr	r0, [pc, #32]	; (8001740 <SendCmd+0x3c>)
 8001720:	f005 ffb2 	bl	8007688 <HAL_GPIO_WritePin>

    SPI_send(&Cmd, 1);
 8001724:	1dfb      	adds	r3, r7, #7
 8001726:	2101      	movs	r1, #1
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ffc5 	bl	80016b8 <SPI_send>

    CS_HIGH();
 800172e:	2201      	movs	r2, #1
 8001730:	2102      	movs	r1, #2
 8001732:	4803      	ldr	r0, [pc, #12]	; (8001740 <SendCmd+0x3c>)
 8001734:	f005 ffa8 	bl	8007688 <HAL_GPIO_WritePin>
}
 8001738:	bf00      	nop
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40020400 	.word	0x40020400

08001744 <SendData>:
//--------------------------------------------------------------------------------------
void SendData(uint8_t Data)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
    DC_HIGH(); CS_LOW();
 800174e:	2201      	movs	r2, #1
 8001750:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001754:	480a      	ldr	r0, [pc, #40]	; (8001780 <SendData+0x3c>)
 8001756:	f005 ff97 	bl	8007688 <HAL_GPIO_WritePin>
 800175a:	2200      	movs	r2, #0
 800175c:	2102      	movs	r1, #2
 800175e:	4808      	ldr	r0, [pc, #32]	; (8001780 <SendData+0x3c>)
 8001760:	f005 ff92 	bl	8007688 <HAL_GPIO_WritePin>

    SPI_send(&Data, 1);
 8001764:	1dfb      	adds	r3, r7, #7
 8001766:	2101      	movs	r1, #1
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ffa5 	bl	80016b8 <SPI_send>

    CS_HIGH();
 800176e:	2201      	movs	r2, #1
 8001770:	2102      	movs	r1, #2
 8001772:	4803      	ldr	r0, [pc, #12]	; (8001780 <SendData+0x3c>)
 8001774:	f005 ff88 	bl	8007688 <HAL_GPIO_WritePin>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40020400 	.word	0x40020400

08001784 <SendDatas>:
//--------------------------------------------------------------------------------------
void SendDatas(uint8_t *Data, uint16_t len)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]
    DC_HIGH(); CS_LOW();
 8001790:	2201      	movs	r2, #1
 8001792:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001796:	480b      	ldr	r0, [pc, #44]	; (80017c4 <SendDatas+0x40>)
 8001798:	f005 ff76 	bl	8007688 <HAL_GPIO_WritePin>
 800179c:	2200      	movs	r2, #0
 800179e:	2102      	movs	r1, #2
 80017a0:	4808      	ldr	r0, [pc, #32]	; (80017c4 <SendDatas+0x40>)
 80017a2:	f005 ff71 	bl	8007688 <HAL_GPIO_WritePin>

    SPI_send(Data, len);
 80017a6:	887b      	ldrh	r3, [r7, #2]
 80017a8:	4619      	mov	r1, r3
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ff84 	bl	80016b8 <SPI_send>

    CS_HIGH();
 80017b0:	2201      	movs	r2, #1
 80017b2:	2102      	movs	r1, #2
 80017b4:	4803      	ldr	r0, [pc, #12]	; (80017c4 <SendDatas+0x40>)
 80017b6:	f005 ff67 	bl	8007688 <HAL_GPIO_WritePin>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40020400 	.word	0x40020400

080017c8 <GC9A01A_HardReset>:
//--------------------------------------------------------------------------------------
void GC9A01A_HardReset(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
#if (GC9A01A_RESET_Used)
	RESET_LOW();
 80017cc:	2200      	movs	r2, #0
 80017ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017d2:	4808      	ldr	r0, [pc, #32]	; (80017f4 <GC9A01A_HardReset+0x2c>)
 80017d4:	f005 ff58 	bl	8007688 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017d8:	200a      	movs	r0, #10
 80017da:	f004 f9a7 	bl	8005b2c <HAL_Delay>
	RESET_HIGH();
 80017de:	2201      	movs	r2, #1
 80017e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e4:	4803      	ldr	r0, [pc, #12]	; (80017f4 <GC9A01A_HardReset+0x2c>)
 80017e6:	f005 ff4f 	bl	8007688 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 80017ea:	2096      	movs	r0, #150	; 0x96
 80017ec:	f004 f99e 	bl	8005b2c <HAL_Delay>
#endif
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40020000 	.word	0x40020000

080017f8 <GC9A01A_SleepMode>:
//--------------------------------------------------------------------------------------
void GC9A01A_SleepMode(uint8_t Mode)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
    if (Mode) SendCmd(Cmd_SLPIN);
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d003      	beq.n	8001810 <GC9A01A_SleepMode+0x18>
 8001808:	2010      	movs	r0, #16
 800180a:	f7ff ff7b 	bl	8001704 <SendCmd>
 800180e:	e002      	b.n	8001816 <GC9A01A_SleepMode+0x1e>
         else SendCmd(Cmd_SLPOUT);
 8001810:	2011      	movs	r0, #17
 8001812:	f7ff ff77 	bl	8001704 <SendCmd>

    HAL_Delay(500);
 8001816:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800181a:	f004 f987 	bl	8005b2c <HAL_Delay>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <GC9A01A_InversionMode>:
//--------------------------------------------------------------------------------------
void GC9A01A_InversionMode(uint8_t Mode)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	4603      	mov	r3, r0
 800182e:	71fb      	strb	r3, [r7, #7]
	if (Mode) SendCmd(Cmd_INVON);
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <GC9A01A_InversionMode+0x18>
 8001836:	2021      	movs	r0, #33	; 0x21
 8001838:	f7ff ff64 	bl	8001704 <SendCmd>
	     else SendCmd(Cmd_INVOFF);
}
 800183c:	e002      	b.n	8001844 <GC9A01A_InversionMode+0x1e>
	     else SendCmd(Cmd_INVOFF);
 800183e:	2020      	movs	r0, #32
 8001840:	f7ff ff60 	bl	8001704 <SendCmd>
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <GC9A01A_DisplayPower>:
//--------------------------------------------------------------------------------------
void GC9A01A_DisplayPower(uint8_t On)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
	if (On) SendCmd(Cmd_DISPON);
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <GC9A01A_DisplayPower+0x18>
 800185c:	2029      	movs	r0, #41	; 0x29
 800185e:	f7ff ff51 	bl	8001704 <SendCmd>
	   else SendCmd(Cmd_DISPOFF);
}
 8001862:	e002      	b.n	800186a <GC9A01A_DisplayPower+0x1e>
	   else SendCmd(Cmd_DISPOFF);
 8001864:	2028      	movs	r0, #40	; 0x28
 8001866:	f7ff ff4d 	bl	8001704 <SendCmd>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <ColumnSet>:
//--------------------------------------------------------------------------------------
static void ColumnSet(uint16_t ColumnStart, uint16_t ColumnEnd)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	460a      	mov	r2, r1
 800187e:	80fb      	strh	r3, [r7, #6]
 8001880:	4613      	mov	r3, r2
 8001882:	80bb      	strh	r3, [r7, #4]
	if (ColumnStart > ColumnEnd) return;
 8001884:	88fa      	ldrh	r2, [r7, #6]
 8001886:	88bb      	ldrh	r3, [r7, #4]
 8001888:	429a      	cmp	r2, r3
 800188a:	d828      	bhi.n	80018de <ColumnSet+0x6a>
	if (ColumnEnd > GC9A01A_Width) return;
 800188c:	88bb      	ldrh	r3, [r7, #4]
 800188e:	2bf0      	cmp	r3, #240	; 0xf0
 8001890:	d827      	bhi.n	80018e2 <ColumnSet+0x6e>

	ColumnStart += GC9A01A_X_Start;
 8001892:	4b16      	ldr	r3, [pc, #88]	; (80018ec <ColumnSet+0x78>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	b29a      	uxth	r2, r3
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	4413      	add	r3, r2
 800189c:	80fb      	strh	r3, [r7, #6]
	ColumnEnd += GC9A01A_X_Start;
 800189e:	4b13      	ldr	r3, [pc, #76]	; (80018ec <ColumnSet+0x78>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	88bb      	ldrh	r3, [r7, #4]
 80018a6:	4413      	add	r3, r2
 80018a8:	80bb      	strh	r3, [r7, #4]

	SendCmd(Cmd_CASET);
 80018aa:	202a      	movs	r0, #42	; 0x2a
 80018ac:	f7ff ff2a 	bl	8001704 <SendCmd>
//	SendData(ColumnStart >> 8);
//	SendData(ColumnStart & 0xFF);
//	SendData(ColumnEnd >> 8);
//	SendData(ColumnEnd & 0xFF);
	uint8_t dat[] = { ColumnStart >> 8, ColumnStart & 0xFF, ColumnEnd >> 8, ColumnEnd & 0xFF };
 80018b0:	88fb      	ldrh	r3, [r7, #6]
 80018b2:	0a1b      	lsrs	r3, r3, #8
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	733b      	strb	r3, [r7, #12]
 80018ba:	88fb      	ldrh	r3, [r7, #6]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	737b      	strb	r3, [r7, #13]
 80018c0:	88bb      	ldrh	r3, [r7, #4]
 80018c2:	0a1b      	lsrs	r3, r3, #8
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	73bb      	strb	r3, [r7, #14]
 80018ca:	88bb      	ldrh	r3, [r7, #4]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	73fb      	strb	r3, [r7, #15]
	SendDatas(dat, sizeof(dat));
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	2104      	movs	r1, #4
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ff54 	bl	8001784 <SendDatas>
 80018dc:	e002      	b.n	80018e4 <ColumnSet+0x70>
	if (ColumnStart > ColumnEnd) return;
 80018de:	bf00      	nop
 80018e0:	e000      	b.n	80018e4 <ColumnSet+0x70>
	if (ColumnEnd > GC9A01A_Width) return;
 80018e2:	bf00      	nop
}
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	2000026c 	.word	0x2000026c

080018f0 <RowSet>:
//--------------------------------------------------------------------------------------
static void RowSet(uint16_t RowStart, uint16_t RowEnd)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	460a      	mov	r2, r1
 80018fa:	80fb      	strh	r3, [r7, #6]
 80018fc:	4613      	mov	r3, r2
 80018fe:	80bb      	strh	r3, [r7, #4]
	if (RowStart > RowEnd) return;
 8001900:	88fa      	ldrh	r2, [r7, #6]
 8001902:	88bb      	ldrh	r3, [r7, #4]
 8001904:	429a      	cmp	r2, r3
 8001906:	d828      	bhi.n	800195a <RowSet+0x6a>
	if (RowEnd > GC9A01A_Height) return;
 8001908:	88bb      	ldrh	r3, [r7, #4]
 800190a:	2bf0      	cmp	r3, #240	; 0xf0
 800190c:	d827      	bhi.n	800195e <RowSet+0x6e>

	RowStart += GC9A01A_Y_Start;
 800190e:	4b16      	ldr	r3, [pc, #88]	; (8001968 <RowSet+0x78>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	b29a      	uxth	r2, r3
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	4413      	add	r3, r2
 8001918:	80fb      	strh	r3, [r7, #6]
	RowEnd += GC9A01A_Y_Start;
 800191a:	4b13      	ldr	r3, [pc, #76]	; (8001968 <RowSet+0x78>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	b29a      	uxth	r2, r3
 8001920:	88bb      	ldrh	r3, [r7, #4]
 8001922:	4413      	add	r3, r2
 8001924:	80bb      	strh	r3, [r7, #4]

	SendCmd(Cmd_RASET);
 8001926:	202b      	movs	r0, #43	; 0x2b
 8001928:	f7ff feec 	bl	8001704 <SendCmd>
//	SendData(RowStart >> 8);
//	SendData(RowStart & 0xFF);
//	SendData(RowEnd >> 8);
//	SendData(RowEnd & 0xFF);
	uint8_t dat[] = { RowStart >> 8, RowStart & 0xFF, RowEnd >> 8, RowEnd & 0xFF };
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	b29b      	uxth	r3, r3
 8001932:	b2db      	uxtb	r3, r3
 8001934:	733b      	strb	r3, [r7, #12]
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	737b      	strb	r3, [r7, #13]
 800193c:	88bb      	ldrh	r3, [r7, #4]
 800193e:	0a1b      	lsrs	r3, r3, #8
 8001940:	b29b      	uxth	r3, r3
 8001942:	b2db      	uxtb	r3, r3
 8001944:	73bb      	strb	r3, [r7, #14]
 8001946:	88bb      	ldrh	r3, [r7, #4]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	73fb      	strb	r3, [r7, #15]
	SendDatas(dat, sizeof(dat));
 800194c:	f107 030c 	add.w	r3, r7, #12
 8001950:	2104      	movs	r1, #4
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff ff16 	bl	8001784 <SendDatas>
 8001958:	e002      	b.n	8001960 <RowSet+0x70>
	if (RowStart > RowEnd) return;
 800195a:	bf00      	nop
 800195c:	e000      	b.n	8001960 <RowSet+0x70>
	if (RowEnd > GC9A01A_Height) return;
 800195e:	bf00      	nop
}
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000026d 	.word	0x2000026d

0800196c <GC9A01A_SetWindow>:
//--------------------------------------------------------------------------------------
void GC9A01A_SetWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800196c:	b590      	push	{r4, r7, lr}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4604      	mov	r4, r0
 8001974:	4608      	mov	r0, r1
 8001976:	4611      	mov	r1, r2
 8001978:	461a      	mov	r2, r3
 800197a:	4623      	mov	r3, r4
 800197c:	71fb      	strb	r3, [r7, #7]
 800197e:	4603      	mov	r3, r0
 8001980:	71bb      	strb	r3, [r7, #6]
 8001982:	460b      	mov	r3, r1
 8001984:	717b      	strb	r3, [r7, #5]
 8001986:	4613      	mov	r3, r2
 8001988:	713b      	strb	r3, [r7, #4]
	ColumnSet(x0, x1);
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	b29b      	uxth	r3, r3
 800198e:	797a      	ldrb	r2, [r7, #5]
 8001990:	b292      	uxth	r2, r2
 8001992:	4611      	mov	r1, r2
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff6d 	bl	8001874 <ColumnSet>
	RowSet(y0, y1);
 800199a:	79bb      	ldrb	r3, [r7, #6]
 800199c:	b29b      	uxth	r3, r3
 800199e:	793a      	ldrb	r2, [r7, #4]
 80019a0:	b292      	uxth	r2, r2
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ffa3 	bl	80018f0 <RowSet>

	SendCmd(Cmd_RAMWR);
 80019aa:	202c      	movs	r0, #44	; 0x2c
 80019ac:	f7ff feaa 	bl	8001704 <SendCmd>
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd90      	pop	{r4, r7, pc}

080019b8 <ColorModeSet>:
//--------------------------------------------------------------------------------------
static void ColorModeSet(uint8_t ColorMode)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
	SendCmd(Cmd_COLMOD);
 80019c2:	203a      	movs	r0, #58	; 0x3a
 80019c4:	f7ff fe9e 	bl	8001704 <SendCmd>
	SendData(ColorMode & 0x77);
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	f003 0377 	and.w	r3, r3, #119	; 0x77
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff feb7 	bl	8001744 <SendData>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <MemAccessModeSet>:
//--------------------------------------------------------------------------------------
static void MemAccessModeSet(uint8_t Rotation, uint8_t VertMirror, uint8_t HorizMirror, uint8_t IsBGR)
{
 80019e0:	b590      	push	{r4, r7, lr}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4604      	mov	r4, r0
 80019e8:	4608      	mov	r0, r1
 80019ea:	4611      	mov	r1, r2
 80019ec:	461a      	mov	r2, r3
 80019ee:	4623      	mov	r3, r4
 80019f0:	71fb      	strb	r3, [r7, #7]
 80019f2:	4603      	mov	r3, r0
 80019f4:	71bb      	strb	r3, [r7, #6]
 80019f6:	460b      	mov	r3, r1
 80019f8:	717b      	strb	r3, [r7, #5]
 80019fa:	4613      	mov	r3, r2
 80019fc:	713b      	strb	r3, [r7, #4]
uint8_t Value;

	Rotation &= 7;
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	71fb      	strb	r3, [r7, #7]

	SendCmd(Cmd_MADCTL);
 8001a06:	2036      	movs	r0, #54	; 0x36
 8001a08:	f7ff fe7c 	bl	8001704 <SendCmd>

	switch (Rotation) {
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	2b07      	cmp	r3, #7
 8001a10:	d82a      	bhi.n	8001a68 <MemAccessModeSet+0x88>
 8001a12:	a201      	add	r2, pc, #4	; (adr r2, 8001a18 <MemAccessModeSet+0x38>)
 8001a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a18:	08001a39 	.word	0x08001a39
 8001a1c:	08001a3f 	.word	0x08001a3f
 8001a20:	08001a45 	.word	0x08001a45
 8001a24:	08001a4b 	.word	0x08001a4b
 8001a28:	08001a51 	.word	0x08001a51
 8001a2c:	08001a57 	.word	0x08001a57
 8001a30:	08001a5d 	.word	0x08001a5d
 8001a34:	08001a63 	.word	0x08001a63
		case 0:
			Value = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	73fb      	strb	r3, [r7, #15]
		break;
 8001a3c:	e014      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 1:
			Value = MADCTL_MX;
 8001a3e:	2340      	movs	r3, #64	; 0x40
 8001a40:	73fb      	strb	r3, [r7, #15]
		break;
 8001a42:	e011      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 2:
			Value = MADCTL_MY;
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	73fb      	strb	r3, [r7, #15]
		break;
 8001a48:	e00e      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 3:
			Value = MADCTL_MX | MADCTL_MY;
 8001a4a:	23c0      	movs	r3, #192	; 0xc0
 8001a4c:	73fb      	strb	r3, [r7, #15]
		break;
 8001a4e:	e00b      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 4:
			Value = MADCTL_MV;
 8001a50:	2320      	movs	r3, #32
 8001a52:	73fb      	strb	r3, [r7, #15]
		break;
 8001a54:	e008      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 5:
			Value = MADCTL_MV | MADCTL_MX;
 8001a56:	2360      	movs	r3, #96	; 0x60
 8001a58:	73fb      	strb	r3, [r7, #15]
		break;
 8001a5a:	e005      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 6:
			Value = MADCTL_MV | MADCTL_MY;
 8001a5c:	23a0      	movs	r3, #160	; 0xa0
 8001a5e:	73fb      	strb	r3, [r7, #15]
		break;
 8001a60:	e002      	b.n	8001a68 <MemAccessModeSet+0x88>
		case 7:
			Value = MADCTL_MV | MADCTL_MX | MADCTL_MY;
 8001a62:	23e0      	movs	r3, #224	; 0xe0
 8001a64:	73fb      	strb	r3, [r7, #15]
		break;
 8001a66:	bf00      	nop
	}

	if (VertMirror) Value = MADCTL_ML;
 8001a68:	79bb      	ldrb	r3, [r7, #6]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MemAccessModeSet+0x92>
 8001a6e:	2310      	movs	r3, #16
 8001a70:	73fb      	strb	r3, [r7, #15]
	if (HorizMirror) Value = MADCTL_MH;
 8001a72:	797b      	ldrb	r3, [r7, #5]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <MemAccessModeSet+0x9c>
 8001a78:	2304      	movs	r3, #4
 8001a7a:	73fb      	strb	r3, [r7, #15]

	if (IsBGR) Value |= MADCTL_BGR;
 8001a7c:	793b      	ldrb	r3, [r7, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d003      	beq.n	8001a8a <MemAccessModeSet+0xaa>
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	f043 0308 	orr.w	r3, r3, #8
 8001a88:	73fb      	strb	r3, [r7, #15]

	SendData(Value);
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fe59 	bl	8001744 <SendData>
}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd90      	pop	{r4, r7, pc}
 8001a9a:	bf00      	nop

08001a9c <GC9A01A_RamWrite>:
*/
//--------------------------------------------------------------------------------------
#if (GC9A01_MODE == GC9A01_DIRECT_MODE)

void GC9A01A_RamWrite(uint16_t *pBuff, uint16_t Len)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	807b      	strh	r3, [r7, #2]
	while (Len--) {
 8001aa8:	e00d      	b.n	8001ac6 <GC9A01A_RamWrite+0x2a>
		SendData(*pBuff >> 8);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	0a1b      	lsrs	r3, r3, #8
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff fe45 	bl	8001744 <SendData>
		SendData(*pBuff & 0xFF);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fe3f 	bl	8001744 <SendData>
	while (Len--) {
 8001ac6:	887b      	ldrh	r3, [r7, #2]
 8001ac8:	1e5a      	subs	r2, r3, #1
 8001aca:	807a      	strh	r2, [r7, #2]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1ec      	bne.n	8001aaa <GC9A01A_RamWrite+0xe>
	}
}
 8001ad0:	bf00      	nop
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <GC9A01A_DrawPixel>:
//--------------------------------------------------------------------------------------
void GC9A01A_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	80fb      	strh	r3, [r7, #6]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	80bb      	strh	r3, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	807b      	strh	r3, [r7, #2]
	if ((x < 0) ||(x >= GC9A01A_Width) || (y < 0) || (y >= GC9A01A_Height)) return;
 8001aec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	db1b      	blt.n	8001b2c <GC9A01A_DrawPixel+0x52>
 8001af4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001af8:	2bef      	cmp	r3, #239	; 0xef
 8001afa:	dc17      	bgt.n	8001b2c <GC9A01A_DrawPixel+0x52>
 8001afc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db13      	blt.n	8001b2c <GC9A01A_DrawPixel+0x52>
 8001b04:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b08:	2bef      	cmp	r3, #239	; 0xef
 8001b0a:	dc0f      	bgt.n	8001b2c <GC9A01A_DrawPixel+0x52>

	GC9A01A_SetWindow(x, y, x, y);
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	b2d8      	uxtb	r0, r3
 8001b10:	88bb      	ldrh	r3, [r7, #4]
 8001b12:	b2d9      	uxtb	r1, r3
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	88bb      	ldrh	r3, [r7, #4]
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	f7ff ff26 	bl	800196c <GC9A01A_SetWindow>
	GC9A01A_RamWrite(&color, 1);
 8001b20:	1cbb      	adds	r3, r7, #2
 8001b22:	2101      	movs	r1, #1
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff ffb9 	bl	8001a9c <GC9A01A_RamWrite>
 8001b2a:	e000      	b.n	8001b2e <GC9A01A_DrawPixel+0x54>
	if ((x < 0) ||(x >= GC9A01A_Width) || (y < 0) || (y >= GC9A01A_Height)) return;
 8001b2c:	bf00      	nop
}
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <GC9A01A_FillRect>:
//--------------------------------------------------------------------------------------
void GC9A01A_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8001b34:	b590      	push	{r4, r7, lr}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4604      	mov	r4, r0
 8001b3c:	4608      	mov	r0, r1
 8001b3e:	4611      	mov	r1, r2
 8001b40:	461a      	mov	r2, r3
 8001b42:	4623      	mov	r3, r4
 8001b44:	80fb      	strh	r3, [r7, #6]
 8001b46:	4603      	mov	r3, r0
 8001b48:	80bb      	strh	r3, [r7, #4]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	807b      	strh	r3, [r7, #2]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	803b      	strh	r3, [r7, #0]
	if ((x >= GC9A01A_Width) || (y >= GC9A01A_Height)) return;
 8001b52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b56:	2bef      	cmp	r3, #239	; 0xef
 8001b58:	dc48      	bgt.n	8001bec <GC9A01A_FillRect+0xb8>
 8001b5a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b5e:	2bef      	cmp	r3, #239	; 0xef
 8001b60:	dc44      	bgt.n	8001bec <GC9A01A_FillRect+0xb8>

	if ((x + w) > GC9A01A_Width) w = GC9A01A_Width - x;
 8001b62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	2bf0      	cmp	r3, #240	; 0xf0
 8001b6e:	dd04      	ble.n	8001b7a <GC9A01A_FillRect+0x46>
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	807b      	strh	r3, [r7, #2]

	if ((y + h) > GC9A01A_Height) h = GC9A01A_Height - y;
 8001b7a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b7e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b82:	4413      	add	r3, r2
 8001b84:	2bf0      	cmp	r3, #240	; 0xf0
 8001b86:	dd04      	ble.n	8001b92 <GC9A01A_FillRect+0x5e>
 8001b88:	88bb      	ldrh	r3, [r7, #4]
 8001b8a:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	803b      	strh	r3, [r7, #0]

	GC9A01A_SetWindow(x, y, x + w - 1, y + h - 1);
 8001b92:	88fb      	ldrh	r3, [r7, #6]
 8001b94:	b2d8      	uxtb	r0, r3
 8001b96:	88bb      	ldrh	r3, [r7, #4]
 8001b98:	b2d9      	uxtb	r1, r3
 8001b9a:	88fb      	ldrh	r3, [r7, #6]
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	887b      	ldrh	r3, [r7, #2]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	b2dc      	uxtb	r4, r3
 8001baa:	88bb      	ldrh	r3, [r7, #4]
 8001bac:	b2da      	uxtb	r2, r3
 8001bae:	883b      	ldrh	r3, [r7, #0]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	4413      	add	r3, r2
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	4622      	mov	r2, r4
 8001bbc:	f7ff fed6 	bl	800196c <GC9A01A_SetWindow>

	for (uint32_t i = 0; i < (h * w); i++) GC9A01A_RamWrite(&color, 1);
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	e007      	b.n	8001bd6 <GC9A01A_FillRect+0xa2>
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	f107 0020 	add.w	r0, r7, #32
 8001bcc:	f7ff ff66 	bl	8001a9c <GC9A01A_RamWrite>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001bda:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bde:	fb02 f303 	mul.w	r3, r2, r3
 8001be2:	461a      	mov	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d3ed      	bcc.n	8001bc6 <GC9A01A_FillRect+0x92>
 8001bea:	e000      	b.n	8001bee <GC9A01A_FillRect+0xba>
	if ((x >= GC9A01A_Width) || (y >= GC9A01A_Height)) return;
 8001bec:	bf00      	nop
}
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd90      	pop	{r4, r7, pc}

08001bf4 <GC9A01A_GetWidth>:

#endif

//==============================================================================

uint16_t GC9A01A_GetWidth() { return GC9A01A_Width; }
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	23f0      	movs	r3, #240	; 0xf0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <GC9A01A_GetHeight>:

uint16_t GC9A01A_GetHeight() { return GC9A01A_Height; }
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	23f0      	movs	r3, #240	; 0xf0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <GC9A01A_Init>:

//==============================================================================

void GC9A01A_Init()
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af02      	add	r7, sp, #8
	GC9A01A_X_Start = 0;
 8001c1a:	4bfd      	ldr	r3, [pc, #1012]	; (8002010 <GC9A01A_Init+0x3fc>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
	GC9A01A_Y_Start = 0;
 8001c20:	4bfc      	ldr	r3, [pc, #1008]	; (8002014 <GC9A01A_Init+0x400>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	701a      	strb	r2, [r3, #0]

	GC9A01A_HardReset();
 8001c26:	f7ff fdcf 	bl	80017c8 <GC9A01A_HardReset>

	SendCmd(Cmd_InnerReg2Enable);
 8001c2a:	20ef      	movs	r0, #239	; 0xef
 8001c2c:	f7ff fd6a 	bl	8001704 <SendCmd>
	SendCmd(0xEB);        // ?
 8001c30:	20eb      	movs	r0, #235	; 0xeb
 8001c32:	f7ff fd67 	bl	8001704 <SendCmd>
	SendData(0x14);
 8001c36:	2014      	movs	r0, #20
 8001c38:	f7ff fd84 	bl	8001744 <SendData>

	SendCmd(Cmd_InnerReg1Enable);
 8001c3c:	20fe      	movs	r0, #254	; 0xfe
 8001c3e:	f7ff fd61 	bl	8001704 <SendCmd>
	SendCmd(Cmd_InnerReg2Enable);
 8001c42:	20ef      	movs	r0, #239	; 0xef
 8001c44:	f7ff fd5e 	bl	8001704 <SendCmd>

	SendCmd(0xEB);        // ?
 8001c48:	20eb      	movs	r0, #235	; 0xeb
 8001c4a:	f7ff fd5b 	bl	8001704 <SendCmd>
	SendData(0x14);       // ?
 8001c4e:	2014      	movs	r0, #20
 8001c50:	f7ff fd78 	bl	8001744 <SendData>

	SendCmd(0x84);        // ?
 8001c54:	2084      	movs	r0, #132	; 0x84
 8001c56:	f7ff fd55 	bl	8001704 <SendCmd>
	SendData(0x40);
 8001c5a:	2040      	movs	r0, #64	; 0x40
 8001c5c:	f7ff fd72 	bl	8001744 <SendData>

	SendCmd(0x85);        // ?
 8001c60:	2085      	movs	r0, #133	; 0x85
 8001c62:	f7ff fd4f 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c66:	20ff      	movs	r0, #255	; 0xff
 8001c68:	f7ff fd6c 	bl	8001744 <SendData>

	SendCmd(0x86);        // ?
 8001c6c:	2086      	movs	r0, #134	; 0x86
 8001c6e:	f7ff fd49 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c72:	20ff      	movs	r0, #255	; 0xff
 8001c74:	f7ff fd66 	bl	8001744 <SendData>

	SendCmd(0x87);        // ?
 8001c78:	2087      	movs	r0, #135	; 0x87
 8001c7a:	f7ff fd43 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c7e:	20ff      	movs	r0, #255	; 0xff
 8001c80:	f7ff fd60 	bl	8001744 <SendData>

	SendCmd(0x88);        // ?
 8001c84:	2088      	movs	r0, #136	; 0x88
 8001c86:	f7ff fd3d 	bl	8001704 <SendCmd>
	SendData(0x0A);
 8001c8a:	200a      	movs	r0, #10
 8001c8c:	f7ff fd5a 	bl	8001744 <SendData>

	SendCmd(0x89);        // ?
 8001c90:	2089      	movs	r0, #137	; 0x89
 8001c92:	f7ff fd37 	bl	8001704 <SendCmd>
	SendData(0x21);
 8001c96:	2021      	movs	r0, #33	; 0x21
 8001c98:	f7ff fd54 	bl	8001744 <SendData>

	SendCmd(0x8A);        // ?
 8001c9c:	208a      	movs	r0, #138	; 0x8a
 8001c9e:	f7ff fd31 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f7ff fd4e 	bl	8001744 <SendData>

	SendCmd(0x8B);        // ?
 8001ca8:	208b      	movs	r0, #139	; 0x8b
 8001caa:	f7ff fd2b 	bl	8001704 <SendCmd>
	SendData(0x80);
 8001cae:	2080      	movs	r0, #128	; 0x80
 8001cb0:	f7ff fd48 	bl	8001744 <SendData>

	SendCmd(0x8C);        // ?
 8001cb4:	208c      	movs	r0, #140	; 0x8c
 8001cb6:	f7ff fd25 	bl	8001704 <SendCmd>
	SendData(0x01);
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f7ff fd42 	bl	8001744 <SendData>

	SendCmd(0x8D);        // ?
 8001cc0:	208d      	movs	r0, #141	; 0x8d
 8001cc2:	f7ff fd1f 	bl	8001704 <SendCmd>
	SendData(0x01);
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	f7ff fd3c 	bl	8001744 <SendData>

	SendCmd(0x8E);        // ?
 8001ccc:	208e      	movs	r0, #142	; 0x8e
 8001cce:	f7ff fd19 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001cd2:	20ff      	movs	r0, #255	; 0xff
 8001cd4:	f7ff fd36 	bl	8001744 <SendData>

	SendCmd(0x8F);        // ?
 8001cd8:	208f      	movs	r0, #143	; 0x8f
 8001cda:	f7ff fd13 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001cde:	20ff      	movs	r0, #255	; 0xff
 8001ce0:	f7ff fd30 	bl	8001744 <SendData>

	SendCmd(Cmd_DisplayFunctionControl);
 8001ce4:	20b6      	movs	r0, #182	; 0xb6
 8001ce6:	f7ff fd0d 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001cea:	2000      	movs	r0, #0
 8001cec:	f7ff fd2a 	bl	8001744 <SendData>
	SendData(0x20); // Scan direction S360 -> S1
 8001cf0:	2020      	movs	r0, #32
 8001cf2:	f7ff fd27 	bl	8001744 <SendData>

	MemAccessModeSet(0, 0, 0, 1);
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f7ff fe6f 	bl	80019e0 <MemAccessModeSet>
	ColorModeSet(ColorMode_MCU_16bit);
 8001d02:	2005      	movs	r0, #5
 8001d04:	f7ff fe58 	bl	80019b8 <ColorModeSet>

	SendCmd(0x90);        // ?
 8001d08:	2090      	movs	r0, #144	; 0x90
 8001d0a:	f7ff fcfb 	bl	8001704 <SendCmd>
	SendData(0x08);
 8001d0e:	2008      	movs	r0, #8
 8001d10:	f7ff fd18 	bl	8001744 <SendData>
	SendData(0x08);
 8001d14:	2008      	movs	r0, #8
 8001d16:	f7ff fd15 	bl	8001744 <SendData>
	SendData(0x08);
 8001d1a:	2008      	movs	r0, #8
 8001d1c:	f7ff fd12 	bl	8001744 <SendData>
	SendData(0x08);
 8001d20:	2008      	movs	r0, #8
 8001d22:	f7ff fd0f 	bl	8001744 <SendData>

	SendCmd(0xBD);        // ?
 8001d26:	20bd      	movs	r0, #189	; 0xbd
 8001d28:	f7ff fcec 	bl	8001704 <SendCmd>
	SendData(0x06);
 8001d2c:	2006      	movs	r0, #6
 8001d2e:	f7ff fd09 	bl	8001744 <SendData>

	SendCmd(0xBC);        // ?
 8001d32:	20bc      	movs	r0, #188	; 0xbc
 8001d34:	f7ff fce6 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f7ff fd03 	bl	8001744 <SendData>

	SendCmd(0xFF);        // ?
 8001d3e:	20ff      	movs	r0, #255	; 0xff
 8001d40:	f7ff fce0 	bl	8001704 <SendCmd>
	SendData(0x60);
 8001d44:	2060      	movs	r0, #96	; 0x60
 8001d46:	f7ff fcfd 	bl	8001744 <SendData>
	SendData(0x01);
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff fcfa 	bl	8001744 <SendData>
	SendData(0x04);
 8001d50:	2004      	movs	r0, #4
 8001d52:	f7ff fcf7 	bl	8001744 <SendData>

	SendCmd(Cmd_PWCTR2);  // Power control 2
 8001d56:	20c3      	movs	r0, #195	; 0xc3
 8001d58:	f7ff fcd4 	bl	8001704 <SendCmd>
	SendData(0x13);       // 5.18 V
 8001d5c:	2013      	movs	r0, #19
 8001d5e:	f7ff fcf1 	bl	8001744 <SendData>
	SendCmd(Cmd_PWCTR3);  // Power control 3
 8001d62:	20c4      	movs	r0, #196	; 0xc4
 8001d64:	f7ff fcce 	bl	8001704 <SendCmd>
	SendData(0x13);       // VREG2A = -3.82 V, VREG2B = 0.68 V
 8001d68:	2013      	movs	r0, #19
 8001d6a:	f7ff fceb 	bl	8001744 <SendData>
	SendCmd(Cmd_PWCTR4);  // Power control 4
 8001d6e:	20c9      	movs	r0, #201	; 0xc9
 8001d70:	f7ff fcc8 	bl	8001704 <SendCmd>
	SendData(0x22);       // VREG2A = 5.88 V, VREG2B = -2.88 V
 8001d74:	2022      	movs	r0, #34	; 0x22
 8001d76:	f7ff fce5 	bl	8001744 <SendData>

	SendCmd(0xBE);        // ?
 8001d7a:	20be      	movs	r0, #190	; 0xbe
 8001d7c:	f7ff fcc2 	bl	8001704 <SendCmd>
	SendData(0x11);
 8001d80:	2011      	movs	r0, #17
 8001d82:	f7ff fcdf 	bl	8001744 <SendData>

	SendCmd(0xE1);        // ?
 8001d86:	20e1      	movs	r0, #225	; 0xe1
 8001d88:	f7ff fcbc 	bl	8001704 <SendCmd>
	SendData(0x10);
 8001d8c:	2010      	movs	r0, #16
 8001d8e:	f7ff fcd9 	bl	8001744 <SendData>
	SendData(0x0E);
 8001d92:	200e      	movs	r0, #14
 8001d94:	f7ff fcd6 	bl	8001744 <SendData>

	SendCmd(0xDF);        // ?
 8001d98:	20df      	movs	r0, #223	; 0xdf
 8001d9a:	f7ff fcb3 	bl	8001704 <SendCmd>
	SendData(0x21);
 8001d9e:	2021      	movs	r0, #33	; 0x21
 8001da0:	f7ff fcd0 	bl	8001744 <SendData>
	SendData(0x0c);
 8001da4:	200c      	movs	r0, #12
 8001da6:	f7ff fccd 	bl	8001744 <SendData>
	SendData(0x02);
 8001daa:	2002      	movs	r0, #2
 8001dac:	f7ff fcca 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA1);
 8001db0:	20f0      	movs	r0, #240	; 0xf0
 8001db2:	f7ff fca7 	bl	8001704 <SendCmd>
	SendData(0x45);
 8001db6:	2045      	movs	r0, #69	; 0x45
 8001db8:	f7ff fcc4 	bl	8001744 <SendData>
	SendData(0x09);
 8001dbc:	2009      	movs	r0, #9
 8001dbe:	f7ff fcc1 	bl	8001744 <SendData>
	SendData(0x08);
 8001dc2:	2008      	movs	r0, #8
 8001dc4:	f7ff fcbe 	bl	8001744 <SendData>
	SendData(0x08);
 8001dc8:	2008      	movs	r0, #8
 8001dca:	f7ff fcbb 	bl	8001744 <SendData>
	SendData(0x26);
 8001dce:	2026      	movs	r0, #38	; 0x26
 8001dd0:	f7ff fcb8 	bl	8001744 <SendData>
	SendData(0x2A);
 8001dd4:	202a      	movs	r0, #42	; 0x2a
 8001dd6:	f7ff fcb5 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA2);
 8001dda:	20f1      	movs	r0, #241	; 0xf1
 8001ddc:	f7ff fc92 	bl	8001704 <SendCmd>
	SendData(0x43);
 8001de0:	2043      	movs	r0, #67	; 0x43
 8001de2:	f7ff fcaf 	bl	8001744 <SendData>
	SendData(0x70);
 8001de6:	2070      	movs	r0, #112	; 0x70
 8001de8:	f7ff fcac 	bl	8001744 <SendData>
	SendData(0x72);
 8001dec:	2072      	movs	r0, #114	; 0x72
 8001dee:	f7ff fca9 	bl	8001744 <SendData>
	SendData(0x36);
 8001df2:	2036      	movs	r0, #54	; 0x36
 8001df4:	f7ff fca6 	bl	8001744 <SendData>
	SendData(0x37);
 8001df8:	2037      	movs	r0, #55	; 0x37
 8001dfa:	f7ff fca3 	bl	8001744 <SendData>
	SendData(0x6F);
 8001dfe:	206f      	movs	r0, #111	; 0x6f
 8001e00:	f7ff fca0 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA3);
 8001e04:	20f2      	movs	r0, #242	; 0xf2
 8001e06:	f7ff fc7d 	bl	8001704 <SendCmd>
	SendData(0x45);
 8001e0a:	2045      	movs	r0, #69	; 0x45
 8001e0c:	f7ff fc9a 	bl	8001744 <SendData>
	SendData(0x09);
 8001e10:	2009      	movs	r0, #9
 8001e12:	f7ff fc97 	bl	8001744 <SendData>
	SendData(0x08);
 8001e16:	2008      	movs	r0, #8
 8001e18:	f7ff fc94 	bl	8001744 <SendData>
	SendData(0x08);
 8001e1c:	2008      	movs	r0, #8
 8001e1e:	f7ff fc91 	bl	8001744 <SendData>
	SendData(0x26);
 8001e22:	2026      	movs	r0, #38	; 0x26
 8001e24:	f7ff fc8e 	bl	8001744 <SendData>
	SendData(0x2A);
 8001e28:	202a      	movs	r0, #42	; 0x2a
 8001e2a:	f7ff fc8b 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA4);
 8001e2e:	20f3      	movs	r0, #243	; 0xf3
 8001e30:	f7ff fc68 	bl	8001704 <SendCmd>
	SendData(0x43);
 8001e34:	2043      	movs	r0, #67	; 0x43
 8001e36:	f7ff fc85 	bl	8001744 <SendData>
	SendData(0x70);
 8001e3a:	2070      	movs	r0, #112	; 0x70
 8001e3c:	f7ff fc82 	bl	8001744 <SendData>
	SendData(0x72);
 8001e40:	2072      	movs	r0, #114	; 0x72
 8001e42:	f7ff fc7f 	bl	8001744 <SendData>
	SendData(0x36);
 8001e46:	2036      	movs	r0, #54	; 0x36
 8001e48:	f7ff fc7c 	bl	8001744 <SendData>
	SendData(0x37);
 8001e4c:	2037      	movs	r0, #55	; 0x37
 8001e4e:	f7ff fc79 	bl	8001744 <SendData>
	SendData(0x6F);
 8001e52:	206f      	movs	r0, #111	; 0x6f
 8001e54:	f7ff fc76 	bl	8001744 <SendData>

	SendCmd(0xED);        // ?
 8001e58:	20ed      	movs	r0, #237	; 0xed
 8001e5a:	f7ff fc53 	bl	8001704 <SendCmd>
	SendData(0x1B);
 8001e5e:	201b      	movs	r0, #27
 8001e60:	f7ff fc70 	bl	8001744 <SendData>
	SendData(0x0B);
 8001e64:	200b      	movs	r0, #11
 8001e66:	f7ff fc6d 	bl	8001744 <SendData>

	SendCmd(0xAE);        // ?
 8001e6a:	20ae      	movs	r0, #174	; 0xae
 8001e6c:	f7ff fc4a 	bl	8001704 <SendCmd>
	SendData(0x77);
 8001e70:	2077      	movs	r0, #119	; 0x77
 8001e72:	f7ff fc67 	bl	8001744 <SendData>

	SendCmd(0xCD);        // ?
 8001e76:	20cd      	movs	r0, #205	; 0xcd
 8001e78:	f7ff fc44 	bl	8001704 <SendCmd>
	SendData(0x63);
 8001e7c:	2063      	movs	r0, #99	; 0x63
 8001e7e:	f7ff fc61 	bl	8001744 <SendData>

	SendCmd(0x70);        // ?
 8001e82:	2070      	movs	r0, #112	; 0x70
 8001e84:	f7ff fc3e 	bl	8001704 <SendCmd>
	SendData(0x07);
 8001e88:	2007      	movs	r0, #7
 8001e8a:	f7ff fc5b 	bl	8001744 <SendData>
	SendData(0x07);
 8001e8e:	2007      	movs	r0, #7
 8001e90:	f7ff fc58 	bl	8001744 <SendData>
	SendData(0x04);
 8001e94:	2004      	movs	r0, #4
 8001e96:	f7ff fc55 	bl	8001744 <SendData>
	SendData(0x0E);
 8001e9a:	200e      	movs	r0, #14
 8001e9c:	f7ff fc52 	bl	8001744 <SendData>
	SendData(0x0F);
 8001ea0:	200f      	movs	r0, #15
 8001ea2:	f7ff fc4f 	bl	8001744 <SendData>
	SendData(0x09);
 8001ea6:	2009      	movs	r0, #9
 8001ea8:	f7ff fc4c 	bl	8001744 <SendData>
	SendData(0x07);
 8001eac:	2007      	movs	r0, #7
 8001eae:	f7ff fc49 	bl	8001744 <SendData>
	SendData(0x08);
 8001eb2:	2008      	movs	r0, #8
 8001eb4:	f7ff fc46 	bl	8001744 <SendData>
	SendData(0x03);
 8001eb8:	2003      	movs	r0, #3
 8001eba:	f7ff fc43 	bl	8001744 <SendData>

	SendCmd(Cmd_FRAMERATE);       // Frame rate
 8001ebe:	20e8      	movs	r0, #232	; 0xe8
 8001ec0:	f7ff fc20 	bl	8001704 <SendCmd>
	SendData(0x34);         // 4 dot inversion
 8001ec4:	2034      	movs	r0, #52	; 0x34
 8001ec6:	f7ff fc3d 	bl	8001744 <SendData>

	SendCmd(0x62);        // ?
 8001eca:	2062      	movs	r0, #98	; 0x62
 8001ecc:	f7ff fc1a 	bl	8001704 <SendCmd>
	SendData(0x18);
 8001ed0:	2018      	movs	r0, #24
 8001ed2:	f7ff fc37 	bl	8001744 <SendData>
	SendData(0x0D);
 8001ed6:	200d      	movs	r0, #13
 8001ed8:	f7ff fc34 	bl	8001744 <SendData>
	SendData(0x71);
 8001edc:	2071      	movs	r0, #113	; 0x71
 8001ede:	f7ff fc31 	bl	8001744 <SendData>
	SendData(0xED);
 8001ee2:	20ed      	movs	r0, #237	; 0xed
 8001ee4:	f7ff fc2e 	bl	8001744 <SendData>
	SendData(0x70);
 8001ee8:	2070      	movs	r0, #112	; 0x70
 8001eea:	f7ff fc2b 	bl	8001744 <SendData>
	SendData(0x70);
 8001eee:	2070      	movs	r0, #112	; 0x70
 8001ef0:	f7ff fc28 	bl	8001744 <SendData>
	SendData(0x18);
 8001ef4:	2018      	movs	r0, #24
 8001ef6:	f7ff fc25 	bl	8001744 <SendData>
	SendData(0x0F);
 8001efa:	200f      	movs	r0, #15
 8001efc:	f7ff fc22 	bl	8001744 <SendData>
	SendData(0x71);
 8001f00:	2071      	movs	r0, #113	; 0x71
 8001f02:	f7ff fc1f 	bl	8001744 <SendData>
	SendData(0xEF);
 8001f06:	20ef      	movs	r0, #239	; 0xef
 8001f08:	f7ff fc1c 	bl	8001744 <SendData>
	SendData(0x70);
 8001f0c:	2070      	movs	r0, #112	; 0x70
 8001f0e:	f7ff fc19 	bl	8001744 <SendData>
	SendData(0x70);
 8001f12:	2070      	movs	r0, #112	; 0x70
 8001f14:	f7ff fc16 	bl	8001744 <SendData>

	SendCmd(0x63);        // ?
 8001f18:	2063      	movs	r0, #99	; 0x63
 8001f1a:	f7ff fbf3 	bl	8001704 <SendCmd>
	SendData(0x18);
 8001f1e:	2018      	movs	r0, #24
 8001f20:	f7ff fc10 	bl	8001744 <SendData>
	SendData(0x11);
 8001f24:	2011      	movs	r0, #17
 8001f26:	f7ff fc0d 	bl	8001744 <SendData>
	SendData(0x71);
 8001f2a:	2071      	movs	r0, #113	; 0x71
 8001f2c:	f7ff fc0a 	bl	8001744 <SendData>
	SendData(0xF1);
 8001f30:	20f1      	movs	r0, #241	; 0xf1
 8001f32:	f7ff fc07 	bl	8001744 <SendData>
	SendData(0x70);
 8001f36:	2070      	movs	r0, #112	; 0x70
 8001f38:	f7ff fc04 	bl	8001744 <SendData>
	SendData(0x70);
 8001f3c:	2070      	movs	r0, #112	; 0x70
 8001f3e:	f7ff fc01 	bl	8001744 <SendData>
	SendData(0x18);
 8001f42:	2018      	movs	r0, #24
 8001f44:	f7ff fbfe 	bl	8001744 <SendData>
	SendData(0x13);
 8001f48:	2013      	movs	r0, #19
 8001f4a:	f7ff fbfb 	bl	8001744 <SendData>
	SendData(0x71);
 8001f4e:	2071      	movs	r0, #113	; 0x71
 8001f50:	f7ff fbf8 	bl	8001744 <SendData>
	SendData(0xF3);
 8001f54:	20f3      	movs	r0, #243	; 0xf3
 8001f56:	f7ff fbf5 	bl	8001744 <SendData>
	SendData(0x70);
 8001f5a:	2070      	movs	r0, #112	; 0x70
 8001f5c:	f7ff fbf2 	bl	8001744 <SendData>
	SendData(0x70);
 8001f60:	2070      	movs	r0, #112	; 0x70
 8001f62:	f7ff fbef 	bl	8001744 <SendData>

	SendCmd(0x64);        // ?
 8001f66:	2064      	movs	r0, #100	; 0x64
 8001f68:	f7ff fbcc 	bl	8001704 <SendCmd>
	SendData(0x28);
 8001f6c:	2028      	movs	r0, #40	; 0x28
 8001f6e:	f7ff fbe9 	bl	8001744 <SendData>
	SendData(0x29);
 8001f72:	2029      	movs	r0, #41	; 0x29
 8001f74:	f7ff fbe6 	bl	8001744 <SendData>
	SendData(0xF1);
 8001f78:	20f1      	movs	r0, #241	; 0xf1
 8001f7a:	f7ff fbe3 	bl	8001744 <SendData>
	SendData(0x01);
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f7ff fbe0 	bl	8001744 <SendData>
	SendData(0xF1);
 8001f84:	20f1      	movs	r0, #241	; 0xf1
 8001f86:	f7ff fbdd 	bl	8001744 <SendData>
	SendData(0x00);
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	f7ff fbda 	bl	8001744 <SendData>
	SendData(0x07);
 8001f90:	2007      	movs	r0, #7
 8001f92:	f7ff fbd7 	bl	8001744 <SendData>

	SendCmd(0x66);        // ?
 8001f96:	2066      	movs	r0, #102	; 0x66
 8001f98:	f7ff fbb4 	bl	8001704 <SendCmd>
	SendData(0x3C);
 8001f9c:	203c      	movs	r0, #60	; 0x3c
 8001f9e:	f7ff fbd1 	bl	8001744 <SendData>
	SendData(0x00);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f7ff fbce 	bl	8001744 <SendData>
	SendData(0xCD);
 8001fa8:	20cd      	movs	r0, #205	; 0xcd
 8001faa:	f7ff fbcb 	bl	8001744 <SendData>
	SendData(0x67);
 8001fae:	2067      	movs	r0, #103	; 0x67
 8001fb0:	f7ff fbc8 	bl	8001744 <SendData>
	SendData(0x45);
 8001fb4:	2045      	movs	r0, #69	; 0x45
 8001fb6:	f7ff fbc5 	bl	8001744 <SendData>
	SendData(0x45);
 8001fba:	2045      	movs	r0, #69	; 0x45
 8001fbc:	f7ff fbc2 	bl	8001744 <SendData>
	SendData(0x10);
 8001fc0:	2010      	movs	r0, #16
 8001fc2:	f7ff fbbf 	bl	8001744 <SendData>
	SendData(0x00);
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	f7ff fbbc 	bl	8001744 <SendData>
	SendData(0x00);
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f7ff fbb9 	bl	8001744 <SendData>
	SendData(0x00);
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7ff fbb6 	bl	8001744 <SendData>

	SendCmd(0x67);        // ?
 8001fd8:	2067      	movs	r0, #103	; 0x67
 8001fda:	f7ff fb93 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001fde:	2000      	movs	r0, #0
 8001fe0:	f7ff fbb0 	bl	8001744 <SendData>
	SendData(0x3C);
 8001fe4:	203c      	movs	r0, #60	; 0x3c
 8001fe6:	f7ff fbad 	bl	8001744 <SendData>
	SendData(0x00);
 8001fea:	2000      	movs	r0, #0
 8001fec:	f7ff fbaa 	bl	8001744 <SendData>
	SendData(0x00);
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f7ff fba7 	bl	8001744 <SendData>
	SendData(0x00);
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f7ff fba4 	bl	8001744 <SendData>
	SendData(0x01);
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	f7ff fba1 	bl	8001744 <SendData>
	SendData(0x54);
 8002002:	2054      	movs	r0, #84	; 0x54
 8002004:	f7ff fb9e 	bl	8001744 <SendData>
	SendData(0x10);
 8002008:	2010      	movs	r0, #16
 800200a:	f7ff fb9b 	bl	8001744 <SendData>
 800200e:	e003      	b.n	8002018 <GC9A01A_Init+0x404>
 8002010:	2000026c 	.word	0x2000026c
 8002014:	2000026d 	.word	0x2000026d
	SendData(0x32);
 8002018:	2032      	movs	r0, #50	; 0x32
 800201a:	f7ff fb93 	bl	8001744 <SendData>
	SendData(0x98);
 800201e:	2098      	movs	r0, #152	; 0x98
 8002020:	f7ff fb90 	bl	8001744 <SendData>

	SendCmd(0x74);        // ?
 8002024:	2074      	movs	r0, #116	; 0x74
 8002026:	f7ff fb6d 	bl	8001704 <SendCmd>
	SendData(0x10);
 800202a:	2010      	movs	r0, #16
 800202c:	f7ff fb8a 	bl	8001744 <SendData>
	SendData(0x85);
 8002030:	2085      	movs	r0, #133	; 0x85
 8002032:	f7ff fb87 	bl	8001744 <SendData>
	SendData(0x80);
 8002036:	2080      	movs	r0, #128	; 0x80
 8002038:	f7ff fb84 	bl	8001744 <SendData>
	SendData(0x00);
 800203c:	2000      	movs	r0, #0
 800203e:	f7ff fb81 	bl	8001744 <SendData>
	SendData(0x00);
 8002042:	2000      	movs	r0, #0
 8002044:	f7ff fb7e 	bl	8001744 <SendData>
	SendData(0x4E);
 8002048:	204e      	movs	r0, #78	; 0x4e
 800204a:	f7ff fb7b 	bl	8001744 <SendData>
	SendData(0x00);
 800204e:	2000      	movs	r0, #0
 8002050:	f7ff fb78 	bl	8001744 <SendData>

	SendCmd(0x98);        // ?
 8002054:	2098      	movs	r0, #152	; 0x98
 8002056:	f7ff fb55 	bl	8001704 <SendCmd>
	SendData(0x3e);
 800205a:	203e      	movs	r0, #62	; 0x3e
 800205c:	f7ff fb72 	bl	8001744 <SendData>
	SendData(0x07);
 8002060:	2007      	movs	r0, #7
 8002062:	f7ff fb6f 	bl	8001744 <SendData>

	SendCmd(Cmd_TEON); // Tearing effect line on
 8002066:	2035      	movs	r0, #53	; 0x35
 8002068:	f7ff fb4c 	bl	8001704 <SendCmd>

	GC9A01A_InversionMode(1);
 800206c:	2001      	movs	r0, #1
 800206e:	f7ff fbda 	bl	8001826 <GC9A01A_InversionMode>
	GC9A01A_SleepMode(0);
 8002072:	2000      	movs	r0, #0
 8002074:	f7ff fbc0 	bl	80017f8 <GC9A01A_SleepMode>

	HAL_Delay(120);
 8002078:	2078      	movs	r0, #120	; 0x78
 800207a:	f003 fd57 	bl	8005b2c <HAL_Delay>
	GC9A01A_DisplayPower(1);
 800207e:	2001      	movs	r0, #1
 8002080:	f7ff fbe4 	bl	800184c <GC9A01A_DisplayPower>
	HAL_Delay(20);
 8002084:	2014      	movs	r0, #20
 8002086:	f003 fd51 	bl	8005b2c <HAL_Delay>

	GC9A01A_FillRect(0, 0, GC9A01A_Width, GC9A01A_Height, BLACK);
 800208a:	2300      	movs	r3, #0
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	23f0      	movs	r3, #240	; 0xf0
 8002090:	22f0      	movs	r2, #240	; 0xf0
 8002092:	2100      	movs	r1, #0
 8002094:	2000      	movs	r0, #0
 8002096:	f7ff fd4d 	bl	8001b34 <GC9A01A_FillRect>
	//GC9A01A_Update();
	HAL_Delay(20);
 800209a:	2014      	movs	r0, #20
 800209c:	f003 fd46 	bl	8005b2c <HAL_Delay>

	//GC9A01A_SetBL(100);
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop

080020a8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020ac:	f3bf 8f4f 	dsb	sy
}
 80020b0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <__NVIC_SystemReset+0x24>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020ba:	4904      	ldr	r1, [pc, #16]	; (80020cc <__NVIC_SystemReset+0x24>)
 80020bc:	4b04      	ldr	r3, [pc, #16]	; (80020d0 <__NVIC_SystemReset+0x28>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80020c2:	f3bf 8f4f 	dsb	sy
}
 80020c6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <__NVIC_SystemReset+0x20>
 80020cc:	e000ed00 	.word	0xe000ed00
 80020d0:	05fa0004 	.word	0x05fa0004

080020d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020d8:	b0d2      	sub	sp, #328	; 0x148
 80020da:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020dc:	f003 fcb4 	bl	8005a48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020e0:	f000 feb2 	bl	8002e48 <SystemClock_Config>

  //---------------------------------------------------------
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020e4:	f001 f914 	bl	8003310 <MX_GPIO_Init>
  MX_DMA_Init();
 80020e8:	f001 f876 	bl	80031d8 <MX_DMA_Init>
  MX_ADC1_Init();
 80020ec:	f000 ff14 	bl	8002f18 <MX_ADC1_Init>
  MX_TIM3_Init();
 80020f0:	f000 ffc8 	bl	8003084 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80020f4:	f001 f814 	bl	8003120 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80020f8:	f001 f83c 	bl	8003174 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80020fc:	f000 ff8c 	bl	8003018 <MX_SPI2_Init>
  MX_I2C1_Init();
 8002100:	f000 ff5c 	bl	8002fbc <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8002104:	f001 f83e 	bl	8003184 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(uartPort, &rxByte, 1);
 8002108:	4bc6      	ldr	r3, [pc, #792]	; (8002424 <main+0x350>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2201      	movs	r2, #1
 800210e:	49c6      	ldr	r1, [pc, #792]	; (8002428 <main+0x354>)
 8002110:	4618      	mov	r0, r3
 8002112:	f009 face 	bl	800b6b2 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8002116:	48c5      	ldr	r0, [pc, #788]	; (800242c <main+0x358>)
 8002118:	f008 fe88 	bl	800ae2c <HAL_TIM_Base_Start_IT>
    GoToApp();//switch to API


#else

    bootMode = false;
 800211c:	4bc4      	ldr	r3, [pc, #784]	; (8002430 <main+0x35c>)
 800211e:	2200      	movs	r2, #0
 8002120:	701a      	strb	r2, [r3, #0]

#ifdef SET_MQ135
    HAL_ADC_Start_IT(&hadc1);
 8002122:	48c4      	ldr	r0, [pc, #784]	; (8002434 <main+0x360>)
 8002124:	f003 fd6a 	bl	8005bfc <HAL_ADC_Start_IT>
#endif

#ifdef SET_BLE
    HAL_UART_Receive_IT(blePort, &rxByteBle, 1);
 8002128:	4bc3      	ldr	r3, [pc, #780]	; (8002438 <main+0x364>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2201      	movs	r2, #1
 800212e:	49c3      	ldr	r1, [pc, #780]	; (800243c <main+0x368>)
 8002130:	4618      	mov	r0, r3
 8002132:	f009 fabe 	bl	800b6b2 <HAL_UART_Receive_IT>
#endif

#ifdef SET_QUEUE
    bleQueAckFlag   = initRECQ(&bleQueAck);
 8002136:	48c2      	ldr	r0, [pc, #776]	; (8002440 <main+0x36c>)
 8002138:	f001 fdc4 	bl	8003cc4 <initRECQ>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	4bc0      	ldr	r3, [pc, #768]	; (8002444 <main+0x370>)
 8002142:	701a      	strb	r2, [r3, #0]
    bleQueCmdFlag   = initRECQ(&bleQueCmd);
 8002144:	48c0      	ldr	r0, [pc, #768]	; (8002448 <main+0x374>)
 8002146:	f001 fdbd 	bl	8003cc4 <initRECQ>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	4bbf      	ldr	r3, [pc, #764]	; (800244c <main+0x378>)
 8002150:	701a      	strb	r2, [r3, #0]
#endif


    Report(NULL, true, "%s Start in fifo_event_loop mode%s", version, eol);
 8002152:	4bbf      	ldr	r3, [pc, #764]	; (8002450 <main+0x37c>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4bbf      	ldr	r3, [pc, #764]	; (8002454 <main+0x380>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	4613      	mov	r3, r2
 800215e:	4abe      	ldr	r2, [pc, #760]	; (8002458 <main+0x384>)
 8002160:	2101      	movs	r1, #1
 8002162:	2000      	movs	r0, #0
 8002164:	f001 fbbc 	bl	80038e0 <Report>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	HAL_StatusTypeDef dmaMemStatus = HAL_DMA_RegisterCallback(dmaMem, HAL_DMA_XFER_CPLT_CB_ID, &dmaTransferDone);
 8002168:	4bbc      	ldr	r3, [pc, #752]	; (800245c <main+0x388>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4abc      	ldr	r2, [pc, #752]	; (8002460 <main+0x38c>)
 800216e:	2100      	movs	r1, #0
 8002170:	4618      	mov	r0, r3
 8002172:	f004 fdf7 	bl	8006d64 <HAL_DMA_RegisterCallback>
 8002176:	4603      	mov	r3, r0
 8002178:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3

	strcpy(stx, "Register callback function 'dmaTransferDone()' ");
 800217c:	4ab9      	ldr	r2, [pc, #740]	; (8002464 <main+0x390>)
 800217e:	4bba      	ldr	r3, [pc, #744]	; (8002468 <main+0x394>)
 8002180:	4614      	mov	r4, r2
 8002182:	461d      	mov	r5, r3
 8002184:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002186:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002188:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800218a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800218c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002190:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (dmaMemStatus == HAL_OK) strcat(stx, "OK");
 8002194:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10c      	bne.n	80021b6 <main+0xe2>
 800219c:	48b1      	ldr	r0, [pc, #708]	; (8002464 <main+0x390>)
 800219e:	f7fe f81f 	bl	80001e0 <strlen>
 80021a2:	4603      	mov	r3, r0
 80021a4:	461a      	mov	r2, r3
 80021a6:	4baf      	ldr	r3, [pc, #700]	; (8002464 <main+0x390>)
 80021a8:	4413      	add	r3, r2
 80021aa:	4ab0      	ldr	r2, [pc, #704]	; (800246c <main+0x398>)
 80021ac:	8811      	ldrh	r1, [r2, #0]
 80021ae:	7892      	ldrb	r2, [r2, #2]
 80021b0:	8019      	strh	r1, [r3, #0]
 80021b2:	709a      	strb	r2, [r3, #2]
 80021b4:	e00b      	b.n	80021ce <main+0xfa>
                           else strcat(stx, "Error");
 80021b6:	48ab      	ldr	r0, [pc, #684]	; (8002464 <main+0x390>)
 80021b8:	f7fe f812 	bl	80001e0 <strlen>
 80021bc:	4603      	mov	r3, r0
 80021be:	461a      	mov	r2, r3
 80021c0:	4ba8      	ldr	r3, [pc, #672]	; (8002464 <main+0x390>)
 80021c2:	4413      	add	r3, r2
 80021c4:	4aaa      	ldr	r2, [pc, #680]	; (8002470 <main+0x39c>)
 80021c6:	6810      	ldr	r0, [r2, #0]
 80021c8:	6018      	str	r0, [r3, #0]
 80021ca:	8892      	ldrh	r2, [r2, #4]
 80021cc:	809a      	strh	r2, [r3, #4]
	Report(NULL, true, "%s%s", stx, eol);
 80021ce:	4ba1      	ldr	r3, [pc, #644]	; (8002454 <main+0x380>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	4ba3      	ldr	r3, [pc, #652]	; (8002464 <main+0x390>)
 80021d6:	4aa7      	ldr	r2, [pc, #668]	; (8002474 <main+0x3a0>)
 80021d8:	2101      	movs	r1, #1
 80021da:	2000      	movs	r0, #0
 80021dc:	f001 fb80 	bl	80038e0 <Report>



#ifdef SET_SPI_DISPLAY
	char bufik[64];
	int x, y = 96;
 80021e0:	2360      	movs	r3, #96	; 0x60
 80021e2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	uint32_t lastErr = devError;
 80021e6:	4ba4      	ldr	r3, [pc, #656]	; (8002478 <main+0x3a4>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

	uint16_t DW = 240, DH = 240;
 80021ee:	23f0      	movs	r3, #240	; 0xf0
 80021f0:	f8a7 30ea 	strh.w	r3, [r7, #234]	; 0xea
 80021f4:	23f0      	movs	r3, #240	; 0xf0
 80021f6:	f8a7 30e8 	strh.w	r3, [r7, #232]	; 0xe8
	dispcolor_Init(DW, DH);
 80021fa:	f8b7 30ea 	ldrh.w	r3, [r7, #234]	; 0xea
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	f8b7 20e8 	ldrh.w	r2, [r7, #232]	; 0xe8
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	4611      	mov	r1, r2
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe fea1 	bl	8000f50 <dispcolor_Init>

	uint16_t dw = GC9A01A_GetWidth();
 800220e:	f7ff fcf1 	bl	8001bf4 <GC9A01A_GetWidth>
 8002212:	4603      	mov	r3, r0
 8002214:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6

	uint16_t radius = 118;
 8002218:	2376      	movs	r3, #118	; 0x76
 800221a:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4

	uint8_t fh16 = font_GetCharHeight(font_GetFontStruct(FONTID_16F, '0'));
 800221e:	2130      	movs	r1, #48	; 0x30
 8002220:	2001      	movs	r0, #1
 8002222:	f7ff fa17 	bl	8001654 <font_GetFontStruct>
 8002226:	4603      	mov	r3, r0
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fa35 	bl	8001698 <font_GetCharHeight>
 800222e:	4603      	mov	r3, r0
 8002230:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
	//uint8_t fh24 = font_GetCharHeight(font_GetFontStruct(FONTID_24F, '0'));
	uint8_t fh32 = font_GetCharHeight(font_GetFontStruct(FONTID_32F, '0'));
 8002234:	2130      	movs	r1, #48	; 0x30
 8002236:	2003      	movs	r0, #3
 8002238:	f7ff fa0c 	bl	8001654 <font_GetFontStruct>
 800223c:	4603      	mov	r3, r0
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff fa2a 	bl	8001698 <font_GetCharHeight>
 8002244:	4603      	mov	r3, r0
 8002246:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
#endif


#ifdef SET_MQ135
	float rzero = MQ135_getRZero();
 800224a:	f002 fc75 	bl	8004b38 <MQ135_getRZero>
 800224e:	ed87 0a37 	vstr	s0, [r7, #220]	; 0xdc
	Report(__func__, true, "MQ135 RZERO first calibration value : %.2f kOhm%s", rzero, eol);
 8002252:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8002256:	f7fe f97f 	bl	8000558 <__aeabi_f2d>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	497d      	ldr	r1, [pc, #500]	; (8002454 <main+0x380>)
 8002260:	6809      	ldr	r1, [r1, #0]
 8002262:	9102      	str	r1, [sp, #8]
 8002264:	e9cd 2300 	strd	r2, r3, [sp]
 8002268:	4a84      	ldr	r2, [pc, #528]	; (800247c <main+0x3a8>)
 800226a:	2101      	movs	r1, #1
 800226c:	4884      	ldr	r0, [pc, #528]	; (8002480 <main+0x3ac>)
 800226e:	f001 fb37 	bl	80038e0 <Report>
	float ppm = MQ135_getPPM();
 8002272:	f002 fbe5 	bl	8004a40 <MQ135_getPPM>
 8002276:	ed87 0a46 	vstr	s0, [r7, #280]	; 0x118
	} else {
		putEvt(evt_bmpNone);
	}
	//
#elif defined(SET_SI7021)
	bool sensReady = false;
 800227a:	2300      	movs	r3, #0
 800227c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t sch = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	uint8_t schet = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	const uint32_t wait_next = _50ms;
 800228c:	2305      	movs	r3, #5
 800228e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	const char *sensName = "SI7021";
 8002292:	4b7c      	ldr	r3, [pc, #496]	; (8002484 <main+0x3b0>)
 8002294:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	uint32_t tmr_sens = get_tmr10(wait_next);
 8002298:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800229c:	f001 fa92 	bl	80037c4 <get_tmr10>
 80022a0:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
	evt_t evt_sens = evt_siReset;
 80022a4:	2311      	movs	r3, #17
 80022a6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107


#ifdef SET_BLE
	//Report(__func__, true, "BLE: start init...%s", eol);
	char ble[128];
	tmr_ble = 0;
 80022aa:	4b77      	ldr	r3, [pc, #476]	; (8002488 <main+0x3b4>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
	evt_t evt_ble = evt_bleCmd;//putEvt(evt_ble);
 80022b0:	2316      	movs	r3, #22
 80022b2:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	tmr_ble_next = get_tmr10(_2s);
 80022b6:	20c8      	movs	r0, #200	; 0xc8
 80022b8:	f001 fa84 	bl	80037c4 <get_tmr10>
 80022bc:	4603      	mov	r3, r0
 80022be:	4a73      	ldr	r2, [pc, #460]	; (800248c <main+0x3b8>)
 80022c0:	6013      	str	r3, [r2, #0]
#endif



	while (!restart_flag) {
 80022c2:	f000 bd86 	b.w	8002dd2 <main+0xcfe>

    /* USER CODE BEGIN 3 */


#if defined(SET_BME280) || defined(SET_SI7021)
		if (tmr_sens) {
 80022c6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d011      	beq.n	80022f2 <main+0x21e>
			if (check_tmr10(tmr_sens)) {
 80022ce:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 80022d2:	f001 fa84 	bl	80037de <check_tmr10>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00a      	beq.n	80022f2 <main+0x21e>
				tmr_sens = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				beginMQ = true;
 80022e2:	4b6b      	ldr	r3, [pc, #428]	; (8002490 <main+0x3bc>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	701a      	strb	r2, [r3, #0]
				putEvt(evt_sens);
 80022e8:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80022ec:	4618      	mov	r0, r3
 80022ee:	f001 fc0d 	bl	8003b0c <putEvt>
			}
		}
#endif

#ifdef SET_BLE
		if (tmr_ble_next) {
 80022f2:	4b66      	ldr	r3, [pc, #408]	; (800248c <main+0x3b8>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00f      	beq.n	800231a <main+0x246>
			if (check_tmr10(tmr_ble_next)) {
 80022fa:	4b64      	ldr	r3, [pc, #400]	; (800248c <main+0x3b8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f001 fa6d 	bl	80037de <check_tmr10>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d007      	beq.n	800231a <main+0x246>
				tmr_ble_next = 0;
 800230a:	4b60      	ldr	r3, [pc, #384]	; (800248c <main+0x3b8>)
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
				putEvt(evt_ble);
 8002310:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8002314:	4618      	mov	r0, r3
 8002316:	f001 fbf9 	bl	8003b0c <putEvt>
			}
		}
		if (tmr_ble) {
 800231a:	4b5b      	ldr	r3, [pc, #364]	; (8002488 <main+0x3b4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00d      	beq.n	800233e <main+0x26a>
			if (check_tmr10(tmr_ble)) {
 8002322:	4b59      	ldr	r3, [pc, #356]	; (8002488 <main+0x3b4>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f001 fa59 	bl	80037de <check_tmr10>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d005      	beq.n	800233e <main+0x26a>
				tmr_ble = 0;
 8002332:	4b55      	ldr	r3, [pc, #340]	; (8002488 <main+0x3b4>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
				putEvt(evt_bleNoAck);
 8002338:	2019      	movs	r0, #25
 800233a:	f001 fbe7 	bl	8003b0c <putEvt>
			}
		}
#endif


		evt = getEvt();
 800233e:	f001 fc6b 	bl	8003c18 <getEvt>
 8002342:	4603      	mov	r3, r0
 8002344:	461a      	mov	r2, r3
 8002346:	4b53      	ldr	r3, [pc, #332]	; (8002494 <main+0x3c0>)
 8002348:	701a      	strb	r2, [r3, #0]
		cntEvt = getEvtCount();
 800234a:	f001 fbd3 	bl	8003af4 <getEvtCount>
 800234e:	4603      	mov	r3, r0
 8002350:	461a      	mov	r2, r3
 8002352:	4b51      	ldr	r3, [pc, #324]	; (8002498 <main+0x3c4>)
 8002354:	701a      	strb	r2, [r3, #0]

		switch ((int)evt) {
 8002356:	4b4f      	ldr	r3, [pc, #316]	; (8002494 <main+0x3c0>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	3b01      	subs	r3, #1
 800235c:	2b18      	cmp	r3, #24
 800235e:	f200 84ba 	bhi.w	8002cd6 <main+0xc02>
 8002362:	a201      	add	r2, pc, #4	; (adr r2, 8002368 <main+0x294>)
 8002364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002368:	0800270b 	.word	0x0800270b
 800236c:	0800274d 	.word	0x0800274d
 8002370:	0800287d 	.word	0x0800287d
 8002374:	080028e5 	.word	0x080028e5
 8002378:	08002875 	.word	0x08002875
 800237c:	08002a29 	.word	0x08002a29
 8002380:	08002b9f 	.word	0x08002b9f
 8002384:	08002a8b 	.word	0x08002a8b
 8002388:	08002995 	.word	0x08002995
 800238c:	08002941 	.word	0x08002941
 8002390:	08002961 	.word	0x08002961
 8002394:	08002cd7 	.word	0x08002cd7
 8002398:	08002cd7 	.word	0x08002cd7
 800239c:	08002cd7 	.word	0x08002cd7
 80023a0:	08002cd7 	.word	0x08002cd7
 80023a4:	08002cd7 	.word	0x08002cd7
 80023a8:	080023e9 	.word	0x080023e9
 80023ac:	080024a1 	.word	0x080024a1
 80023b0:	080024d9 	.word	0x080024d9
 80023b4:	08002515 	.word	0x08002515
 80023b8:	080023cd 	.word	0x080023cd
 80023bc:	08002baf 	.word	0x08002baf
 80023c0:	08002c55 	.word	0x08002c55
 80023c4:	08002cd7 	.word	0x08002cd7
 80023c8:	08002c0d 	.word	0x08002c0d

			case evt_errCmd:
				Report(NULL, true, "[que:%u] Error cmd enter !%s", cntEvt, eol);
 80023cc:	4b32      	ldr	r3, [pc, #200]	; (8002498 <main+0x3c4>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b20      	ldr	r3, [pc, #128]	; (8002454 <main+0x380>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	4613      	mov	r3, r2
 80023da:	4a30      	ldr	r2, [pc, #192]	; (800249c <main+0x3c8>)
 80023dc:	2101      	movs	r1, #1
 80023de:	2000      	movs	r0, #0
 80023e0:	f001 fa7e 	bl	80038e0 <Report>
			break;
 80023e4:	f000 bc77 	b.w	8002cd6 <main+0xc02>
				schet &= 1;
				tmr_sens = get_tmr10(_1s25);
			break;
#elif defined(SET_SI7021)
			case evt_siReset:
				si7021_reset();
 80023e8:	f002 fc78 	bl	8004cdc <si7021_reset>

				if (devError & devI2C) {
 80023ec:	4b22      	ldr	r3, [pc, #136]	; (8002478 <main+0x3a4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d009      	beq.n	800240c <main+0x338>
					evt_sens = evt_siReset;
 80023f8:	2311      	movs	r3, #17
 80023fa:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
					tmr_sens = get_tmr10(_1s25);
 80023fe:	207d      	movs	r0, #125	; 0x7d
 8002400:	f001 f9e0 	bl	80037c4 <get_tmr10>
 8002404:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
				} else {
					evt_sens = evt_siReadT;
					tmr_sens = get_tmr10(wait_next);
				}
			break;
 8002408:	f000 bc65 	b.w	8002cd6 <main+0xc02>
					evt_sens = evt_siReadT;
 800240c:	2312      	movs	r3, #18
 800240e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
					tmr_sens = get_tmr10(wait_next);
 8002412:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002416:	f001 f9d5 	bl	80037c4 <get_tmr10>
 800241a:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
			break;
 800241e:	f000 bc5a 	b.w	8002cd6 <main+0xc02>
 8002422:	bf00      	nop
 8002424:	20000000 	.word	0x20000000
 8002428:	20000f2a 	.word	0x20000f2a
 800242c:	200014a8 	.word	0x200014a8
 8002430:	20000f29 	.word	0x20000f29
 8002434:	200015b0 	.word	0x200015b0
 8002438:	20000010 	.word	0x20000010
 800243c:	200016b8 	.word	0x200016b8
 8002440:	20001d48 	.word	0x20001d48
 8002444:	20000f06 	.word	0x20000f06
 8002448:	20001700 	.word	0x20001700
 800244c:	20000f07 	.word	0x20000f07
 8002450:	20000058 	.word	0x20000058
 8002454:	20000014 	.word	0x20000014
 8002458:	080105e4 	.word	0x080105e4
 800245c:	20000004 	.word	0x20000004
 8002460:	08003aa5 	.word	0x08003aa5
 8002464:	20000270 	.word	0x20000270
 8002468:	08010608 	.word	0x08010608
 800246c:	08010638 	.word	0x08010638
 8002470:	0801063c 	.word	0x0801063c
 8002474:	08010644 	.word	0x08010644
 8002478:	20000674 	.word	0x20000674
 800247c:	0801064c 	.word	0x0801064c
 8002480:	080146a4 	.word	0x080146a4
 8002484:	08010680 	.word	0x08010680
 8002488:	20000e84 	.word	0x20000e84
 800248c:	20000e88 	.word	0x20000e88
 8002490:	20000ebc 	.word	0x20000ebc
 8002494:	2000005c 	.word	0x2000005c
 8002498:	20000f05 	.word	0x20000f05
 800249c:	08010688 	.word	0x08010688
			case evt_siReadT:
				si7021_read_temp();
 80024a0:	f002 fd2a 	bl	8004ef8 <si7021_read_temp>

				if (devError & devI2C) {
 80024a4:	4b9b      	ldr	r3, [pc, #620]	; (8002714 <main+0x640>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 030f 	and.w	r3, r3, #15
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d009      	beq.n	80024c4 <main+0x3f0>
					evt_sens = evt_siReset;
 80024b0:	2311      	movs	r3, #17
 80024b2:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
					tmr_sens = get_tmr10(_1s25);
 80024b6:	207d      	movs	r0, #125	; 0x7d
 80024b8:	f001 f984 	bl	80037c4 <get_tmr10>
 80024bc:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
				} else {
					evt_sens = evt_siReadH;
					tmr_sens = get_tmr10(wait_next);
				}
			break;
 80024c0:	f000 bc09 	b.w	8002cd6 <main+0xc02>
					evt_sens = evt_siReadH;
 80024c4:	2313      	movs	r3, #19
 80024c6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
					tmr_sens = get_tmr10(wait_next);
 80024ca:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80024ce:	f001 f979 	bl	80037c4 <get_tmr10>
 80024d2:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
			break;
 80024d6:	e3fe      	b.n	8002cd6 <main+0xc02>
			case evt_siReadH:
				si7021_read_humi();
 80024d8:	f002 fd64 	bl	8004fa4 <si7021_read_humi>
				sensReady = true;
 80024dc:	2301      	movs	r3, #1
 80024de:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

				if (devError & devI2C) {
 80024e2:	4b8c      	ldr	r3, [pc, #560]	; (8002714 <main+0x640>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d008      	beq.n	8002500 <main+0x42c>
					evt_sens = evt_siReset;
 80024ee:	2311      	movs	r3, #17
 80024f0:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
					tmr_sens = get_tmr10(_1s25);
 80024f4:	207d      	movs	r0, #125	; 0x7d
 80024f6:	f001 f965 	bl	80037c4 <get_tmr10>
 80024fa:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
				} else {
					evt_sens = evt_siPrn;
					tmr_sens = get_tmr10(wait_next);
				}
			break;
 80024fe:	e3ea      	b.n	8002cd6 <main+0xc02>
					evt_sens = evt_siPrn;
 8002500:	2314      	movs	r3, #20
 8002502:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
					tmr_sens = get_tmr10(wait_next);
 8002506:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800250a:	f001 f95b 	bl	80037c4 <get_tmr10>
 800250e:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
			break;
 8002512:	e3e0      	b.n	8002cd6 <main+0xc02>
			case evt_siPrn:
				if (until_value < 8) sch = 1;
 8002514:	4b80      	ldr	r3, [pc, #512]	; (8002718 <main+0x644>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b07      	cmp	r3, #7
 800251a:	d803      	bhi.n	8002524 <main+0x450>
 800251c:	2301      	movs	r3, #1
 800251e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002522:	e004      	b.n	800252e <main+0x45a>
				                else sch++;
 8002524:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002528:	3301      	adds	r3, #1
 800252a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
				if (sch >= until_value) {
 800252e:	4b7a      	ldr	r3, [pc, #488]	; (8002718 <main+0x644>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002536:	429a      	cmp	r2, r3
 8002538:	d32c      	bcc.n	8002594 <main+0x4c0>
					sch = 0;
 800253a:	2300      	movs	r3, #0
 800253c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
					sprintf(stx, "[que:%u] temp=%.2f humi=%.2f ppm=%d",
 8002540:	4b76      	ldr	r3, [pc, #472]	; (800271c <main+0x648>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	461e      	mov	r6, r3
							cntEvt,
							sens.temp,
 8002546:	4b76      	ldr	r3, [pc, #472]	; (8002720 <main+0x64c>)
 8002548:	685b      	ldr	r3, [r3, #4]
					sprintf(stx, "[que:%u] temp=%.2f humi=%.2f ppm=%d",
 800254a:	4618      	mov	r0, r3
 800254c:	f7fe f804 	bl	8000558 <__aeabi_f2d>
 8002550:	4604      	mov	r4, r0
 8002552:	460d      	mov	r5, r1
							sens.humi,
 8002554:	4b72      	ldr	r3, [pc, #456]	; (8002720 <main+0x64c>)
 8002556:	681b      	ldr	r3, [r3, #0]
					sprintf(stx, "[que:%u] temp=%.2f humi=%.2f ppm=%d",
 8002558:	4618      	mov	r0, r3
 800255a:	f7fd fffd 	bl	8000558 <__aeabi_f2d>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 8002566:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800256a:	ee17 1a90 	vmov	r1, s15
 800256e:	9104      	str	r1, [sp, #16]
 8002570:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002574:	e9cd 4500 	strd	r4, r5, [sp]
 8002578:	4632      	mov	r2, r6
 800257a:	496a      	ldr	r1, [pc, #424]	; (8002724 <main+0x650>)
 800257c:	486a      	ldr	r0, [pc, #424]	; (8002728 <main+0x654>)
 800257e:	f00a fe03 	bl	800d188 <siprintf>
							(int)ppm);
					Report(NULL, true, "%s%s", stx, eol);
 8002582:	4b6a      	ldr	r3, [pc, #424]	; (800272c <main+0x658>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	4b67      	ldr	r3, [pc, #412]	; (8002728 <main+0x654>)
 800258a:	4a69      	ldr	r2, [pc, #420]	; (8002730 <main+0x65c>)
 800258c:	2101      	movs	r1, #1
 800258e:	2000      	movs	r0, #0
 8002590:	f001 f9a6 	bl	80038e0 <Report>
				}
				if (!schet) {
 8002594:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002598:	2b00      	cmp	r3, #0
 800259a:	d16b      	bne.n	8002674 <main+0x5a0>
					uint16_t cvet = MAGENTA;
 800259c:	f64f 031f 	movw	r3, #63519	; 0xf81f
 80025a0:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
					if (sens.humi <= 0) cvet = RED;
 80025a4:	4b5e      	ldr	r3, [pc, #376]	; (8002720 <main+0x64c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	ee07 3a90 	vmov	s15, r3
 80025ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b4:	d803      	bhi.n	80025be <main+0x4ea>
 80025b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025ba:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
					sprintf(bufik, "Humi : %.2f%% ", sens.humi);
 80025be:	4b58      	ldr	r3, [pc, #352]	; (8002720 <main+0x64c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd ffc8 	bl	8000558 <__aeabi_f2d>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80025d0:	4958      	ldr	r1, [pc, #352]	; (8002734 <main+0x660>)
 80025d2:	f00a fdd9 	bl	800d188 <siprintf>
					uint8_t step = 8 + fh32;
 80025d6:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 80025da:	3308      	adds	r3, #8
 80025dc:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
					dispcolor_DrawString(64, y + step, FONTID_16F, bufik, cvet);
 80025e0:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	4413      	add	r3, r2
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	b219      	sxth	r1, r3
 80025f2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80025f6:	f8b7 3104 	ldrh.w	r3, [r7, #260]	; 0x104
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	4613      	mov	r3, r2
 80025fe:	2201      	movs	r2, #1
 8002600:	2040      	movs	r0, #64	; 0x40
 8002602:	f7fe ff85 	bl	8001510 <dispcolor_DrawString>
					sprintf(bufik, "Temp : %.2f%c ", sens.temp, 0xb0);
 8002606:	4b46      	ldr	r3, [pc, #280]	; (8002720 <main+0x64c>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	4618      	mov	r0, r3
 800260c:	f7fd ffa4 	bl	8000558 <__aeabi_f2d>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002618:	21b0      	movs	r1, #176	; 0xb0
 800261a:	9100      	str	r1, [sp, #0]
 800261c:	4946      	ldr	r1, [pc, #280]	; (8002738 <main+0x664>)
 800261e:	f00a fdb3 	bl	800d188 <siprintf>
					if (sens.temp > 0) cvet = CYAN;
 8002622:	4b3f      	ldr	r3, [pc, #252]	; (8002720 <main+0x64c>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	ee07 3a90 	vmov	s15, r3
 800262a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800262e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002632:	dd03      	ble.n	800263c <main+0x568>
 8002634:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002638:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
					step += fh16 + 4;
 800263c:	f897 20e3 	ldrb.w	r2, [r7, #227]	; 0xe3
 8002640:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002644:	4413      	add	r3, r2
 8002646:	b2db      	uxtb	r3, r3
 8002648:	3304      	adds	r3, #4
 800264a:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
					dispcolor_DrawString(64, y + step, FONTID_16F, bufik, cvet);
 800264e:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002652:	b29a      	uxth	r2, r3
 8002654:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002658:	b29b      	uxth	r3, r3
 800265a:	4413      	add	r3, r2
 800265c:	b29b      	uxth	r3, r3
 800265e:	b219      	sxth	r1, r3
 8002660:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002664:	f8b7 3104 	ldrh.w	r3, [r7, #260]	; 0x104
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	4613      	mov	r3, r2
 800266c:	2201      	movs	r2, #1
 800266e:	2040      	movs	r0, #64	; 0x40
 8002670:	f7fe ff4e 	bl	8001510 <dispcolor_DrawString>
				}

				if (devError & devI2C)
 8002674:	4b27      	ldr	r3, [pc, #156]	; (8002714 <main+0x640>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <main+0x5b4>
					evt_sens = evt_siReset;
 8002680:	2311      	movs	r3, #17
 8002682:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
 8002686:	e002      	b.n	800268e <main+0x5ba>
				else
					evt_sens = evt_siReadT;
 8002688:	2312      	movs	r3, #18
 800268a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
				schet++;
 800268e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002692:	3301      	adds	r3, #1
 8002694:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
				schet &= 1;
 8002698:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
				if (si_dump) {
 80026a4:	4b25      	ldr	r3, [pc, #148]	; (800273c <main+0x668>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d028      	beq.n	80026fe <main+0x62a>
					Report(NULL, true,
							"humi: val=0x%02X%02X crc=0x%02X/0x%02X "
							"temp: val=0x%02X%02X crc=0x%02X/0x%02X%s",
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 80026ac:	4b24      	ldr	r3, [pc, #144]	; (8002740 <main+0x66c>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
					Report(NULL, true,
 80026b0:	469c      	mov	ip, r3
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 80026b2:	4b23      	ldr	r3, [pc, #140]	; (8002740 <main+0x66c>)
 80026b4:	785b      	ldrb	r3, [r3, #1]
					Report(NULL, true,
 80026b6:	461a      	mov	r2, r3
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 80026b8:	4b21      	ldr	r3, [pc, #132]	; (8002740 <main+0x66c>)
 80026ba:	789b      	ldrb	r3, [r3, #2]
					Report(NULL, true,
 80026bc:	4619      	mov	r1, r3
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 80026be:	4b20      	ldr	r3, [pc, #128]	; (8002740 <main+0x66c>)
 80026c0:	78db      	ldrb	r3, [r3, #3]
					Report(NULL, true,
 80026c2:	4618      	mov	r0, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80026c4:	4b1e      	ldr	r3, [pc, #120]	; (8002740 <main+0x66c>)
 80026c6:	791b      	ldrb	r3, [r3, #4]
					Report(NULL, true,
 80026c8:	461c      	mov	r4, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80026ca:	4b1d      	ldr	r3, [pc, #116]	; (8002740 <main+0x66c>)
 80026cc:	795b      	ldrb	r3, [r3, #5]
					Report(NULL, true,
 80026ce:	461d      	mov	r5, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80026d0:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <main+0x66c>)
 80026d2:	799b      	ldrb	r3, [r3, #6]
					Report(NULL, true,
 80026d4:	461e      	mov	r6, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80026d6:	4b1a      	ldr	r3, [pc, #104]	; (8002740 <main+0x66c>)
 80026d8:	79db      	ldrb	r3, [r3, #7]
					Report(NULL, true,
 80026da:	607b      	str	r3, [r7, #4]
 80026dc:	4b13      	ldr	r3, [pc, #76]	; (800272c <main+0x658>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	9307      	str	r3, [sp, #28]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	9306      	str	r3, [sp, #24]
 80026e6:	9605      	str	r6, [sp, #20]
 80026e8:	9504      	str	r5, [sp, #16]
 80026ea:	9403      	str	r4, [sp, #12]
 80026ec:	9002      	str	r0, [sp, #8]
 80026ee:	9101      	str	r1, [sp, #4]
 80026f0:	9200      	str	r2, [sp, #0]
 80026f2:	4663      	mov	r3, ip
 80026f4:	4a13      	ldr	r2, [pc, #76]	; (8002744 <main+0x670>)
 80026f6:	2101      	movs	r1, #1
 80026f8:	2000      	movs	r0, #0
 80026fa:	f001 f8f1 	bl	80038e0 <Report>
							eol);
				}
				tmr_sens = get_tmr10(_1s25);
 80026fe:	207d      	movs	r0, #125	; 0x7d
 8002700:	f001 f860 	bl	80037c4 <get_tmr10>
 8002704:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
			break;
 8002708:	e2e5      	b.n	8002cd6 <main+0xc02>
#endif
	  		case evt_rst:
	  			restart_flag = true;
 800270a:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <main+0x674>)
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]
	  		break;
 8002710:	e2e1      	b.n	8002cd6 <main+0xc02>
 8002712:	bf00      	nop
 8002714:	20000674 	.word	0x20000674
 8002718:	20000040 	.word	0x20000040
 800271c:	20000f05 	.word	0x20000f05
 8002720:	20000f08 	.word	0x20000f08
 8002724:	080106a8 	.word	0x080106a8
 8002728:	20000270 	.word	0x20000270
 800272c:	20000014 	.word	0x20000014
 8002730:	08010644 	.word	0x08010644
 8002734:	080106cc 	.word	0x080106cc
 8002738:	080106dc 	.word	0x080106dc
 800273c:	20000f18 	.word	0x20000f18
 8002740:	20000f10 	.word	0x20000f10
 8002744:	080106ec 	.word	0x080106ec
 8002748:	20000e94 	.word	0x20000e94
#ifdef SET_SWV
	  			puts("Second...");
	  			printf("[que:%u] MQ135: %u 0x%X%s", cntEvt, valMQ, valMQ, eol);
#endif
#ifdef SET_MQ135
	  			if (valMQ != lastMQ) {
 800274c:	4b9f      	ldr	r3, [pc, #636]	; (80029cc <main+0x8f8>)
 800274e:	881a      	ldrh	r2, [r3, #0]
 8002750:	4b9f      	ldr	r3, [pc, #636]	; (80029d0 <main+0x8fc>)
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	429a      	cmp	r2, r3
 8002756:	d04b      	beq.n	80027f0 <main+0x71c>
	  				lastMQ = valMQ;
 8002758:	4b9c      	ldr	r3, [pc, #624]	; (80029cc <main+0x8f8>)
 800275a:	881a      	ldrh	r2, [r3, #0]
 800275c:	4b9c      	ldr	r3, [pc, #624]	; (80029d0 <main+0x8fc>)
 800275e:	801a      	strh	r2, [r3, #0]
	  				if (sensReady) {
 8002760:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002764:	2b00      	cmp	r3, #0
 8002766:	d043      	beq.n	80027f0 <main+0x71c>
	  					//rzero = MQ135_getRZero();
	  					//ppm = MQ135_getPPM();
	  					rzero = MQ135_getCorrectedRZero(sens.temp, sens.humi);
 8002768:	4b9a      	ldr	r3, [pc, #616]	; (80029d4 <main+0x900>)
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	461a      	mov	r2, r3
 8002770:	4b98      	ldr	r3, [pc, #608]	; (80029d4 <main+0x900>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	ee00 3a90 	vmov	s1, r3
 8002778:	ee00 2a10 	vmov	s0, r2
 800277c:	f002 f9fc 	bl	8004b78 <MQ135_getCorrectedRZero>
 8002780:	ed87 0a37 	vstr	s0, [r7, #220]	; 0xdc
	  					ppm = MQ135_getCorrectedPPM(sens.temp, sens.humi);
 8002784:	4b93      	ldr	r3, [pc, #588]	; (80029d4 <main+0x900>)
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	461a      	mov	r2, r3
 800278c:	4b91      	ldr	r3, [pc, #580]	; (80029d4 <main+0x900>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	ee00 3a90 	vmov	s1, r3
 8002794:	ee00 2a10 	vmov	s0, r2
 8002798:	f002 f98a 	bl	8004ab0 <MQ135_getCorrectedPPM>
 800279c:	ed87 0a46 	vstr	s0, [r7, #280]	; 0x118
	  					sprintf(bufik, "CO2 : %.3f%% ", ppm / 1000);
 80027a0:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 80027a4:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80029d8 <main+0x904>
 80027a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027ac:	ee16 0a90 	vmov	r0, s13
 80027b0:	f7fd fed2 	bl	8000558 <__aeabi_f2d>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80027bc:	4987      	ldr	r1, [pc, #540]	; (80029dc <main+0x908>)
 80027be:	f00a fce3 	bl	800d188 <siprintf>
	  					dispcolor_DrawString(56, y - fh32, FONTID_24F, bufik, ppmColor(ppm));
 80027c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	b21c      	sxth	r4, r3
 80027d4:	ed97 0a46 	vldr	s0, [r7, #280]	; 0x118
 80027d8:	f002 f9fa 	bl	8004bd0 <ppmColor>
 80027dc:	4603      	mov	r3, r0
 80027de:	461a      	mov	r2, r3
 80027e0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80027e4:	9200      	str	r2, [sp, #0]
 80027e6:	2202      	movs	r2, #2
 80027e8:	4621      	mov	r1, r4
 80027ea:	2038      	movs	r0, #56	; 0x38
 80027ec:	f7fe fe90 	bl	8001510 <dispcolor_DrawString>
	  				}
	  			}
#endif
	  			//
	  			x = (dw - (sec2str(stx) * 16));
 80027f0:	f8b7 40e6 	ldrh.w	r4, [r7, #230]	; 0xe6
 80027f4:	487a      	ldr	r0, [pc, #488]	; (80029e0 <main+0x90c>)
 80027f6:	f001 f821 	bl	800383c <sec2str>
 80027fa:	4603      	mov	r3, r0
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	1ae3      	subs	r3, r4, r3
 8002800:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	  			dispcolor_DrawString(x - 8, y, FONTID_32F, stx, RGB565(255, 255, 255));
 8002804:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b08      	subs	r3, #8
 800280c:	b29b      	uxth	r3, r3
 800280e:	b218      	sxth	r0, r3
 8002810:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002814:	b219      	sxth	r1, r3
 8002816:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	4b70      	ldr	r3, [pc, #448]	; (80029e0 <main+0x90c>)
 800281e:	2203      	movs	r2, #3
 8002820:	f7fe fe76 	bl	8001510 <dispcolor_DrawString>
	  			//
	  			dispcolor_DrawCircle((dw >> 1) - 1, (dw >> 1) - 1, radius, allColors[cidx++], 0);
 8002824:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002828:	085b      	lsrs	r3, r3, #1
 800282a:	b29b      	uxth	r3, r3
 800282c:	3b01      	subs	r3, #1
 800282e:	b29b      	uxth	r3, r3
 8002830:	b218      	sxth	r0, r3
 8002832:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 8002836:	085b      	lsrs	r3, r3, #1
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29b      	uxth	r3, r3
 800283e:	b219      	sxth	r1, r3
 8002840:	f9b7 20e4 	ldrsh.w	r2, [r7, #228]	; 0xe4
 8002844:	4b67      	ldr	r3, [pc, #412]	; (80029e4 <main+0x910>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	1c5c      	adds	r4, r3, #1
 800284a:	b2e5      	uxtb	r5, r4
 800284c:	4c65      	ldr	r4, [pc, #404]	; (80029e4 <main+0x910>)
 800284e:	7025      	strb	r5, [r4, #0]
 8002850:	461c      	mov	r4, r3
 8002852:	4b65      	ldr	r3, [pc, #404]	; (80029e8 <main+0x914>)
 8002854:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8002858:	2400      	movs	r4, #0
 800285a:	9400      	str	r4, [sp, #0]
 800285c:	f7fe fbf3 	bl	8001046 <dispcolor_DrawCircle>
	  			if (cidx >= max_colors) cidx = 0;
 8002860:	4b60      	ldr	r3, [pc, #384]	; (80029e4 <main+0x910>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2208      	movs	r2, #8
 8002866:	4293      	cmp	r3, r2
 8002868:	f0c0 8202 	bcc.w	8002c70 <main+0xb9c>
 800286c:	4b5d      	ldr	r3, [pc, #372]	; (80029e4 <main+0x910>)
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
	  		}
	  		break;
 8002872:	e1fd      	b.n	8002c70 <main+0xb9c>
#ifdef SET_MQ135
	  		case evt_intrMQ:
	  			HAL_ADC_Start_IT(&hadc1);
 8002874:	485d      	ldr	r0, [pc, #372]	; (80029ec <main+0x918>)
 8002876:	f003 f9c1 	bl	8005bfc <HAL_ADC_Start_IT>
	  		break;
 800287a:	e22c      	b.n	8002cd6 <main+0xc02>
	  		case evt_porogMQ:
	  			if (porogMQ)
 800287c:	4b5c      	ldr	r3, [pc, #368]	; (80029f0 <main+0x91c>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d017      	beq.n	80028b4 <main+0x7e0>
	  				Report(NULL, true, "[que:%u] MQ135: alarmMQ signal (%lu/%d)%s", cntEvt, valMQ, (int)ppm, eol);
 8002884:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <main+0x920>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	4b50      	ldr	r3, [pc, #320]	; (80029cc <main+0x8f8>)
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 8002894:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002898:	ee17 0a90 	vmov	r0, s15
 800289c:	4b56      	ldr	r3, [pc, #344]	; (80029f8 <main+0x924>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	9302      	str	r3, [sp, #8]
 80028a2:	9001      	str	r0, [sp, #4]
 80028a4:	9200      	str	r2, [sp, #0]
 80028a6:	460b      	mov	r3, r1
 80028a8:	4a54      	ldr	r2, [pc, #336]	; (80029fc <main+0x928>)
 80028aa:	2101      	movs	r1, #1
 80028ac:	2000      	movs	r0, #0
 80028ae:	f001 f817 	bl	80038e0 <Report>
	  			else
	  				Report(NULL, true, "[que:%u] MQ135: clearMQ signal (%lu/%d)%s", cntEvt, valMQ, (int)ppm, eol);
	  		break;
 80028b2:	e210      	b.n	8002cd6 <main+0xc02>
	  				Report(NULL, true, "[que:%u] MQ135: clearMQ signal (%lu/%d)%s", cntEvt, valMQ, (int)ppm, eol);
 80028b4:	4b4f      	ldr	r3, [pc, #316]	; (80029f4 <main+0x920>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	4b44      	ldr	r3, [pc, #272]	; (80029cc <main+0x8f8>)
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	461a      	mov	r2, r3
 80028c0:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 80028c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028c8:	ee17 0a90 	vmov	r0, s15
 80028cc:	4b4a      	ldr	r3, [pc, #296]	; (80029f8 <main+0x924>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	9302      	str	r3, [sp, #8]
 80028d2:	9001      	str	r0, [sp, #4]
 80028d4:	9200      	str	r2, [sp, #0]
 80028d6:	460b      	mov	r3, r1
 80028d8:	4a49      	ldr	r2, [pc, #292]	; (8002a00 <main+0x92c>)
 80028da:	2101      	movs	r1, #1
 80028dc:	2000      	movs	r0, #0
 80028de:	f000 ffff 	bl	80038e0 <Report>
	  		break;
 80028e2:	e1f8      	b.n	8002cd6 <main+0xc02>
	  								"%s: press=%.2f temp=%.2f humi=%.2f%s",
									cntEvt, valMQ, (int)ppm,
									sensName, sens.pres, sens.humi, sens.temp,
									eol);
	#elif defined(SET_SI7021)
	  			Report(NULL, true,  "[que:%u] MQ135: adc=%lu ppm=%d, "
 80028e4:	4b43      	ldr	r3, [pc, #268]	; (80029f4 <main+0x920>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	4698      	mov	r8, r3
 80028ea:	4b38      	ldr	r3, [pc, #224]	; (80029cc <main+0x8f8>)
 80028ec:	881b      	ldrh	r3, [r3, #0]
 80028ee:	461e      	mov	r6, r3
 80028f0:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 80028f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028f8:	edc7 7a01 	vstr	s15, [r7, #4]
	  								"%s: temp=%.2f humi=%.2f%s",
									cntEvt, valMQ, (int)ppm,
									sensName, sens.temp, sens.humi,
 80028fc:	4b35      	ldr	r3, [pc, #212]	; (80029d4 <main+0x900>)
 80028fe:	685b      	ldr	r3, [r3, #4]
	  			Report(NULL, true,  "[que:%u] MQ135: adc=%lu ppm=%d, "
 8002900:	4618      	mov	r0, r3
 8002902:	f7fd fe29 	bl	8000558 <__aeabi_f2d>
 8002906:	4604      	mov	r4, r0
 8002908:	460d      	mov	r5, r1
									sensName, sens.temp, sens.humi,
 800290a:	4b32      	ldr	r3, [pc, #200]	; (80029d4 <main+0x900>)
 800290c:	681b      	ldr	r3, [r3, #0]
	  			Report(NULL, true,  "[que:%u] MQ135: adc=%lu ppm=%d, "
 800290e:	4618      	mov	r0, r3
 8002910:	f7fd fe22 	bl	8000558 <__aeabi_f2d>
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	4937      	ldr	r1, [pc, #220]	; (80029f8 <main+0x924>)
 800291a:	6809      	ldr	r1, [r1, #0]
 800291c:	9108      	str	r1, [sp, #32]
 800291e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002922:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800292a:	9302      	str	r3, [sp, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	9301      	str	r3, [sp, #4]
 8002930:	9600      	str	r6, [sp, #0]
 8002932:	4643      	mov	r3, r8
 8002934:	4a33      	ldr	r2, [pc, #204]	; (8002a04 <main+0x930>)
 8002936:	2101      	movs	r1, #1
 8002938:	2000      	movs	r0, #0
 800293a:	f000 ffd1 	bl	80038e0 <Report>
									eol);
	#endif
	  		break;
 800293e:	e1ca      	b.n	8002cd6 <main+0xc02>
#endif
	  		case evt_getVer:
	  			Report(NULL, true, "[que:%u] %s%s", cntEvt, version, eol);
 8002940:	4b2c      	ldr	r3, [pc, #176]	; (80029f4 <main+0x920>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	4619      	mov	r1, r3
 8002946:	4b30      	ldr	r3, [pc, #192]	; (8002a08 <main+0x934>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a2b      	ldr	r2, [pc, #172]	; (80029f8 <main+0x924>)
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	9201      	str	r2, [sp, #4]
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	460b      	mov	r3, r1
 8002954:	4a2d      	ldr	r2, [pc, #180]	; (8002a0c <main+0x938>)
 8002956:	2101      	movs	r1, #1
 8002958:	2000      	movs	r0, #0
 800295a:	f000 ffc1 	bl	80038e0 <Report>
	  		break;
 800295e:	e1ba      	b.n	8002cd6 <main+0xc02>
	  		case evt_getHdr:
	  			if (dmaMemStatus == HAL_OK) {
 8002960:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8002964:	2b00      	cmp	r3, #0
 8002966:	f040 8185 	bne.w	8002c74 <main+0xba0>
	  				rdMem = rdHdr;
 800296a:	4b29      	ldr	r3, [pc, #164]	; (8002a10 <main+0x93c>)
 800296c:	2202      	movs	r2, #2
 800296e:	701a      	strb	r2, [r3, #0]
	  				if (HAL_DMA_Start_IT(dmaMem, (uint32_t)SPEC_AREA_ADR, (uint32_t)&hdr, SPEC_AREA_LEN) != HAL_OK) devError |= devDma;
 8002970:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <main+0x940>)
 8002972:	6818      	ldr	r0, [r3, #0]
 8002974:	4a28      	ldr	r2, [pc, #160]	; (8002a18 <main+0x944>)
 8002976:	2310      	movs	r3, #16
 8002978:	4928      	ldr	r1, [pc, #160]	; (8002a1c <main+0x948>)
 800297a:	f003 ff7f 	bl	800687c <HAL_DMA_Start_IT>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 8177 	beq.w	8002c74 <main+0xba0>
 8002986:	4b26      	ldr	r3, [pc, #152]	; (8002a20 <main+0x94c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f043 030b 	orr.w	r3, r3, #11
 800298e:	4a24      	ldr	r2, [pc, #144]	; (8002a20 <main+0x94c>)
 8002990:	6013      	str	r3, [r2, #0]
	  			}
	  		break;
 8002992:	e16f      	b.n	8002c74 <main+0xba0>
	  		case evt_dmaHdr:
	  			Report(NULL, true, "[que:%u] Hdr(0x%X): mark=0x%X adr=0x%X len=0x%X crc=0x%X%s",
 8002994:	4b17      	ldr	r3, [pc, #92]	; (80029f4 <main+0x920>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	461d      	mov	r5, r3
	  								cntEvt,
									(unsigned int)SPEC_AREA_ADR,
									(unsigned int)hdr.mark,
 800299a:	4b1f      	ldr	r3, [pc, #124]	; (8002a18 <main+0x944>)
 800299c:	681b      	ldr	r3, [r3, #0]
									(unsigned int)hdr.adr,
 800299e:	4a1e      	ldr	r2, [pc, #120]	; (8002a18 <main+0x944>)
 80029a0:	6852      	ldr	r2, [r2, #4]
									(unsigned int)hdr.len,
 80029a2:	491d      	ldr	r1, [pc, #116]	; (8002a18 <main+0x944>)
 80029a4:	6889      	ldr	r1, [r1, #8]
									(unsigned int)hdr.crc,
 80029a6:	481c      	ldr	r0, [pc, #112]	; (8002a18 <main+0x944>)
 80029a8:	68c0      	ldr	r0, [r0, #12]
	  			Report(NULL, true, "[que:%u] Hdr(0x%X): mark=0x%X adr=0x%X len=0x%X crc=0x%X%s",
 80029aa:	4c13      	ldr	r4, [pc, #76]	; (80029f8 <main+0x924>)
 80029ac:	6824      	ldr	r4, [r4, #0]
 80029ae:	9405      	str	r4, [sp, #20]
 80029b0:	9004      	str	r0, [sp, #16]
 80029b2:	9103      	str	r1, [sp, #12]
 80029b4:	9202      	str	r2, [sp, #8]
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <main+0x948>)
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	462b      	mov	r3, r5
 80029be:	4a19      	ldr	r2, [pc, #100]	; (8002a24 <main+0x950>)
 80029c0:	2101      	movs	r1, #1
 80029c2:	2000      	movs	r0, #0
 80029c4:	f000 ff8c 	bl	80038e0 <Report>
									eol);
	  		break;
 80029c8:	e185      	b.n	8002cd6 <main+0xc02>
 80029ca:	bf00      	nop
 80029cc:	20000a7a 	.word	0x20000a7a
 80029d0:	20000ea8 	.word	0x20000ea8
 80029d4:	20000f08 	.word	0x20000f08
 80029d8:	447a0000 	.word	0x447a0000
 80029dc:	0801073c 	.word	0x0801073c
 80029e0:	20000270 	.word	0x20000270
 80029e4:	20000e9c 	.word	0x20000e9c
 80029e8:	20000048 	.word	0x20000048
 80029ec:	200015b0 	.word	0x200015b0
 80029f0:	20000ea6 	.word	0x20000ea6
 80029f4:	20000f05 	.word	0x20000f05
 80029f8:	20000014 	.word	0x20000014
 80029fc:	0801074c 	.word	0x0801074c
 8002a00:	08010778 	.word	0x08010778
 8002a04:	080107a4 	.word	0x080107a4
 8002a08:	20000058 	.word	0x20000058
 8002a0c:	080107e0 	.word	0x080107e0
 8002a10:	20000a7c 	.word	0x20000a7c
 8002a14:	20000004 	.word	0x20000004
 8002a18:	2000132c 	.word	0x2000132c
 8002a1c:	0807fff0 	.word	0x0807fff0
 8002a20:	20000674 	.word	0x20000674
 8002a24:	080107f0 	.word	0x080107f0
	  		case evt_readFW:
	  			if (dmaMemStatus == HAL_OK) {
 8002a28:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f040 8123 	bne.w	8002c78 <main+0xba4>
	  				Report(NULL, true, "Read flash: adr=0x%X len=%u %s", fwAdr, fwLen, eol);
 8002a32:	4b92      	ldr	r3, [pc, #584]	; (8002c7c <main+0xba8>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	4b92      	ldr	r3, [pc, #584]	; (8002c80 <main+0xbac>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4b91      	ldr	r3, [pc, #580]	; (8002c84 <main+0xbb0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	9100      	str	r1, [sp, #0]
 8002a44:	4613      	mov	r3, r2
 8002a46:	4a90      	ldr	r2, [pc, #576]	; (8002c88 <main+0xbb4>)
 8002a48:	2101      	movs	r1, #1
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f000 ff48 	bl	80038e0 <Report>
	  				rdMem = rdApi;
 8002a50:	4b8e      	ldr	r3, [pc, #568]	; (8002c8c <main+0xbb8>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	701a      	strb	r2, [r3, #0]
	  				memset(buf, 0, sizeof(buf));
 8002a56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	488c      	ldr	r0, [pc, #560]	; (8002c90 <main+0xbbc>)
 8002a5e:	f009 fe57 	bl	800c710 <memset>
	  				if (HAL_DMA_Start_IT(dmaMem, fwAdr, (uint32_t)buf, fwLen) != HAL_OK) devError |= devDma;
 8002a62:	4b8c      	ldr	r3, [pc, #560]	; (8002c94 <main+0xbc0>)
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	4b85      	ldr	r3, [pc, #532]	; (8002c7c <main+0xba8>)
 8002a68:	6819      	ldr	r1, [r3, #0]
 8002a6a:	4a89      	ldr	r2, [pc, #548]	; (8002c90 <main+0xbbc>)
 8002a6c:	4b84      	ldr	r3, [pc, #528]	; (8002c80 <main+0xbac>)
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	f003 ff04 	bl	800687c <HAL_DMA_Start_IT>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f000 80fe 	beq.w	8002c78 <main+0xba4>
 8002a7c:	4b86      	ldr	r3, [pc, #536]	; (8002c98 <main+0xbc4>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f043 030b 	orr.w	r3, r3, #11
 8002a84:	4a84      	ldr	r2, [pc, #528]	; (8002c98 <main+0xbc4>)
 8002a86:	6013      	str	r3, [r2, #0]
	  			}
	  		break;
 8002a88:	e0f6      	b.n	8002c78 <main+0xba4>
	  		case evt_dmaMem:
	  		{
	  			uint32_t adr = fwAdr;
 8002a8a:	4b7c      	ldr	r3, [pc, #496]	; (8002c7c <main+0xba8>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	  			int step = 32;
 8002a92:	2320      	movs	r3, #32
 8002a94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	  			uint32_t ind = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	  			bool done = false;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f887 30fb 	strb.w	r3, [r7, #251]	; 0xfb
	  			while (ind < fwLen) {
 8002aa4:	e073      	b.n	8002b8e <main+0xaba>
	  				stx[0] = '\0';
 8002aa6:	4b7d      	ldr	r3, [pc, #500]	; (8002c9c <main+0xbc8>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
	  				while (1) {
	  					sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 8002aac:	487b      	ldr	r0, [pc, #492]	; (8002c9c <main+0xbc8>)
 8002aae:	f7fd fb97 	bl	80001e0 <strlen>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	4a79      	ldr	r2, [pc, #484]	; (8002c9c <main+0xbc8>)
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8002abc:	4978      	ldr	r1, [pc, #480]	; (8002ca0 <main+0xbcc>)
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f00a fb62 	bl	800d188 <siprintf>
	  					for (int i = 0; i < step; i++) {
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002aca:	e023      	b.n	8002b14 <main+0xa40>
	  						if ((i + ind) < fwLen) sprintf(stx+strlen(stx), " %02X", buf[i + ind]);
 8002acc:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002ad0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4a6a      	ldr	r2, [pc, #424]	; (8002c80 <main+0xbac>)
 8002ad8:	8812      	ldrh	r2, [r2, #0]
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d211      	bcs.n	8002b02 <main+0xa2e>
 8002ade:	486f      	ldr	r0, [pc, #444]	; (8002c9c <main+0xbc8>)
 8002ae0:	f7fd fb7e 	bl	80001e0 <strlen>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	4a6d      	ldr	r2, [pc, #436]	; (8002c9c <main+0xbc8>)
 8002ae8:	1898      	adds	r0, r3, r2
 8002aea:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002af2:	4413      	add	r3, r2
 8002af4:	4a66      	ldr	r2, [pc, #408]	; (8002c90 <main+0xbbc>)
 8002af6:	5cd3      	ldrb	r3, [r2, r3]
 8002af8:	461a      	mov	r2, r3
 8002afa:	496a      	ldr	r1, [pc, #424]	; (8002ca4 <main+0xbd0>)
 8002afc:	f00a fb44 	bl	800d188 <siprintf>
 8002b00:	e003      	b.n	8002b0a <main+0xa36>
	  						else {
	  							done = true;
 8002b02:	2301      	movs	r3, #1
 8002b04:	f887 30fb 	strb.w	r3, [r7, #251]	; 0xfb
	  							break;
 8002b08:	e00a      	b.n	8002b20 <main+0xa4c>
	  					for (int i = 0; i < step; i++) {
 8002b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b0e:	3301      	adds	r3, #1
 8002b10:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002b14:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002b18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	dbd5      	blt.n	8002acc <main+0x9f8>
	  						}
	  					}
	  					strcat(stx, "\n");//eol);
 8002b20:	485e      	ldr	r0, [pc, #376]	; (8002c9c <main+0xbc8>)
 8002b22:	f7fd fb5d 	bl	80001e0 <strlen>
 8002b26:	4603      	mov	r3, r0
 8002b28:	461a      	mov	r2, r3
 8002b2a:	4b5c      	ldr	r3, [pc, #368]	; (8002c9c <main+0xbc8>)
 8002b2c:	4413      	add	r3, r2
 8002b2e:	495e      	ldr	r1, [pc, #376]	; (8002ca8 <main+0xbd4>)
 8002b30:	461a      	mov	r2, r3
 8002b32:	460b      	mov	r3, r1
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	8013      	strh	r3, [r2, #0]
	  					adr += step;
 8002b38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b3c:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8002b40:	4413      	add	r3, r2
 8002b42:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	  					ind += step;
 8002b46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b4a:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8002b4e:	4413      	add	r3, r2
 8002b50:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	  					if (!(ind % fwLen)) break;
 8002b54:	4b4a      	ldr	r3, [pc, #296]	; (8002c80 <main+0xbac>)
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002b62:	fb02 f201 	mul.w	r2, r2, r1
 8002b66:	1a9b      	subs	r3, r3, r2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d004      	beq.n	8002b76 <main+0xaa2>
	  					if (done) break;
 8002b6c:	f897 30fb 	ldrb.w	r3, [r7, #251]	; 0xfb
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <main+0xaa6>
	  					sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 8002b74:	e79a      	b.n	8002aac <main+0x9d8>
	  					if (!(ind % fwLen)) break;
 8002b76:	bf00      	nop
 8002b78:	e000      	b.n	8002b7c <main+0xaa8>
	  					if (done) break;
 8002b7a:	bf00      	nop
	  				}
	  				Report(NULL, false, "%s%s", stx, eol);
 8002b7c:	4b41      	ldr	r3, [pc, #260]	; (8002c84 <main+0xbb0>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	4b46      	ldr	r3, [pc, #280]	; (8002c9c <main+0xbc8>)
 8002b84:	4a49      	ldr	r2, [pc, #292]	; (8002cac <main+0xbd8>)
 8002b86:	2100      	movs	r1, #0
 8002b88:	2000      	movs	r0, #0
 8002b8a:	f000 fea9 	bl	80038e0 <Report>
	  			while (ind < fwLen) {
 8002b8e:	4b3c      	ldr	r3, [pc, #240]	; (8002c80 <main+0xbac>)
 8002b90:	881b      	ldrh	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d384      	bcc.n	8002aa6 <main+0x9d2>
	  			}
	  		}
	  		break;
 8002b9c:	e09b      	b.n	8002cd6 <main+0xc02>
	  		case evt_errInput:
	  			Report(NULL, true, "Read flash: error input !%s", eol);
 8002b9e:	4b39      	ldr	r3, [pc, #228]	; (8002c84 <main+0xbb0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a43      	ldr	r2, [pc, #268]	; (8002cb0 <main+0xbdc>)
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f000 fe9a 	bl	80038e0 <Report>
	  		break;
 8002bac:	e093      	b.n	8002cd6 <main+0xc02>
#ifdef SET_BLE
			case evt_bleCmd:
				BLE_CMD();
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bb4:	483f      	ldr	r0, [pc, #252]	; (8002cb4 <main+0xbe0>)
 8002bb6:	f004 fd67 	bl	8007688 <HAL_GPIO_WritePin>
				sprintf(ble, "%s%s", ini_bleCMD[bleInd++].cmd, eol);
 8002bba:	4b3f      	ldr	r3, [pc, #252]	; (8002cb8 <main+0xbe4>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	b2d1      	uxtb	r1, r2
 8002bc2:	4a3d      	ldr	r2, [pc, #244]	; (8002cb8 <main+0xbe4>)
 8002bc4:	7011      	strb	r1, [r2, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	4a3a      	ldr	r2, [pc, #232]	; (8002cbc <main+0xbe8>)
 8002bd2:	441a      	add	r2, r3
 8002bd4:	4b2b      	ldr	r3, [pc, #172]	; (8002c84 <main+0xbb0>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f107 0008 	add.w	r0, r7, #8
 8002bdc:	4933      	ldr	r1, [pc, #204]	; (8002cac <main+0xbd8>)
 8002bde:	f00a fad3 	bl	800d188 <siprintf>
				bleReport("%s", ble);
 8002be2:	f107 0308 	add.w	r3, r7, #8
 8002be6:	4619      	mov	r1, r3
 8002be8:	4835      	ldr	r0, [pc, #212]	; (8002cc0 <main+0xbec>)
 8002bea:	f000 ff01 	bl	80039f0 <bleReport>
				Report(NULL, false,  "%s", ble);
 8002bee:	f107 0308 	add.w	r3, r7, #8
 8002bf2:	4a33      	ldr	r2, [pc, #204]	; (8002cc0 <main+0xbec>)
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f000 fe72 	bl	80038e0 <Report>
				tmr_ble = get_tmr10(_5s);
 8002bfc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c00:	f000 fde0 	bl	80037c4 <get_tmr10>
 8002c04:	4603      	mov	r3, r0
 8002c06:	4a2f      	ldr	r2, [pc, #188]	; (8002cc4 <main+0xbf0>)
 8002c08:	6013      	str	r3, [r2, #0]
			break;
 8002c0a:	e064      	b.n	8002cd6 <main+0xc02>
			case evt_bleNoAck:
				Report(NULL, true, "[que:%u] No ack from BLE device ('%s')%s", cntEvt, ini_bleCMD[bleInd++].cmd, eol);
 8002c0c:	4b2e      	ldr	r3, [pc, #184]	; (8002cc8 <main+0xbf4>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	4b29      	ldr	r3, [pc, #164]	; (8002cb8 <main+0xbe4>)
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	1c5a      	adds	r2, r3, #1
 8002c18:	b2d1      	uxtb	r1, r2
 8002c1a:	4a27      	ldr	r2, [pc, #156]	; (8002cb8 <main+0xbe4>)
 8002c1c:	7011      	strb	r1, [r2, #0]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	4a24      	ldr	r2, [pc, #144]	; (8002cbc <main+0xbe8>)
 8002c2a:	4413      	add	r3, r2
 8002c2c:	4a15      	ldr	r2, [pc, #84]	; (8002c84 <main+0xbb0>)
 8002c2e:	6812      	ldr	r2, [r2, #0]
 8002c30:	9201      	str	r2, [sp, #4]
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	4603      	mov	r3, r0
 8002c36:	4a25      	ldr	r2, [pc, #148]	; (8002ccc <main+0xbf8>)
 8002c38:	2101      	movs	r1, #1
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	f000 fe50 	bl	80038e0 <Report>
				evt_ble = evt_bleCmdNext;
 8002c40:	2317      	movs	r3, #23
 8002c42:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
				tmr_ble_next = get_tmr10(_150ms);
 8002c46:	200f      	movs	r0, #15
 8002c48:	f000 fdbc 	bl	80037c4 <get_tmr10>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	4a20      	ldr	r2, [pc, #128]	; (8002cd0 <main+0xbfc>)
 8002c50:	6013      	str	r3, [r2, #0]
			break;
 8002c52:	e040      	b.n	8002cd6 <main+0xc02>
				//Report(NULL, false, "%s", ble_rxBuf);
				//evt_ble = evt_bleCmdNext;
				//tmr_ble_next = get_tmr10(_250ms);
			break;
			case evt_bleCmdNext:
				if (bleInd < total_bleCMD) {
 8002c54:	4b18      	ldr	r3, [pc, #96]	; (8002cb8 <main+0xbe4>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	d83b      	bhi.n	8002cd4 <main+0xc00>
					evt_ble = evt_bleCmd;
 8002c5c:	2316      	movs	r3, #22
 8002c5e:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
					tmr_ble_next = get_tmr10(_150ms);
 8002c62:	200f      	movs	r0, #15
 8002c64:	f000 fdae 	bl	80037c4 <get_tmr10>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	4a19      	ldr	r2, [pc, #100]	; (8002cd0 <main+0xbfc>)
 8002c6c:	6013      	str	r3, [r2, #0]
				}
			break;
 8002c6e:	e031      	b.n	8002cd4 <main+0xc00>
	  		break;
 8002c70:	bf00      	nop
 8002c72:	e030      	b.n	8002cd6 <main+0xc02>
	  		break;
 8002c74:	bf00      	nop
 8002c76:	e02e      	b.n	8002cd6 <main+0xc02>
	  		break;
 8002c78:	bf00      	nop
 8002c7a:	e02c      	b.n	8002cd6 <main+0xc02>
 8002c7c:	20000ea0 	.word	0x20000ea0
 8002c80:	20000ea4 	.word	0x20000ea4
 8002c84:	20000014 	.word	0x20000014
 8002c88:	0801082c 	.word	0x0801082c
 8002c8c:	20000a7c 	.word	0x20000a7c
 8002c90:	20001c48 	.word	0x20001c48
 8002c94:	20000004 	.word	0x20000004
 8002c98:	20000674 	.word	0x20000674
 8002c9c:	20000270 	.word	0x20000270
 8002ca0:	0801084c 	.word	0x0801084c
 8002ca4:	08010854 	.word	0x08010854
 8002ca8:	0801085c 	.word	0x0801085c
 8002cac:	08010644 	.word	0x08010644
 8002cb0:	08010860 	.word	0x08010860
 8002cb4:	40020400 	.word	0x40020400
 8002cb8:	20000e83 	.word	0x20000e83
 8002cbc:	08014514 	.word	0x08014514
 8002cc0:	0801087c 	.word	0x0801087c
 8002cc4:	20000e84 	.word	0x20000e84
 8002cc8:	20000f05 	.word	0x20000f05
 8002ccc:	08010880 	.word	0x08010880
 8002cd0:	20000e88 	.word	0x20000e88
			break;
 8002cd4:	bf00      	nop
#endif
		}
		//
#ifdef SET_QUEUE
		if (bleQueCmdFlag) {//command to GSM module queue is ready
 8002cd6:	4b4c      	ldr	r3, [pc, #304]	; (8002e08 <main+0xd34>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d02b      	beq.n	8002d36 <main+0xc62>
			if (getRECQ(ble, &bleQueCmd) >= 0) {
 8002cde:	f107 0308 	add.w	r3, r7, #8
 8002ce2:	494a      	ldr	r1, [pc, #296]	; (8002e0c <main+0xd38>)
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f001 f86c 	bl	8003dc2 <getRECQ>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	db22      	blt.n	8002d36 <main+0xc62>
				Report(NULL, false, "%s%s", ble, eol);
 8002cf0:	4b47      	ldr	r3, [pc, #284]	; (8002e10 <main+0xd3c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f107 0208 	add.w	r2, r7, #8
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	4a45      	ldr	r2, [pc, #276]	; (8002e14 <main+0xd40>)
 8002cfe:	2100      	movs	r1, #0
 8002d00:	2000      	movs	r0, #0
 8002d02:	f000 fded 	bl	80038e0 <Report>
				bleInd = total_bleCMD;
 8002d06:	4b44      	ldr	r3, [pc, #272]	; (8002e18 <main+0xd44>)
 8002d08:	2205      	movs	r2, #5
 8002d0a:	701a      	strb	r2, [r3, #0]
				BLE_CMD();
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d12:	4842      	ldr	r0, [pc, #264]	; (8002e1c <main+0xd48>)
 8002d14:	f004 fcb8 	bl	8007688 <HAL_GPIO_WritePin>
				bleReport("%s%s", ble, eol);
 8002d18:	4b3d      	ldr	r3, [pc, #244]	; (8002e10 <main+0xd3c>)
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	f107 0308 	add.w	r3, r7, #8
 8002d20:	4619      	mov	r1, r3
 8002d22:	483c      	ldr	r0, [pc, #240]	; (8002e14 <main+0xd40>)
 8002d24:	f000 fe64 	bl	80039f0 <bleReport>
				tmr_ble = get_tmr10(_5s);
 8002d28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d2c:	f000 fd4a 	bl	80037c4 <get_tmr10>
 8002d30:	4603      	mov	r3, r0
 8002d32:	4a3b      	ldr	r2, [pc, #236]	; (8002e20 <main+0xd4c>)
 8002d34:	6013      	str	r3, [r2, #0]
			}
		}
		//
		if (bleQueAckFlag) {//command to GSM module queue is ready
 8002d36:	4b3b      	ldr	r3, [pc, #236]	; (8002e24 <main+0xd50>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d01b      	beq.n	8002d76 <main+0xca2>
			if (getRECQ(stx, &bleQueAck) >= 0) {
 8002d3e:	493a      	ldr	r1, [pc, #232]	; (8002e28 <main+0xd54>)
 8002d40:	483a      	ldr	r0, [pc, #232]	; (8002e2c <main+0xd58>)
 8002d42:	f001 f83e 	bl	8003dc2 <getRECQ>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	db14      	blt.n	8002d76 <main+0xca2>
				Report(NULL, false, "%s%s", stx, eol);
 8002d4c:	4b30      	ldr	r3, [pc, #192]	; (8002e10 <main+0xd3c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <main+0xd58>)
 8002d54:	4a2f      	ldr	r2, [pc, #188]	; (8002e14 <main+0xd40>)
 8002d56:	2100      	movs	r1, #0
 8002d58:	2000      	movs	r0, #0
 8002d5a:	f000 fdc1 	bl	80038e0 <Report>
				tmr_ble = 0;
 8002d5e:	4b30      	ldr	r3, [pc, #192]	; (8002e20 <main+0xd4c>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
				evt_ble = evt_bleCmdNext;
 8002d64:	2317      	movs	r3, #23
 8002d66:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
				tmr_ble_next = get_tmr10(_150ms);
 8002d6a:	200f      	movs	r0, #15
 8002d6c:	f000 fd2a 	bl	80037c4 <get_tmr10>
 8002d70:	4603      	mov	r3, r0
 8002d72:	4a2f      	ldr	r2, [pc, #188]	; (8002e30 <main+0xd5c>)
 8002d74:	6013      	str	r3, [r2, #0]
			}
		}
#endif
		//
		errLedOn(devError ? true : false);
 8002d76:	4b2f      	ldr	r3, [pc, #188]	; (8002e34 <main+0xd60>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	bf14      	ite	ne
 8002d7e:	2301      	movne	r3, #1
 8002d80:	2300      	moveq	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 fd3b 	bl	8003800 <errLedOn>
		if (devError) {
 8002d8a:	4b2a      	ldr	r3, [pc, #168]	; (8002e34 <main+0xd60>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d01c      	beq.n	8002dcc <main+0xcf8>
			if (lastErr != devError) {
 8002d92:	4b28      	ldr	r3, [pc, #160]	; (8002e34 <main+0xd60>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d016      	beq.n	8002dcc <main+0xcf8>
				/*
				x = (dw - sprintf(bufik, "'%lu'", devError)) >> 2;
				gc9a01_text(&obj, &fontik, bufik, x, y + (fontik.glyph->height << 2), RED, BLACK);
				*/
				lastErr = devError;
 8002d9e:	4b25      	ldr	r3, [pc, #148]	; (8002e34 <main+0xd60>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
				Report(NULL, true, "[que:%u] err:'%s'%s", cntEvt, errName(devError), eol);
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <main+0xd64>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	461c      	mov	r4, r3
 8002dac:	4b21      	ldr	r3, [pc, #132]	; (8002e34 <main+0xd60>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f000 fb7f 	bl	80034b4 <errName>
 8002db6:	4602      	mov	r2, r0
 8002db8:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <main+0xd3c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	9200      	str	r2, [sp, #0]
 8002dc0:	4623      	mov	r3, r4
 8002dc2:	4a1e      	ldr	r2, [pc, #120]	; (8002e3c <main+0xd68>)
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	f000 fd8a 	bl	80038e0 <Report>
			}
		}
		//
		//
		//
		HAL_Delay(1);//10
 8002dcc:	2001      	movs	r0, #1
 8002dce:	f002 fead 	bl	8005b2c <HAL_Delay>
	while (!restart_flag) {
 8002dd2:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <main+0xd6c>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	f083 0301 	eor.w	r3, r3, #1
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f47f aa72 	bne.w	80022c6 <main+0x1f2>
	}


	Report(NULL, true, "[que:%u] Restart...%s", cntEvt, eol);
 8002de2:	4b15      	ldr	r3, [pc, #84]	; (8002e38 <main+0xd64>)
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	461a      	mov	r2, r3
 8002de8:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <main+0xd3c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	4613      	mov	r3, r2
 8002df0:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <main+0xd70>)
 8002df2:	2101      	movs	r1, #1
 8002df4:	2000      	movs	r0, #0
 8002df6:	f000 fd73 	bl	80038e0 <Report>
	HAL_Delay(1000);
 8002dfa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002dfe:	f002 fe95 	bl	8005b2c <HAL_Delay>
	NVIC_SystemReset();
 8002e02:	f7ff f951 	bl	80020a8 <__NVIC_SystemReset>
 8002e06:	bf00      	nop
 8002e08:	20000f07 	.word	0x20000f07
 8002e0c:	20001700 	.word	0x20001700
 8002e10:	20000014 	.word	0x20000014
 8002e14:	08010644 	.word	0x08010644
 8002e18:	20000e83 	.word	0x20000e83
 8002e1c:	40020400 	.word	0x40020400
 8002e20:	20000e84 	.word	0x20000e84
 8002e24:	20000f06 	.word	0x20000f06
 8002e28:	20001d48 	.word	0x20001d48
 8002e2c:	20000270 	.word	0x20000270
 8002e30:	20000e88 	.word	0x20000e88
 8002e34:	20000674 	.word	0x20000674
 8002e38:	20000f05 	.word	0x20000f05
 8002e3c:	080108ac 	.word	0x080108ac
 8002e40:	20000e94 	.word	0x20000e94
 8002e44:	080108c0 	.word	0x080108c0

08002e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b094      	sub	sp, #80	; 0x50
 8002e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e4e:	f107 0320 	add.w	r3, r7, #32
 8002e52:	2230      	movs	r2, #48	; 0x30
 8002e54:	2100      	movs	r1, #0
 8002e56:	4618      	mov	r0, r3
 8002e58:	f009 fc5a 	bl	800c710 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e5c:	f107 030c 	add.w	r3, r7, #12
 8002e60:	2200      	movs	r2, #0
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	605a      	str	r2, [r3, #4]
 8002e66:	609a      	str	r2, [r3, #8]
 8002e68:	60da      	str	r2, [r3, #12]
 8002e6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	4b27      	ldr	r3, [pc, #156]	; (8002f10 <SystemClock_Config+0xc8>)
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	4a26      	ldr	r2, [pc, #152]	; (8002f10 <SystemClock_Config+0xc8>)
 8002e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e7a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7c:	4b24      	ldr	r3, [pc, #144]	; (8002f10 <SystemClock_Config+0xc8>)
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e88:	2300      	movs	r3, #0
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	4b21      	ldr	r3, [pc, #132]	; (8002f14 <SystemClock_Config+0xcc>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a20      	ldr	r2, [pc, #128]	; (8002f14 <SystemClock_Config+0xcc>)
 8002e92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4b1e      	ldr	r3, [pc, #120]	; (8002f14 <SystemClock_Config+0xcc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ea8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002eac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002eb2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8002eb8:	230c      	movs	r3, #12
 8002eba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002ebc:	23c0      	movs	r3, #192	; 0xc0
 8002ebe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002ec0:	2304      	movs	r3, #4
 8002ec2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002ec4:	2308      	movs	r3, #8
 8002ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ec8:	f107 0320 	add.w	r3, r7, #32
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f006 ff67 	bl	8009da0 <HAL_RCC_OscConfig>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ed8:	f001 fccc 	bl	8004874 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002edc:	230f      	movs	r3, #15
 8002ede:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ee8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002eec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002ef2:	f107 030c 	add.w	r3, r7, #12
 8002ef6:	2103      	movs	r1, #3
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f007 f9c9 	bl	800a290 <HAL_RCC_ClockConfig>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002f04:	f001 fcb6 	bl	8004874 <Error_Handler>
  }
}
 8002f08:	bf00      	nop
 8002f0a:	3750      	adds	r7, #80	; 0x50
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40007000 	.word	0x40007000

08002f18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 0 */
#ifndef BOOT_LOADER
#ifdef SET_MQ135
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f1e:	463b      	mov	r3, r7
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f2a:	4b21      	ldr	r3, [pc, #132]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f2c:	4a21      	ldr	r2, [pc, #132]	; (8002fb4 <MX_ADC1_Init+0x9c>)
 8002f2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002f30:	4b1f      	ldr	r3, [pc, #124]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f32:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f36:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f38:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002f3e:	4b1c      	ldr	r3, [pc, #112]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f44:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f4a:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f52:	4b17      	ldr	r3, [pc, #92]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f58:	4b15      	ldr	r3, [pc, #84]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f5a:	4a17      	ldr	r2, [pc, #92]	; (8002fb8 <MX_ADC1_Init+0xa0>)
 8002f5c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f5e:	4b14      	ldr	r3, [pc, #80]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002f64:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f6a:	4b11      	ldr	r3, [pc, #68]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f72:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f74:	2201      	movs	r2, #1
 8002f76:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f78:	480d      	ldr	r0, [pc, #52]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f7a:	f002 fdfb 	bl	8005b74 <HAL_ADC_Init>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002f84:	f001 fc76 	bl	8004874 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f94:	463b      	mov	r3, r7
 8002f96:	4619      	mov	r1, r3
 8002f98:	4805      	ldr	r0, [pc, #20]	; (8002fb0 <MX_ADC1_Init+0x98>)
 8002f9a:	f003 f845 	bl	8006028 <HAL_ADC_ConfigChannel>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002fa4:	f001 fc66 	bl	8004874 <Error_Handler>
  /* USER CODE BEGIN ADC1_Init 2 */
#endif
#endif
  /* USER CODE END ADC1_Init 2 */

}
 8002fa8:	bf00      	nop
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	200015b0 	.word	0x200015b0
 8002fb4:	40012000 	.word	0x40012000
 8002fb8:	0f000001 	.word	0x0f000001

08002fbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002fc0:	4b12      	ldr	r3, [pc, #72]	; (800300c <MX_I2C1_Init+0x50>)
 8002fc2:	4a13      	ldr	r2, [pc, #76]	; (8003010 <MX_I2C1_Init+0x54>)
 8002fc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002fc6:	4b11      	ldr	r3, [pc, #68]	; (800300c <MX_I2C1_Init+0x50>)
 8002fc8:	4a12      	ldr	r2, [pc, #72]	; (8003014 <MX_I2C1_Init+0x58>)
 8002fca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	; (800300c <MX_I2C1_Init+0x50>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	; (800300c <MX_I2C1_Init+0x50>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	; (800300c <MX_I2C1_Init+0x50>)
 8002fda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fde:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	; (800300c <MX_I2C1_Init+0x50>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002fe6:	4b09      	ldr	r3, [pc, #36]	; (800300c <MX_I2C1_Init+0x50>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fec:	4b07      	ldr	r3, [pc, #28]	; (800300c <MX_I2C1_Init+0x50>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ff2:	4b06      	ldr	r3, [pc, #24]	; (800300c <MX_I2C1_Init+0x50>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ff8:	4804      	ldr	r0, [pc, #16]	; (800300c <MX_I2C1_Init+0x50>)
 8002ffa:	f004 fb91 	bl	8007720 <HAL_I2C_Init>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003004:	f001 fc36 	bl	8004874 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
#endif
  /* USER CODE END I2C1_Init 2 */

}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20001454 	.word	0x20001454
 8003010:	40005400 	.word	0x40005400
 8003014:	00061a80 	.word	0x00061a80

08003018 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800301c:	4b17      	ldr	r3, [pc, #92]	; (800307c <MX_SPI2_Init+0x64>)
 800301e:	4a18      	ldr	r2, [pc, #96]	; (8003080 <MX_SPI2_Init+0x68>)
 8003020:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003022:	4b16      	ldr	r3, [pc, #88]	; (800307c <MX_SPI2_Init+0x64>)
 8003024:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003028:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800302a:	4b14      	ldr	r3, [pc, #80]	; (800307c <MX_SPI2_Init+0x64>)
 800302c:	2200      	movs	r2, #0
 800302e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003030:	4b12      	ldr	r3, [pc, #72]	; (800307c <MX_SPI2_Init+0x64>)
 8003032:	2200      	movs	r2, #0
 8003034:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003036:	4b11      	ldr	r3, [pc, #68]	; (800307c <MX_SPI2_Init+0x64>)
 8003038:	2200      	movs	r2, #0
 800303a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800303c:	4b0f      	ldr	r3, [pc, #60]	; (800307c <MX_SPI2_Init+0x64>)
 800303e:	2200      	movs	r2, #0
 8003040:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003042:	4b0e      	ldr	r3, [pc, #56]	; (800307c <MX_SPI2_Init+0x64>)
 8003044:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003048:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800304a:	4b0c      	ldr	r3, [pc, #48]	; (800307c <MX_SPI2_Init+0x64>)
 800304c:	2210      	movs	r2, #16
 800304e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003050:	4b0a      	ldr	r3, [pc, #40]	; (800307c <MX_SPI2_Init+0x64>)
 8003052:	2200      	movs	r2, #0
 8003054:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003056:	4b09      	ldr	r3, [pc, #36]	; (800307c <MX_SPI2_Init+0x64>)
 8003058:	2200      	movs	r2, #0
 800305a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800305c:	4b07      	ldr	r3, [pc, #28]	; (800307c <MX_SPI2_Init+0x64>)
 800305e:	2200      	movs	r2, #0
 8003060:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <MX_SPI2_Init+0x64>)
 8003064:	220a      	movs	r2, #10
 8003066:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003068:	4804      	ldr	r0, [pc, #16]	; (800307c <MX_SPI2_Init+0x64>)
 800306a:	f007 fae1 	bl	800a630 <HAL_SPI_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003074:	f001 fbfe 	bl	8004874 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
#endif
  /* USER CODE END SPI2_Init 2 */

}
 8003078:	bf00      	nop
 800307a:	bd80      	pop	{r7, pc}
 800307c:	2000133c 	.word	0x2000133c
 8003080:	40003800 	.word	0x40003800

08003084 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
//#ifndef BOOT_LOADER
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800308a:	f107 0308 	add.w	r3, r7, #8
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	605a      	str	r2, [r3, #4]
 8003094:	609a      	str	r2, [r3, #8]
 8003096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003098:	463b      	mov	r3, r7
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030a0:	4b1d      	ldr	r3, [pc, #116]	; (8003118 <MX_TIM3_Init+0x94>)
 80030a2:	4a1e      	ldr	r2, [pc, #120]	; (800311c <MX_TIM3_Init+0x98>)
 80030a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 80030a6:	4b1c      	ldr	r3, [pc, #112]	; (8003118 <MX_TIM3_Init+0x94>)
 80030a8:	f242 720f 	movw	r2, #9999	; 0x270f
 80030ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ae:	4b1a      	ldr	r3, [pc, #104]	; (8003118 <MX_TIM3_Init+0x94>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80030b4:	4b18      	ldr	r3, [pc, #96]	; (8003118 <MX_TIM3_Init+0x94>)
 80030b6:	2263      	movs	r2, #99	; 0x63
 80030b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ba:	4b17      	ldr	r3, [pc, #92]	; (8003118 <MX_TIM3_Init+0x94>)
 80030bc:	2200      	movs	r2, #0
 80030be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030c0:	4b15      	ldr	r3, [pc, #84]	; (8003118 <MX_TIM3_Init+0x94>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030c6:	4814      	ldr	r0, [pc, #80]	; (8003118 <MX_TIM3_Init+0x94>)
 80030c8:	f007 fe60 	bl	800ad8c <HAL_TIM_Base_Init>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80030d2:	f001 fbcf 	bl	8004874 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80030dc:	f107 0308 	add.w	r3, r7, #8
 80030e0:	4619      	mov	r1, r3
 80030e2:	480d      	ldr	r0, [pc, #52]	; (8003118 <MX_TIM3_Init+0x94>)
 80030e4:	f008 f80c 	bl	800b100 <HAL_TIM_ConfigClockSource>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80030ee:	f001 fbc1 	bl	8004874 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030f2:	2300      	movs	r3, #0
 80030f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030f6:	2300      	movs	r3, #0
 80030f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030fa:	463b      	mov	r3, r7
 80030fc:	4619      	mov	r1, r3
 80030fe:	4806      	ldr	r0, [pc, #24]	; (8003118 <MX_TIM3_Init+0x94>)
 8003100:	f008 fa08 	bl	800b514 <HAL_TIMEx_MasterConfigSynchronization>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800310a:	f001 fbb3 	bl	8004874 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
//#endif
  /* USER CODE END TIM3_Init 2 */

}
 800310e:	bf00      	nop
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	200014a8 	.word	0x200014a8
 800311c:	40000400 	.word	0x40000400

08003120 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003124:	4b11      	ldr	r3, [pc, #68]	; (800316c <MX_USART1_UART_Init+0x4c>)
 8003126:	4a12      	ldr	r2, [pc, #72]	; (8003170 <MX_USART1_UART_Init+0x50>)
 8003128:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800312a:	4b10      	ldr	r3, [pc, #64]	; (800316c <MX_USART1_UART_Init+0x4c>)
 800312c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8003130:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003132:	4b0e      	ldr	r3, [pc, #56]	; (800316c <MX_USART1_UART_Init+0x4c>)
 8003134:	2200      	movs	r2, #0
 8003136:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003138:	4b0c      	ldr	r3, [pc, #48]	; (800316c <MX_USART1_UART_Init+0x4c>)
 800313a:	2200      	movs	r2, #0
 800313c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <MX_USART1_UART_Init+0x4c>)
 8003140:	2200      	movs	r2, #0
 8003142:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003144:	4b09      	ldr	r3, [pc, #36]	; (800316c <MX_USART1_UART_Init+0x4c>)
 8003146:	220c      	movs	r2, #12
 8003148:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800314a:	4b08      	ldr	r3, [pc, #32]	; (800316c <MX_USART1_UART_Init+0x4c>)
 800314c:	2200      	movs	r2, #0
 800314e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003150:	4b06      	ldr	r3, [pc, #24]	; (800316c <MX_USART1_UART_Init+0x4c>)
 8003152:	2200      	movs	r2, #0
 8003154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003156:	4805      	ldr	r0, [pc, #20]	; (800316c <MX_USART1_UART_Init+0x4c>)
 8003158:	f008 fa5e 	bl	800b618 <HAL_UART_Init>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003162:	f001 fb87 	bl	8004874 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
//#endif
  /* USER CODE END USART1_Init 2 */

}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200016bc 	.word	0x200016bc
 8003170:	40011000 	.word	0x40011000

08003174 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  }
  /* USER CODE BEGIN USART2_Init 2 */
#endif
  /* USER CODE END USART2_Init 2 */

}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
	...

08003184 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003188:	4b11      	ldr	r3, [pc, #68]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 800318a:	4a12      	ldr	r2, [pc, #72]	; (80031d4 <MX_USART6_UART_Init+0x50>)
 800318c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800318e:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 8003190:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003194:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003196:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 8003198:	2200      	movs	r2, #0
 800319a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80031a2:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 80031aa:	220c      	movs	r2, #12
 80031ac:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ae:	4b08      	ldr	r3, [pc, #32]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80031b4:	4b06      	ldr	r3, [pc, #24]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80031ba:	4805      	ldr	r0, [pc, #20]	; (80031d0 <MX_USART6_UART_Init+0x4c>)
 80031bc:	f008 fa2c 	bl	800b618 <HAL_UART_Init>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80031c6:	f001 fb55 	bl	8004874 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */
#endif
  /* USER CODE END USART6_Init 2 */

}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20001c04 	.word	0x20001c04
 80031d4:	40011400 	.word	0x40011400

080031d8 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
static void MX_DMA_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80031de:	2300      	movs	r3, #0
 80031e0:	607b      	str	r3, [r7, #4]
 80031e2:	4b48      	ldr	r3, [pc, #288]	; (8003304 <MX_DMA_Init+0x12c>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	4a47      	ldr	r2, [pc, #284]	; (8003304 <MX_DMA_Init+0x12c>)
 80031e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031ec:	6313      	str	r3, [r2, #48]	; 0x30
 80031ee:	4b45      	ldr	r3, [pc, #276]	; (8003304 <MX_DMA_Init+0x12c>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031f6:	607b      	str	r3, [r7, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	603b      	str	r3, [r7, #0]
 80031fe:	4b41      	ldr	r3, [pc, #260]	; (8003304 <MX_DMA_Init+0x12c>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	4a40      	ldr	r2, [pc, #256]	; (8003304 <MX_DMA_Init+0x12c>)
 8003204:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003208:	6313      	str	r3, [r2, #48]	; 0x30
 800320a:	4b3e      	ldr	r3, [pc, #248]	; (8003304 <MX_DMA_Init+0x12c>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8003216:	4b3c      	ldr	r3, [pc, #240]	; (8003308 <MX_DMA_Init+0x130>)
 8003218:	4a3c      	ldr	r2, [pc, #240]	; (800330c <MX_DMA_Init+0x134>)
 800321a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 800321c:	4b3a      	ldr	r3, [pc, #232]	; (8003308 <MX_DMA_Init+0x130>)
 800321e:	2200      	movs	r2, #0
 8003220:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8003222:	4b39      	ldr	r3, [pc, #228]	; (8003308 <MX_DMA_Init+0x130>)
 8003224:	2280      	movs	r2, #128	; 0x80
 8003226:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8003228:	4b37      	ldr	r3, [pc, #220]	; (8003308 <MX_DMA_Init+0x130>)
 800322a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800322e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8003230:	4b35      	ldr	r3, [pc, #212]	; (8003308 <MX_DMA_Init+0x130>)
 8003232:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003236:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003238:	4b33      	ldr	r3, [pc, #204]	; (8003308 <MX_DMA_Init+0x130>)
 800323a:	2200      	movs	r2, #0
 800323c:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800323e:	4b32      	ldr	r3, [pc, #200]	; (8003308 <MX_DMA_Init+0x130>)
 8003240:	2200      	movs	r2, #0
 8003242:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8003244:	4b30      	ldr	r3, [pc, #192]	; (8003308 <MX_DMA_Init+0x130>)
 8003246:	2200      	movs	r2, #0
 8003248:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_HIGH;
 800324a:	4b2f      	ldr	r3, [pc, #188]	; (8003308 <MX_DMA_Init+0x130>)
 800324c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003250:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003252:	4b2d      	ldr	r3, [pc, #180]	; (8003308 <MX_DMA_Init+0x130>)
 8003254:	2204      	movs	r2, #4
 8003256:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003258:	4b2b      	ldr	r3, [pc, #172]	; (8003308 <MX_DMA_Init+0x130>)
 800325a:	2203      	movs	r2, #3
 800325c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 800325e:	4b2a      	ldr	r3, [pc, #168]	; (8003308 <MX_DMA_Init+0x130>)
 8003260:	2200      	movs	r2, #0
 8003262:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003264:	4b28      	ldr	r3, [pc, #160]	; (8003308 <MX_DMA_Init+0x130>)
 8003266:	2200      	movs	r2, #0
 8003268:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 800326a:	4827      	ldr	r0, [pc, #156]	; (8003308 <MX_DMA_Init+0x130>)
 800326c:	f003 fa58 	bl	8006720 <HAL_DMA_Init>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <MX_DMA_Init+0xa2>
  {
    Error_Handler( );
 8003276:	f001 fafd 	bl	8004874 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 800327a:	2200      	movs	r2, #0
 800327c:	2101      	movs	r1, #1
 800327e:	200b      	movs	r0, #11
 8003280:	f003 fa09 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003284:	200b      	movs	r0, #11
 8003286:	f003 fa22 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 0);
 800328a:	2200      	movs	r2, #0
 800328c:	2101      	movs	r1, #1
 800328e:	200c      	movs	r0, #12
 8003290:	f003 fa01 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003294:	200c      	movs	r0, #12
 8003296:	f003 fa1a 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800329a:	2200      	movs	r2, #0
 800329c:	2105      	movs	r1, #5
 800329e:	200f      	movs	r0, #15
 80032a0:	f003 f9f9 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80032a4:	200f      	movs	r0, #15
 80032a6:	f003 fa12 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 3, 0);
 80032aa:	2200      	movs	r2, #0
 80032ac:	2103      	movs	r1, #3
 80032ae:	2011      	movs	r0, #17
 80032b0:	f003 f9f1 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80032b4:	2011      	movs	r0, #17
 80032b6:	f003 fa0a 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 4, 0);
 80032ba:	2200      	movs	r2, #0
 80032bc:	2104      	movs	r1, #4
 80032be:	2038      	movs	r0, #56	; 0x38
 80032c0:	f003 f9e9 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80032c4:	2038      	movs	r0, #56	; 0x38
 80032c6:	f003 fa02 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 3, 0);
 80032ca:	2200      	movs	r2, #0
 80032cc:	2103      	movs	r1, #3
 80032ce:	203a      	movs	r0, #58	; 0x3a
 80032d0:	f003 f9e1 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80032d4:	203a      	movs	r0, #58	; 0x3a
 80032d6:	f003 f9fa 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 80032da:	2200      	movs	r2, #0
 80032dc:	2103      	movs	r1, #3
 80032de:	2045      	movs	r0, #69	; 0x45
 80032e0:	f003 f9d9 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80032e4:	2045      	movs	r0, #69	; 0x45
 80032e6:	f003 f9f2 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 3, 0);
 80032ea:	2200      	movs	r2, #0
 80032ec:	2103      	movs	r1, #3
 80032ee:	2046      	movs	r0, #70	; 0x46
 80032f0:	f003 f9d1 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80032f4:	2046      	movs	r0, #70	; 0x46
 80032f6:	f003 f9ea 	bl	80066ce <HAL_NVIC_EnableIRQ>

}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023800 	.word	0x40023800
 8003308:	20001394 	.word	0x20001394
 800330c:	40026410 	.word	0x40026410

08003310 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08a      	sub	sp, #40	; 0x28
 8003314:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003316:	f107 0314 	add.w	r3, r7, #20
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	609a      	str	r2, [r3, #8]
 8003322:	60da      	str	r2, [r3, #12]
 8003324:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	613b      	str	r3, [r7, #16]
 800332a:	4b5e      	ldr	r3, [pc, #376]	; (80034a4 <MX_GPIO_Init+0x194>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	4a5d      	ldr	r2, [pc, #372]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003330:	f043 0304 	orr.w	r3, r3, #4
 8003334:	6313      	str	r3, [r2, #48]	; 0x30
 8003336:	4b5b      	ldr	r3, [pc, #364]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333a:	f003 0304 	and.w	r3, r3, #4
 800333e:	613b      	str	r3, [r7, #16]
 8003340:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	4b57      	ldr	r3, [pc, #348]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334a:	4a56      	ldr	r2, [pc, #344]	; (80034a4 <MX_GPIO_Init+0x194>)
 800334c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003350:	6313      	str	r3, [r2, #48]	; 0x30
 8003352:	4b54      	ldr	r3, [pc, #336]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	4b50      	ldr	r3, [pc, #320]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003366:	4a4f      	ldr	r2, [pc, #316]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	6313      	str	r3, [r2, #48]	; 0x30
 800336e:	4b4d      	ldr	r3, [pc, #308]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	60bb      	str	r3, [r7, #8]
 8003378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	607b      	str	r3, [r7, #4]
 800337e:	4b49      	ldr	r3, [pc, #292]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	4a48      	ldr	r2, [pc, #288]	; (80034a4 <MX_GPIO_Init+0x194>)
 8003384:	f043 0302 	orr.w	r3, r3, #2
 8003388:	6313      	str	r3, [r2, #48]	; 0x30
 800338a:	4b46      	ldr	r3, [pc, #280]	; (80034a4 <MX_GPIO_Init+0x194>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	607b      	str	r3, [r7, #4]
 8003394:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003396:	2200      	movs	r2, #0
 8003398:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800339c:	4842      	ldr	r0, [pc, #264]	; (80034a8 <MX_GPIO_Init+0x198>)
 800339e:	f004 f973 	bl	8007688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|MQ_ALARM_Pin|PWRC_BLE_Pin, GPIO_PIN_RESET);
 80033a2:	2200      	movs	r2, #0
 80033a4:	f241 1102 	movw	r1, #4354	; 0x1102
 80033a8:	4840      	ldr	r0, [pc, #256]	; (80034ac <MX_GPIO_Init+0x19c>)
 80033aa:	f004 f96d 	bl	8007688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ERR_Pin|LCD_DC_Pin, GPIO_PIN_SET);
 80033ae:	2201      	movs	r2, #1
 80033b0:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 80033b4:	483d      	ldr	r0, [pc, #244]	; (80034ac <MX_GPIO_Init+0x19c>)
 80033b6:	f004 f967 	bl	8007688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80033ba:	2201      	movs	r2, #1
 80033bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033c0:	483b      	ldr	r0, [pc, #236]	; (80034b0 <MX_GPIO_Init+0x1a0>)
 80033c2:	f004 f961 	bl	8007688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80033c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033cc:	2301      	movs	r3, #1
 80033ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	2300      	movs	r3, #0
 80033d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d4:	2300      	movs	r3, #0
 80033d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80033d8:	f107 0314 	add.w	r3, r7, #20
 80033dc:	4619      	mov	r1, r3
 80033de:	4832      	ldr	r0, [pc, #200]	; (80034a8 <MX_GPIO_Init+0x198>)
 80033e0:	f003 ffb6 	bl	8007350 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT_Pin */
  GPIO_InitStruct.Pin = BOOT_Pin;
 80033e4:	2301      	movs	r3, #1
 80033e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033ec:	2301      	movs	r3, #1
 80033ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT_GPIO_Port, &GPIO_InitStruct);
 80033f0:	f107 0314 	add.w	r3, r7, #20
 80033f4:	4619      	mov	r1, r3
 80033f6:	482e      	ldr	r0, [pc, #184]	; (80034b0 <MX_GPIO_Init+0x1a0>)
 80033f8:	f003 ffaa 	bl	8007350 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 80033fc:	2302      	movs	r3, #2
 80033fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003400:	2301      	movs	r3, #1
 8003402:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003404:	2300      	movs	r3, #0
 8003406:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003408:	2300      	movs	r3, #0
 800340a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800340c:	f107 0314 	add.w	r3, r7, #20
 8003410:	4619      	mov	r1, r3
 8003412:	4826      	ldr	r0, [pc, #152]	; (80034ac <MX_GPIO_Init+0x19c>)
 8003414:	f003 ff9c 	bl	8007350 <HAL_GPIO_Init>

  /*Configure GPIO pin : digMQ_Pin */
  GPIO_InitStruct.Pin = digMQ_Pin;
 8003418:	2304      	movs	r3, #4
 800341a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800341c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003422:	2301      	movs	r3, #1
 8003424:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(digMQ_GPIO_Port, &GPIO_InitStruct);
 8003426:	f107 0314 	add.w	r3, r7, #20
 800342a:	4619      	mov	r1, r3
 800342c:	481f      	ldr	r0, [pc, #124]	; (80034ac <MX_GPIO_Init+0x19c>)
 800342e:	f003 ff8f 	bl	8007350 <HAL_GPIO_Init>

  /*Configure GPIO pins : ERR_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = ERR_Pin|LCD_DC_Pin;
 8003432:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003438:	2301      	movs	r3, #1
 800343a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800343c:	2301      	movs	r3, #1
 800343e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003440:	2301      	movs	r3, #1
 8003442:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003444:	f107 0314 	add.w	r3, r7, #20
 8003448:	4619      	mov	r1, r3
 800344a:	4818      	ldr	r0, [pc, #96]	; (80034ac <MX_GPIO_Init+0x19c>)
 800344c:	f003 ff80 	bl	8007350 <HAL_GPIO_Init>

  /*Configure GPIO pins : MQ_ALARM_Pin PWRC_BLE_Pin */
  GPIO_InitStruct.Pin = MQ_ALARM_Pin|PWRC_BLE_Pin;
 8003450:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8003454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003456:	2301      	movs	r3, #1
 8003458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800345a:	2302      	movs	r3, #2
 800345c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	2300      	movs	r3, #0
 8003460:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003462:	f107 0314 	add.w	r3, r7, #20
 8003466:	4619      	mov	r1, r3
 8003468:	4810      	ldr	r0, [pc, #64]	; (80034ac <MX_GPIO_Init+0x19c>)
 800346a:	f003 ff71 	bl	8007350 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800346e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003474:	2301      	movs	r3, #1
 8003476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003478:	2301      	movs	r3, #1
 800347a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800347c:	2301      	movs	r3, #1
 800347e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8003480:	f107 0314 	add.w	r3, r7, #20
 8003484:	4619      	mov	r1, r3
 8003486:	480a      	ldr	r0, [pc, #40]	; (80034b0 <MX_GPIO_Init+0x1a0>)
 8003488:	f003 ff62 	bl	8007350 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800348c:	2200      	movs	r2, #0
 800348e:	2100      	movs	r1, #0
 8003490:	2008      	movs	r0, #8
 8003492:	f003 f900 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003496:	2008      	movs	r0, #8
 8003498:	f003 f919 	bl	80066ce <HAL_NVIC_EnableIRQ>

}
 800349c:	bf00      	nop
 800349e:	3728      	adds	r7, #40	; 0x28
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40023800 	.word	0x40023800
 80034a8:	40020800 	.word	0x40020800
 80034ac:	40020400 	.word	0x40020400
 80034b0:	40020000 	.word	0x40020000

080034b4 <errName>:

//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
static char *errName(uint32_t err)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b10      	cmp	r3, #16
 80034c0:	d846      	bhi.n	8003550 <errName+0x9c>
 80034c2:	a201      	add	r2, pc, #4	; (adr r2, 80034c8 <errName+0x14>)
 80034c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c8:	0800350d 	.word	0x0800350d
 80034cc:	08003511 	.word	0x08003511
 80034d0:	08003515 	.word	0x08003515
 80034d4:	08003519 	.word	0x08003519
 80034d8:	0800351d 	.word	0x0800351d
 80034dc:	08003521 	.word	0x08003521
 80034e0:	08003525 	.word	0x08003525
 80034e4:	08003529 	.word	0x08003529
 80034e8:	0800352d 	.word	0x0800352d
 80034ec:	08003531 	.word	0x08003531
 80034f0:	08003535 	.word	0x08003535
 80034f4:	08003539 	.word	0x08003539
 80034f8:	0800353d 	.word	0x0800353d
 80034fc:	08003541 	.word	0x08003541
 8003500:	08003545 	.word	0x08003545
 8003504:	08003549 	.word	0x08003549
 8003508:	0800354d 	.word	0x0800354d
	switch (err) {
	    case 0:
	    	return "None";
 800350c:	4b14      	ldr	r3, [pc, #80]	; (8003560 <errName+0xac>)
 800350e:	e020      	b.n	8003552 <errName+0x9e>
		case devUART:// = 1,
			return "UART";
 8003510:	4b14      	ldr	r3, [pc, #80]	; (8003564 <errName+0xb0>)
 8003512:	e01e      	b.n	8003552 <errName+0x9e>
		case devADC:
			return "ADC";
 8003514:	4b14      	ldr	r3, [pc, #80]	; (8003568 <errName+0xb4>)
 8003516:	e01c      	b.n	8003552 <errName+0x9e>
		case devFifo:
			return "Fifo";
 8003518:	4b14      	ldr	r3, [pc, #80]	; (800356c <errName+0xb8>)
 800351a:	e01a      	b.n	8003552 <errName+0x9e>
		case devQue:
			return "Que";
 800351c:	4b14      	ldr	r3, [pc, #80]	; (8003570 <errName+0xbc>)
 800351e:	e018      	b.n	8003552 <errName+0x9e>
		case devMem:
			return "Mem";
 8003520:	4b14      	ldr	r3, [pc, #80]	; (8003574 <errName+0xc0>)
 8003522:	e016      	b.n	8003552 <errName+0x9e>
		case devTimeout:
			return "Timeout";
 8003524:	4b14      	ldr	r3, [pc, #80]	; (8003578 <errName+0xc4>)
 8003526:	e014      	b.n	8003552 <errName+0x9e>
		case devBreak:
			return "apiStop";
 8003528:	4b14      	ldr	r3, [pc, #80]	; (800357c <errName+0xc8>)
 800352a:	e012      	b.n	8003552 <errName+0x9e>
		case devProg:
			return "apiProg";
 800352c:	4b14      	ldr	r3, [pc, #80]	; (8003580 <errName+0xcc>)
 800352e:	e010      	b.n	8003552 <errName+0x9e>
		case devRead:
			return "apiRead";
 8003530:	4b14      	ldr	r3, [pc, #80]	; (8003584 <errName+0xd0>)
 8003532:	e00e      	b.n	8003552 <errName+0x9e>
		case devCmd:
			return "apiCmd";
 8003534:	4b14      	ldr	r3, [pc, #80]	; (8003588 <errName+0xd4>)
 8003536:	e00c      	b.n	8003552 <errName+0x9e>
		case devDma:
			return "dmaMem";
 8003538:	4b14      	ldr	r3, [pc, #80]	; (800358c <errName+0xd8>)
 800353a:	e00a      	b.n	8003552 <errName+0x9e>
		case devFlash:
			return "devFlash";
 800353c:	4b14      	ldr	r3, [pc, #80]	; (8003590 <errName+0xdc>)
 800353e:	e008      	b.n	8003552 <errName+0x9e>
		case devAck:
			return "devAck";
 8003540:	4b14      	ldr	r3, [pc, #80]	; (8003594 <errName+0xe0>)
 8003542:	e006      	b.n	8003552 <errName+0x9e>
		case devLCD:
			return "devLCD";
 8003544:	4b14      	ldr	r3, [pc, #80]	; (8003598 <errName+0xe4>)
 8003546:	e004      	b.n	8003552 <errName+0x9e>
		case devI2C:
			return "devI2C";
 8003548:	4b14      	ldr	r3, [pc, #80]	; (800359c <errName+0xe8>)
 800354a:	e002      	b.n	8003552 <errName+0x9e>
#ifdef SET_SI7021
		case devCRC:
			return "devCRC";
 800354c:	4b14      	ldr	r3, [pc, #80]	; (80035a0 <errName+0xec>)
 800354e:	e000      	b.n	8003552 <errName+0x9e>
#endif
	}
	return "???";
 8003550:	4b14      	ldr	r3, [pc, #80]	; (80035a4 <errName+0xf0>)
}
 8003552:	4618      	mov	r0, r3
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	080108d8 	.word	0x080108d8
 8003564:	080108e0 	.word	0x080108e0
 8003568:	080108e8 	.word	0x080108e8
 800356c:	080108ec 	.word	0x080108ec
 8003570:	080108f4 	.word	0x080108f4
 8003574:	080108f8 	.word	0x080108f8
 8003578:	080108fc 	.word	0x080108fc
 800357c:	08010904 	.word	0x08010904
 8003580:	0801090c 	.word	0x0801090c
 8003584:	08010914 	.word	0x08010914
 8003588:	0801091c 	.word	0x0801091c
 800358c:	08010924 	.word	0x08010924
 8003590:	0801092c 	.word	0x0801092c
 8003594:	08010938 	.word	0x08010938
 8003598:	08010940 	.word	0x08010940
 800359c:	08010948 	.word	0x08010948
 80035a0:	08010950 	.word	0x08010950
 80035a4:	08010958 	.word	0x08010958

080035a8 <hex2bin>:
//-----------------------------------------------------------------------------
//        hex-     uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08a      	sub	sp, #40	; 0x28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 80035b4:	2330      	movs	r3, #48	; 0x30
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	2300      	movs	r3, #0
 80035be:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 80035c0:	2300      	movs	r3, #0
 80035c2:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 80035c4:	78fb      	ldrb	r3, [r7, #3]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <hex2bin+0x28>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <hex2bin+0x2c>
 80035d0:	6a3b      	ldr	r3, [r7, #32]
 80035d2:	e0be      	b.n	8003752 <hex2bin+0x1aa>
    if (len > 8) len = 8;
 80035d4:	78fb      	ldrb	r3, [r7, #3]
 80035d6:	2b08      	cmp	r3, #8
 80035d8:	d901      	bls.n	80035de <hex2bin+0x36>
 80035da:	2308      	movs	r3, #8
 80035dc:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 80035de:	78fb      	ldrb	r3, [r7, #3]
 80035e0:	f1c3 0308 	rsb	r3, r3, #8
 80035e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 80035e8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80035ec:	f107 0210 	add.w	r2, r7, #16
 80035f0:	4413      	add	r3, r2
 80035f2:	78fa      	ldrb	r2, [r7, #3]
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f009 f87c 	bl	800c6f4 <memcpy>

    k = j = 0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003602:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003606:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 800360a:	e09c      	b.n	8003746 <hex2bin+0x19e>
        jk = j + 2;
 800360c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003610:	3302      	adds	r3, #2
 8003612:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 8003614:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800361c:	e072      	b.n	8003704 <hex2bin+0x15c>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 800361e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003622:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003626:	4413      	add	r3, r2
 8003628:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800362c:	2b2f      	cmp	r3, #47	; 0x2f
 800362e:	d91b      	bls.n	8003668 <hex2bin+0xc0>
 8003630:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003634:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003638:	4413      	add	r3, r2
 800363a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800363e:	2b39      	cmp	r3, #57	; 0x39
 8003640:	d812      	bhi.n	8003668 <hex2bin+0xc0>
 8003642:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003646:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800364a:	4413      	add	r3, r2
 800364c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8003650:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	3a30      	subs	r2, #48	; 0x30
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003660:	440b      	add	r3, r1
 8003662:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8003666:	e048      	b.n	80036fa <hex2bin+0x152>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 8003668:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800366c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003670:	4413      	add	r3, r2
 8003672:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003676:	2b60      	cmp	r3, #96	; 0x60
 8003678:	d91b      	bls.n	80036b2 <hex2bin+0x10a>
 800367a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800367e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003682:	4413      	add	r3, r2
 8003684:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003688:	2b66      	cmp	r3, #102	; 0x66
 800368a:	d812      	bhi.n	80036b2 <hex2bin+0x10a>
 800368c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003690:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003694:	4413      	add	r3, r2
 8003696:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800369a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	3a57      	subs	r2, #87	; 0x57
 80036a4:	b2d2      	uxtb	r2, r2
 80036a6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80036aa:	440b      	add	r3, r1
 80036ac:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80036b0:	e023      	b.n	80036fa <hex2bin+0x152>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 80036b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80036ba:	4413      	add	r3, r2
 80036bc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80036c0:	2b40      	cmp	r3, #64	; 0x40
 80036c2:	d91a      	bls.n	80036fa <hex2bin+0x152>
 80036c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80036cc:	4413      	add	r3, r2
 80036ce:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80036d2:	2b46      	cmp	r3, #70	; 0x46
 80036d4:	d811      	bhi.n	80036fa <hex2bin+0x152>
 80036d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80036de:	4413      	add	r3, r2
 80036e0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80036e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	3a37      	subs	r2, #55	; 0x37
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80036f4:	440b      	add	r3, r1
 80036f6:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 80036fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036fe:	3301      	adds	r3, #1
 8003700:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003704:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003708:	7ffb      	ldrb	r3, [r7, #31]
 800370a:	429a      	cmp	r2, r3
 800370c:	d387      	bcc.n	800361e <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 800370e:	7b3b      	ldrb	r3, [r7, #12]
 8003710:	011a      	lsls	r2, r3, #4
 8003712:	7b7b      	ldrb	r3, [r7, #13]
 8003714:	f003 030f 	and.w	r3, r3, #15
 8003718:	4313      	orrs	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 800371c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003720:	f1c3 0303 	rsb	r3, r3, #3
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	6a3a      	ldr	r2, [r7, #32]
 800372e:	4313      	orrs	r3, r2
 8003730:	623b      	str	r3, [r7, #32]
        k++;
 8003732:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003736:	3301      	adds	r3, #1
 8003738:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 800373c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003740:	3302      	adds	r3, #2
 8003742:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 8003746:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800374a:	2b03      	cmp	r3, #3
 800374c:	f67f af5e 	bls.w	800360c <hex2bin+0x64>
    }

    return ret;
 8003750:	6a3b      	ldr	r3, [r7, #32]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3728      	adds	r7, #40	; 0x28
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
	...

0800375c <get_mSecCounter>:
//-------------------------------------------------------------------------------------------
uint32_t get_mSecCounter()
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
	return mSecCounter;
 8003760:	4b03      	ldr	r3, [pc, #12]	; (8003770 <get_mSecCounter+0x14>)
 8003762:	681b      	ldr	r3, [r3, #0]
}
 8003764:	4618      	mov	r0, r3
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000e8c 	.word	0x20000e8c

08003774 <inc_mSecCounter>:
//----------------------------------------------
void inc_mSecCounter()
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
	mSecCounter++;
 8003778:	4b04      	ldr	r3, [pc, #16]	; (800378c <inc_mSecCounter+0x18>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	3301      	adds	r3, #1
 800377e:	4a03      	ldr	r2, [pc, #12]	; (800378c <inc_mSecCounter+0x18>)
 8003780:	6013      	str	r3, [r2, #0]
}
 8003782:	bf00      	nop
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr
 800378c:	20000e8c 	.word	0x20000e8c

08003790 <get_secCounter>:
//----------------------------------------------
uint32_t get_secCounter()
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
	return SecCounter;
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <get_secCounter+0x14>)
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	20000e90 	.word	0x20000e90

080037a8 <inc_secCounter>:
{
	SecCounter = sec;
}
//----------------------------------------------
void inc_secCounter()
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
	SecCounter++;
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <inc_secCounter+0x18>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	3301      	adds	r3, #1
 80037b2:	4a03      	ldr	r2, [pc, #12]	; (80037c0 <inc_secCounter+0x18>)
 80037b4:	6013      	str	r3, [r2, #0]
}
 80037b6:	bf00      	nop
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	20000e90 	.word	0x20000e90

080037c4 <get_tmr10>:
//----------------------------------------------
uint32_t get_tmr10(uint32_t ms)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
	return (get_mSecCounter() + ms);
 80037cc:	f7ff ffc6 	bl	800375c <get_mSecCounter>
 80037d0:	4602      	mov	r2, r0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4413      	add	r3, r2
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <check_tmr10>:
//----------------------------------------------
bool check_tmr10(uint32_t ms)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b082      	sub	sp, #8
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
	return (get_mSecCounter() >= ms ? true : false);
 80037e6:	f7ff ffb9 	bl	800375c <get_mSecCounter>
 80037ea:	4602      	mov	r2, r0
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4293      	cmp	r3, r2
 80037f0:	bf94      	ite	ls
 80037f2:	2301      	movls	r3, #1
 80037f4:	2300      	movhi	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3708      	adds	r7, #8
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ERR_GPIO_Port, ERR_Pin, GPIO_PIN_SET);//LED OFF
 800380a:	2201      	movs	r2, #1
 800380c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003810:	4809      	ldr	r0, [pc, #36]	; (8003838 <errLedOn+0x38>)
 8003812:	f003 ff39 	bl	8007688 <HAL_GPIO_WritePin>
	HAL_Delay(25);
 8003816:	2019      	movs	r0, #25
 8003818:	f002 f988 	bl	8005b2c <HAL_Delay>
	if (on) HAL_GPIO_WritePin(ERR_GPIO_Port, ERR_Pin, GPIO_PIN_RESET);//LED ON
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d005      	beq.n	800382e <errLedOn+0x2e>
 8003822:	2200      	movs	r2, #0
 8003824:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003828:	4803      	ldr	r0, [pc, #12]	; (8003838 <errLedOn+0x38>)
 800382a:	f003 ff2d 	bl	8007688 <HAL_GPIO_WritePin>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	40020400 	.word	0x40020400

0800383c <sec2str>:
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af02      	add	r7, sp, #8
 8003842:	6078      	str	r0, [r7, #4]
	uint32_t sec = get_secCounter();
 8003844:	f7ff ffa4 	bl	8003790 <get_secCounter>
 8003848:	6178      	str	r0, [r7, #20]

	uint32_t day = sec / (60 * 60 * 24);
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	4a1f      	ldr	r2, [pc, #124]	; (80038cc <sec2str+0x90>)
 800384e:	fba2 2303 	umull	r2, r3, r2, r3
 8003852:	0c1b      	lsrs	r3, r3, #16
 8003854:	613b      	str	r3, [r7, #16]
	sec %= (60 * 60 * 24);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	4a1c      	ldr	r2, [pc, #112]	; (80038cc <sec2str+0x90>)
 800385a:	fba2 1203 	umull	r1, r2, r2, r3
 800385e:	0c12      	lsrs	r2, r2, #16
 8003860:	491b      	ldr	r1, [pc, #108]	; (80038d0 <sec2str+0x94>)
 8003862:	fb01 f202 	mul.w	r2, r1, r2
 8003866:	1a9b      	subs	r3, r3, r2
 8003868:	617b      	str	r3, [r7, #20]
	uint32_t hour = sec / (60 * 60);
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	4a19      	ldr	r2, [pc, #100]	; (80038d4 <sec2str+0x98>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	0adb      	lsrs	r3, r3, #11
 8003874:	60fb      	str	r3, [r7, #12]
	sec %= (60 * 60);
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	4a16      	ldr	r2, [pc, #88]	; (80038d4 <sec2str+0x98>)
 800387a:	fba2 1203 	umull	r1, r2, r2, r3
 800387e:	0ad2      	lsrs	r2, r2, #11
 8003880:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003884:	fb01 f202 	mul.w	r2, r1, r2
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	617b      	str	r3, [r7, #20]
	uint32_t min = sec / (60);
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	4a12      	ldr	r2, [pc, #72]	; (80038d8 <sec2str+0x9c>)
 8003890:	fba2 2303 	umull	r2, r3, r2, r3
 8003894:	095b      	lsrs	r3, r3, #5
 8003896:	60bb      	str	r3, [r7, #8]
	sec %= 60;
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	4b0f      	ldr	r3, [pc, #60]	; (80038d8 <sec2str+0x9c>)
 800389c:	fba3 1302 	umull	r1, r3, r3, r2
 80038a0:	0959      	lsrs	r1, r3, #5
 80038a2:	460b      	mov	r3, r1
 80038a4:	011b      	lsls	r3, r3, #4
 80038a6:	1a5b      	subs	r3, r3, r1
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	617b      	str	r3, [r7, #20]

	return (sprintf(st, "%lu.%02lu:%02lu:%02lu ", day, hour, min, sec));
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4908      	ldr	r1, [pc, #32]	; (80038dc <sec2str+0xa0>)
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f009 fc63 	bl	800d188 <siprintf>
 80038c2:	4603      	mov	r3, r0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	c22e4507 	.word	0xc22e4507
 80038d0:	00015180 	.word	0x00015180
 80038d4:	91a2b3c5 	.word	0x91a2b3c5
 80038d8:	88888889 	.word	0x88888889
 80038dc:	0801095c 	.word	0x0801095c

080038e0 <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(const char *tag, bool addTime, const char *fmt, ...)
{
 80038e0:	b40c      	push	{r2, r3}
 80038e2:	b590      	push	{r4, r7, lr}
 80038e4:	b087      	sub	sp, #28
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
 80038ea:	460b      	mov	r3, r1
 80038ec:	70fb      	strb	r3, [r7, #3]
va_list args;
size_t len = MAX_UART_BUF;
 80038ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038f2:	613b      	str	r3, [r7, #16]
int dl = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	617b      	str	r3, [r7, #20]
char *buff = &txBuf[0];
 80038f8:	4b37      	ldr	r3, [pc, #220]	; (80039d8 <Report+0xf8>)
 80038fa:	60fb      	str	r3, [r7, #12]

	*buff = '\0';
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	701a      	strb	r2, [r3, #0]
	if (addTime) {
 8003902:	78fb      	ldrb	r3, [r7, #3]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d012      	beq.n	800392e <Report+0x4e>
		dl = sec2str(buff);
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f7ff ff97 	bl	800383c <sec2str>
 800390e:	6178      	str	r0, [r7, #20]
		strcat(buff, "| ");
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f7fc fc65 	bl	80001e0 <strlen>
 8003916:	4603      	mov	r3, r0
 8003918:	461a      	mov	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	4413      	add	r3, r2
 800391e:	4a2f      	ldr	r2, [pc, #188]	; (80039dc <Report+0xfc>)
 8003920:	8811      	ldrh	r1, [r2, #0]
 8003922:	7892      	ldrb	r2, [r2, #2]
 8003924:	8019      	strh	r1, [r3, #0]
 8003926:	709a      	strb	r2, [r3, #2]
		dl += 2;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	3302      	adds	r3, #2
 800392c:	617b      	str	r3, [r7, #20]
	}

	if (tag) dl += sprintf(buff+strlen(buff), "[%s] ", tag);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00e      	beq.n	8003952 <Report+0x72>
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f7fc fc53 	bl	80001e0 <strlen>
 800393a:	4602      	mov	r2, r0
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4413      	add	r3, r2
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	4927      	ldr	r1, [pc, #156]	; (80039e0 <Report+0x100>)
 8003944:	4618      	mov	r0, r3
 8003946:	f009 fc1f 	bl	800d188 <siprintf>
 800394a:	4602      	mov	r2, r0
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	4413      	add	r3, r2
 8003950:	617b      	str	r3, [r7, #20]
	va_start(args, fmt);
 8003952:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003956:	60bb      	str	r3, [r7, #8]
	vsnprintf(buff + dl, len - dl, fmt, args);
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	18d0      	adds	r0, r2, r3
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	1ad1      	subs	r1, r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003968:	f009 fd1e 	bl	800d3a8 <vsniprintf>
	uartReady = false;
 800396c:	4b1d      	ldr	r3, [pc, #116]	; (80039e4 <Report+0x104>)
 800396e:	2200      	movs	r2, #0
 8003970:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(uartPort, (uint8_t *)buff, strlen(buff)) != HAL_OK) devError |= devUART;
 8003972:	4b1d      	ldr	r3, [pc, #116]	; (80039e8 <Report+0x108>)
 8003974:	681c      	ldr	r4, [r3, #0]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f7fc fc32 	bl	80001e0 <strlen>
 800397c:	4603      	mov	r3, r0
 800397e:	b29b      	uxth	r3, r3
 8003980:	461a      	mov	r2, r3
 8003982:	68f9      	ldr	r1, [r7, #12]
 8003984:	4620      	mov	r0, r4
 8003986:	f007 fec5 	bl	800b714 <HAL_UART_Transmit_DMA>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d011      	beq.n	80039b4 <Report+0xd4>
 8003990:	4b16      	ldr	r3, [pc, #88]	; (80039ec <Report+0x10c>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	4a14      	ldr	r2, [pc, #80]	; (80039ec <Report+0x10c>)
 800399a:	6013      	str	r3, [r2, #0]
	while (HAL_UART_GetState(uartPort) != HAL_UART_STATE_READY) {
 800399c:	e00a      	b.n	80039b4 <Report+0xd4>
		if (HAL_UART_GetState(uartPort) == HAL_UART_STATE_BUSY_RX) break;
 800399e:	4b12      	ldr	r3, [pc, #72]	; (80039e8 <Report+0x108>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f008 f9d8 	bl	800bd58 <HAL_UART_GetState>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b22      	cmp	r3, #34	; 0x22
 80039ac:	d00b      	beq.n	80039c6 <Report+0xe6>
		HAL_Delay(1);
 80039ae:	2001      	movs	r0, #1
 80039b0:	f002 f8bc 	bl	8005b2c <HAL_Delay>
	while (HAL_UART_GetState(uartPort) != HAL_UART_STATE_READY) {
 80039b4:	4b0c      	ldr	r3, [pc, #48]	; (80039e8 <Report+0x108>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f008 f9cd 	bl	800bd58 <HAL_UART_GetState>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d1ec      	bne.n	800399e <Report+0xbe>
 80039c4:	e000      	b.n	80039c8 <Report+0xe8>
		if (HAL_UART_GetState(uartPort) == HAL_UART_STATE_BUSY_RX) break;
 80039c6:	bf00      	nop
	}
	va_end(args);


	return 0;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	371c      	adds	r7, #28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80039d4:	b002      	add	sp, #8
 80039d6:	4770      	bx	lr
 80039d8:	20000678 	.word	0x20000678
 80039dc:	08010974 	.word	0x08010974
 80039e0:	08010978 	.word	0x08010978
 80039e4:	20000018 	.word	0x20000018
 80039e8:	20000000 	.word	0x20000000
 80039ec:	20000674 	.word	0x20000674

080039f0 <bleReport>:
//-------------------------------------------------------------------------------------------

#ifdef SET_BLE

uint8_t bleReport(const char *fmt, ...)
{
 80039f0:	b40f      	push	{r0, r1, r2, r3}
 80039f2:	b590      	push	{r4, r7, lr}
 80039f4:	b085      	sub	sp, #20
 80039f6:	af00      	add	r7, sp, #0
va_list args;
size_t len = MAX_UART_BUF;
 80039f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039fc:	60fb      	str	r3, [r7, #12]
int dl = 0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	60bb      	str	r3, [r7, #8]
char *buff = &ble_txBuf[0];
 8003a02:	4b24      	ldr	r3, [pc, #144]	; (8003a94 <bleReport+0xa4>)
 8003a04:	607b      	str	r3, [r7, #4]

	*buff = '\0';
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	701a      	strb	r2, [r3, #0]
	va_start(args, fmt);
 8003a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a10:	603b      	str	r3, [r7, #0]

	vsnprintf(buff + dl, len - dl, fmt, args);
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	18d0      	adds	r0, r2, r3
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	1ad1      	subs	r1, r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	6a3a      	ldr	r2, [r7, #32]
 8003a22:	f009 fcc1 	bl	800d3a8 <vsniprintf>
	bleReady = false;
 8003a26:	4b1c      	ldr	r3, [pc, #112]	; (8003a98 <bleReport+0xa8>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(blePort, (uint8_t *)buff, strlen(buff)) != HAL_OK) devError |= devUART;
 8003a2c:	4b1b      	ldr	r3, [pc, #108]	; (8003a9c <bleReport+0xac>)
 8003a2e:	681c      	ldr	r4, [r3, #0]
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7fc fbd5 	bl	80001e0 <strlen>
 8003a36:	4603      	mov	r3, r0
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4620      	mov	r0, r4
 8003a40:	f007 fe68 	bl	800b714 <HAL_UART_Transmit_DMA>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d011      	beq.n	8003a6e <bleReport+0x7e>
 8003a4a:	4b15      	ldr	r3, [pc, #84]	; (8003aa0 <bleReport+0xb0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	4a13      	ldr	r2, [pc, #76]	; (8003aa0 <bleReport+0xb0>)
 8003a54:	6013      	str	r3, [r2, #0]
	while (HAL_UART_GetState(blePort) != HAL_UART_STATE_READY) {
 8003a56:	e00a      	b.n	8003a6e <bleReport+0x7e>
		if (HAL_UART_GetState(blePort) == HAL_UART_STATE_BUSY_RX) break;
 8003a58:	4b10      	ldr	r3, [pc, #64]	; (8003a9c <bleReport+0xac>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f008 f97b 	bl	800bd58 <HAL_UART_GetState>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b22      	cmp	r3, #34	; 0x22
 8003a66:	d00b      	beq.n	8003a80 <bleReport+0x90>
		HAL_Delay(1);
 8003a68:	2001      	movs	r0, #1
 8003a6a:	f002 f85f 	bl	8005b2c <HAL_Delay>
	while (HAL_UART_GetState(blePort) != HAL_UART_STATE_READY) {
 8003a6e:	4b0b      	ldr	r3, [pc, #44]	; (8003a9c <bleReport+0xac>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f008 f970 	bl	800bd58 <HAL_UART_GetState>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b20      	cmp	r3, #32
 8003a7c:	d1ec      	bne.n	8003a58 <bleReport+0x68>
 8003a7e:	e000      	b.n	8003a82 <bleReport+0x92>
		if (HAL_UART_GetState(blePort) == HAL_UART_STATE_BUSY_RX) break;
 8003a80:	bf00      	nop
	}

	va_end(args);

	return 0;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003a8e:	b004      	add	sp, #16
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	20000a80 	.word	0x20000a80
 8003a98:	20000044 	.word	0x20000044
 8003a9c:	20000010 	.word	0x20000010
 8003aa0:	20000674 	.word	0x20000674

08003aa4 <dmaTransferDone>:
#ifndef BOOT_LOADER
//*******************************************************************************************

//-------------------------------------------------------------------------------------------
void dmaTransferDone(DMA_HandleTypeDef *dmem)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	if (dmem == dmaMem) {
 8003aac:	4b0f      	ldr	r3, [pc, #60]	; (8003aec <dmaTransferDone+0x48>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d115      	bne.n	8003ae2 <dmaTransferDone+0x3e>
		evt_t ev = evt_none;
 8003ab6:	231a      	movs	r3, #26
 8003ab8:	73fb      	strb	r3, [r7, #15]

		if (rdMem == rdApi) ev = evt_dmaMem;
 8003aba:	4b0d      	ldr	r3, [pc, #52]	; (8003af0 <dmaTransferDone+0x4c>)
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d102      	bne.n	8003ac8 <dmaTransferDone+0x24>
 8003ac2:	2308      	movs	r3, #8
 8003ac4:	73fb      	strb	r3, [r7, #15]
 8003ac6:	e005      	b.n	8003ad4 <dmaTransferDone+0x30>
		else
		if (rdMem == rdHdr) ev = evt_dmaHdr;
 8003ac8:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <dmaTransferDone+0x4c>)
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d101      	bne.n	8003ad4 <dmaTransferDone+0x30>
 8003ad0:	2309      	movs	r3, #9
 8003ad2:	73fb      	strb	r3, [r7, #15]

		if (ev != evt_none) putEvt(ev);
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	2b1a      	cmp	r3, #26
 8003ad8:	d003      	beq.n	8003ae2 <dmaTransferDone+0x3e>
 8003ada:	7bfb      	ldrb	r3, [r7, #15]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 f815 	bl	8003b0c <putEvt>
	}
}
 8003ae2:	bf00      	nop
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	20000004 	.word	0x20000004
 8003af0:	20000a7c 	.word	0x20000a7c

08003af4 <getEvtCount>:
//-------------------------------------------------------------------------------------------
uint8_t getEvtCount()
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
	return cnt_evt;
 8003af8:	4b03      	ldr	r3, [pc, #12]	; (8003b08 <getEvtCount+0x14>)
 8003afa:	781b      	ldrb	r3, [r3, #0]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	20000f03 	.word	0x20000f03

08003b0c <putEvt>:
//-------------------------------------------------------------------------------------------
void putEvt(evt_t evt)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]

	//while (lock_fifo);
	//lock_fifo = true;

	if (cnt_evt > (MAX_FIFO_SIZE - 3)) {
 8003b16:	4b3a      	ldr	r3, [pc, #232]	; (8003c00 <putEvt+0xf4>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b3d      	cmp	r3, #61	; 0x3d
 8003b1c:	d906      	bls.n	8003b2c <putEvt+0x20>
		devError |= devFifo;
 8003b1e:	4b39      	ldr	r3, [pc, #228]	; (8003c04 <putEvt+0xf8>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f043 0303 	orr.w	r3, r3, #3
 8003b26:	4a37      	ldr	r2, [pc, #220]	; (8003c04 <putEvt+0xf8>)
 8003b28:	6013      	str	r3, [r2, #0]
		//lock_fifo = false;
		return;
 8003b2a:	e066      	b.n	8003bfa <putEvt+0xee>
	}

	HAL_NVIC_DisableIRQ(ADC_IRQn);
 8003b2c:	2012      	movs	r0, #18
 8003b2e:	f002 fddc 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003b32:	2025      	movs	r0, #37	; 0x25
 8003b34:	f002 fdd9 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8003b38:	2008      	movs	r0, #8
 8003b3a:	f002 fdd6 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8003b3e:	201d      	movs	r0, #29
 8003b40:	f002 fdd3 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 8003b44:	2038      	movs	r0, #56	; 0x38
 8003b46:	f002 fdd0 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8003b4a:	2047      	movs	r0, #71	; 0x47
 8003b4c:	f002 fdcd 	bl	80066ea <HAL_NVIC_DisableIRQ>

	if (cnt_evt >= MAX_FIFO_SIZE) {
 8003b50:	4b2b      	ldr	r3, [pc, #172]	; (8003c00 <putEvt+0xf4>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b3f      	cmp	r3, #63	; 0x3f
 8003b56:	d906      	bls.n	8003b66 <putEvt+0x5a>
		wr_evt_err++;
 8003b58:	4b2b      	ldr	r3, [pc, #172]	; (8003c08 <putEvt+0xfc>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	b2da      	uxtb	r2, r3
 8003b60:	4b29      	ldr	r3, [pc, #164]	; (8003c08 <putEvt+0xfc>)
 8003b62:	701a      	strb	r2, [r3, #0]
 8003b64:	e026      	b.n	8003bb4 <putEvt+0xa8>
	} else {
		evt_fifo[wr_evt_adr] = evt;
 8003b66:	4b29      	ldr	r3, [pc, #164]	; (8003c0c <putEvt+0x100>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4a28      	ldr	r2, [pc, #160]	; (8003c10 <putEvt+0x104>)
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
 8003b70:	5453      	strb	r3, [r2, r1]
		cnt_evt++;
 8003b72:	4b23      	ldr	r3, [pc, #140]	; (8003c00 <putEvt+0xf4>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	3301      	adds	r3, #1
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	4b21      	ldr	r3, [pc, #132]	; (8003c00 <putEvt+0xf4>)
 8003b7c:	701a      	strb	r2, [r3, #0]
		if (wr_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 8003b7e:	4b23      	ldr	r3, [pc, #140]	; (8003c0c <putEvt+0x100>)
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2b3e      	cmp	r3, #62	; 0x3e
 8003b84:	d806      	bhi.n	8003b94 <putEvt+0x88>
			wr_evt_adr++;
 8003b86:	4b21      	ldr	r3, [pc, #132]	; (8003c0c <putEvt+0x100>)
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	4b1f      	ldr	r3, [pc, #124]	; (8003c0c <putEvt+0x100>)
 8003b90:	701a      	strb	r2, [r3, #0]
 8003b92:	e002      	b.n	8003b9a <putEvt+0x8e>
		} else  {
			wr_evt_adr = 0;
 8003b94:	4b1d      	ldr	r3, [pc, #116]	; (8003c0c <putEvt+0x100>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	701a      	strb	r2, [r3, #0]
		}
		wr_evt_err = 0;
 8003b9a:	4b1b      	ldr	r3, [pc, #108]	; (8003c08 <putEvt+0xfc>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
		if (cnt_evt > max_evt) max_evt = cnt_evt;
 8003ba0:	4b17      	ldr	r3, [pc, #92]	; (8003c00 <putEvt+0xf4>)
 8003ba2:	781a      	ldrb	r2, [r3, #0]
 8003ba4:	4b1b      	ldr	r3, [pc, #108]	; (8003c14 <putEvt+0x108>)
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d903      	bls.n	8003bb4 <putEvt+0xa8>
 8003bac:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <putEvt+0xf4>)
 8003bae:	781a      	ldrb	r2, [r3, #0]
 8003bb0:	4b18      	ldr	r3, [pc, #96]	; (8003c14 <putEvt+0x108>)
 8003bb2:	701a      	strb	r2, [r3, #0]
	}

	if (wr_evt_err) devError |= devFifo;
 8003bb4:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <putEvt+0xfc>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d006      	beq.n	8003bca <putEvt+0xbe>
 8003bbc:	4b11      	ldr	r3, [pc, #68]	; (8003c04 <putEvt+0xf8>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f043 0303 	orr.w	r3, r3, #3
 8003bc4:	4a0f      	ldr	r2, [pc, #60]	; (8003c04 <putEvt+0xf8>)
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e005      	b.n	8003bd6 <putEvt+0xca>
			   else devError &= ~devFifo;
 8003bca:	4b0e      	ldr	r3, [pc, #56]	; (8003c04 <putEvt+0xf8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f023 0303 	bic.w	r3, r3, #3
 8003bd2:	4a0c      	ldr	r2, [pc, #48]	; (8003c04 <putEvt+0xf8>)
 8003bd4:	6013      	str	r3, [r2, #0]

	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003bd6:	2047      	movs	r0, #71	; 0x47
 8003bd8:	f002 fd79 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003bdc:	2038      	movs	r0, #56	; 0x38
 8003bde:	f002 fd76 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003be2:	201d      	movs	r0, #29
 8003be4:	f002 fd73 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003be8:	2008      	movs	r0, #8
 8003bea:	f002 fd70 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003bee:	2025      	movs	r0, #37	; 0x25
 8003bf0:	f002 fd6d 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003bf4:	2012      	movs	r0, #18
 8003bf6:	f002 fd6a 	bl	80066ce <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;
}
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	20000f03 	.word	0x20000f03
 8003c04:	20000674 	.word	0x20000674
 8003c08:	20000f02 	.word	0x20000f02
 8003c0c:	20000f01 	.word	0x20000f01
 8003c10:	20000ec0 	.word	0x20000ec0
 8003c14:	20000f04 	.word	0x20000f04

08003c18 <getEvt>:
//
evt_t getEvt()
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
evt_t ret = evt_empty;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	71fb      	strb	r3, [r7, #7]

	//while (lock_fifo);
	//lock_fifo = true;

	HAL_NVIC_DisableIRQ(ADC_IRQn);
 8003c22:	2012      	movs	r0, #18
 8003c24:	f002 fd61 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003c28:	2025      	movs	r0, #37	; 0x25
 8003c2a:	f002 fd5e 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8003c2e:	2008      	movs	r0, #8
 8003c30:	f002 fd5b 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8003c34:	201d      	movs	r0, #29
 8003c36:	f002 fd58 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 8003c3a:	2038      	movs	r0, #56	; 0x38
 8003c3c:	f002 fd55 	bl	80066ea <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8003c40:	2047      	movs	r0, #71	; 0x47
 8003c42:	f002 fd52 	bl	80066ea <HAL_NVIC_DisableIRQ>

	if (cnt_evt) {
 8003c46:	4b1c      	ldr	r3, [pc, #112]	; (8003cb8 <getEvt+0xa0>)
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d01d      	beq.n	8003c8a <getEvt+0x72>
		ret = evt_fifo[rd_evt_adr];
 8003c4e:	4b1b      	ldr	r3, [pc, #108]	; (8003cbc <getEvt+0xa4>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	4b1a      	ldr	r3, [pc, #104]	; (8003cc0 <getEvt+0xa8>)
 8003c56:	5c9b      	ldrb	r3, [r3, r2]
 8003c58:	71fb      	strb	r3, [r7, #7]
		if (cnt_evt) cnt_evt--;
 8003c5a:	4b17      	ldr	r3, [pc, #92]	; (8003cb8 <getEvt+0xa0>)
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d005      	beq.n	8003c6e <getEvt+0x56>
 8003c62:	4b15      	ldr	r3, [pc, #84]	; (8003cb8 <getEvt+0xa0>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <getEvt+0xa0>)
 8003c6c:	701a      	strb	r2, [r3, #0]
		if (rd_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 8003c6e:	4b13      	ldr	r3, [pc, #76]	; (8003cbc <getEvt+0xa4>)
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b3e      	cmp	r3, #62	; 0x3e
 8003c74:	d806      	bhi.n	8003c84 <getEvt+0x6c>
			rd_evt_adr++;
 8003c76:	4b11      	ldr	r3, [pc, #68]	; (8003cbc <getEvt+0xa4>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <getEvt+0xa4>)
 8003c80:	701a      	strb	r2, [r3, #0]
 8003c82:	e002      	b.n	8003c8a <getEvt+0x72>
		} else {
			rd_evt_adr = 0;
 8003c84:	4b0d      	ldr	r3, [pc, #52]	; (8003cbc <getEvt+0xa4>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
		}
	}

	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003c8a:	2047      	movs	r0, #71	; 0x47
 8003c8c:	f002 fd1f 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003c90:	2038      	movs	r0, #56	; 0x38
 8003c92:	f002 fd1c 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c96:	201d      	movs	r0, #29
 8003c98:	f002 fd19 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003c9c:	2008      	movs	r0, #8
 8003c9e:	f002 fd16 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ca2:	2025      	movs	r0, #37	; 0x25
 8003ca4:	f002 fd13 	bl	80066ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003ca8:	2012      	movs	r0, #18
 8003caa:	f002 fd10 	bl	80066ce <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;

	return ret;
 8003cae:	79fb      	ldrb	r3, [r7, #7]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	20000f03 	.word	0x20000f03
 8003cbc:	20000f00 	.word	0x20000f00
 8003cc0:	20000ec0 	.word	0x20000ec0

08003cc4 <initRECQ>:
#ifdef SET_QUEUE
//-----------------------------------------------------------------------------------------
//           
//
bool initRECQ(s_recq_t *q)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
	q->put = q->get = 0;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	709a      	strb	r2, [r3, #2]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	789a      	ldrb	r2, [r3, #2]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	705a      	strb	r2, [r3, #1]
	q->lock = 0;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < MAX_QREC; i++) {
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	73fb      	strb	r3, [r7, #15]
 8003ce4:	e01b      	b.n	8003d1e <initRECQ+0x5a>
		q->rec[i].id = i;
 8003ce6:	7bfa      	ldrb	r2, [r7, #15]
 8003ce8:	f997 000f 	ldrsb.w	r0, [r7, #15]
 8003cec:	6879      	ldr	r1, [r7, #4]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	4413      	add	r3, r2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	3303      	adds	r3, #3
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	701a      	strb	r2, [r3, #0]
		q->rec[i].adr = NULL;
 8003cfc:	7bfa      	ldrb	r2, [r7, #15]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	440b      	add	r3, r1
 8003d08:	2200      	movs	r2, #0
 8003d0a:	711a      	strb	r2, [r3, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	715a      	strb	r2, [r3, #5]
 8003d10:	2200      	movs	r2, #0
 8003d12:	719a      	strb	r2, [r3, #6]
 8003d14:	2200      	movs	r2, #0
 8003d16:	71da      	strb	r2, [r3, #7]
	for (uint8_t i = 0; i < MAX_QREC; i++) {
 8003d18:	7bfb      	ldrb	r3, [r7, #15]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
 8003d20:	2b1f      	cmp	r3, #31
 8003d22:	d9e0      	bls.n	8003ce6 <initRECQ+0x22>
	}

	return true;
 8003d24:	2301      	movs	r3, #1
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <putRECQ>:
}
//-----------------------------------------------------------------------------
//                     
//
int8_t putRECQ(char *adr, s_recq_t *q)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b085      	sub	sp, #20
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	6039      	str	r1, [r7, #0]
int8_t ret = -1;
 8003d3c:	23ff      	movs	r3, #255	; 0xff
 8003d3e:	73fb      	strb	r3, [r7, #15]

	while (q->lock) {}
 8003d40:	bf00      	nop
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1fa      	bne.n	8003d42 <putRECQ+0x10>
	q->lock = 1;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	701a      	strb	r2, [r3, #0]

	if (q->rec[q->put].adr == NULL) {
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	785b      	ldrb	r3, [r3, #1]
 8003d56:	4619      	mov	r1, r3
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	440b      	add	r3, r1
 8003d60:	4413      	add	r3, r2
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d121      	bne.n	8003dac <putRECQ+0x7a>
		q->rec[q->put].adr = adr;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	785b      	ldrb	r3, [r3, #1]
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	460b      	mov	r3, r1
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	4413      	add	r3, r2
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	605a      	str	r2, [r3, #4]
		ret = q->rec[q->put].id;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	785b      	ldrb	r3, [r3, #1]
 8003d80:	4619      	mov	r1, r3
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	460b      	mov	r3, r1
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	4413      	add	r3, r2
 8003d8c:	3303      	adds	r3, #3
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	73fb      	strb	r3, [r7, #15]
		q->put++;   if (q->put >= MAX_QREC) q->put = 0;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	785b      	ldrb	r3, [r3, #1]
 8003d96:	3301      	adds	r3, #1
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	705a      	strb	r2, [r3, #1]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	785b      	ldrb	r3, [r3, #1]
 8003da2:	2b1f      	cmp	r3, #31
 8003da4:	d902      	bls.n	8003dac <putRECQ+0x7a>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2200      	movs	r2, #0
 8003daa:	705a      	strb	r2, [r3, #1]
	}

	q->lock = 0;
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	2200      	movs	r2, #0
 8003db0:	701a      	strb	r2, [r3, #0]

	return ret;
 8003db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <getRECQ>:
//-----------------------------------------------------------------------------
//                  ,
//           
//
int8_t getRECQ(char *dat, s_recq_t *q)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
 8003dca:	6039      	str	r1, [r7, #0]
int8_t ret = -1;
 8003dcc:	23ff      	movs	r3, #255	; 0xff
 8003dce:	73fb      	strb	r3, [r7, #15]
int len = 0;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	60bb      	str	r3, [r7, #8]

	while (q->lock) {}
 8003dd4:	bf00      	nop
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1fa      	bne.n	8003dd6 <getRECQ+0x14>
	q->lock = 1;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	2201      	movs	r2, #1
 8003de4:	701a      	strb	r2, [r3, #0]

	if (q->rec[q->get].adr != NULL) {
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	789b      	ldrb	r3, [r3, #2]
 8003dea:	4619      	mov	r1, r3
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	460b      	mov	r3, r1
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	440b      	add	r3, r1
 8003df4:	4413      	add	r3, r2
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d045      	beq.n	8003e88 <getRECQ+0xc6>
		len = strlen(q->rec[q->get].adr);
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	789b      	ldrb	r3, [r3, #2]
 8003e00:	4619      	mov	r1, r3
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	460b      	mov	r3, r1
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	4413      	add	r3, r2
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fc f9e6 	bl	80001e0 <strlen>
 8003e14:	4603      	mov	r3, r0
 8003e16:	60bb      	str	r3, [r7, #8]
		ret = q->rec[q->get].id;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	789b      	ldrb	r3, [r3, #2]
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	460b      	mov	r3, r1
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	4413      	add	r3, r2
 8003e28:	3303      	adds	r3, #3
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	73fb      	strb	r3, [r7, #15]
		if (dat) memcpy(dat, q->rec[q->get].adr, len);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00d      	beq.n	8003e50 <getRECQ+0x8e>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	789b      	ldrb	r3, [r3, #2]
 8003e38:	4619      	mov	r1, r3
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	4413      	add	r3, r2
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	68ba      	ldr	r2, [r7, #8]
 8003e48:	4619      	mov	r1, r3
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f008 fc52 	bl	800c6f4 <memcpy>
		free(q->rec[q->get].adr);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	789b      	ldrb	r3, [r3, #2]
 8003e54:	4619      	mov	r1, r3
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	4413      	add	r3, r2
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f008 fc3e 	bl	800c6e4 <free>
		q->rec[q->get].adr = NULL;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	789b      	ldrb	r3, [r3, #2]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	460b      	mov	r3, r1
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	4413      	add	r3, r2
 8003e78:	2200      	movs	r2, #0
 8003e7a:	711a      	strb	r2, [r3, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	715a      	strb	r2, [r3, #5]
 8003e80:	2200      	movs	r2, #0
 8003e82:	719a      	strb	r2, [r3, #6]
 8003e84:	2200      	movs	r2, #0
 8003e86:	71da      	strb	r2, [r3, #7]
	}

	if (ret >= 0) {
 8003e88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	db14      	blt.n	8003eba <getRECQ+0xf8>
		if (dat) *(dat + len) = '\0';
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d004      	beq.n	8003ea0 <getRECQ+0xde>
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	701a      	strb	r2, [r3, #0]
		q->get++;   if (q->get >= MAX_QREC) q->get = 0;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	789b      	ldrb	r3, [r3, #2]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	709a      	strb	r2, [r3, #2]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	789b      	ldrb	r3, [r3, #2]
 8003eb0:	2b1f      	cmp	r3, #31
 8003eb2:	d902      	bls.n	8003eba <getRECQ+0xf8>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	709a      	strb	r2, [r3, #2]
	}

	q->lock = 0;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]

	return ret;
 8003ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <adcAddVal>:
//----------------------------------------------------------------------------------------
//         ,
//           MQ135
//
uint8_t adcAddVal(uint16_t value)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	80fb      	strh	r3, [r7, #6]
int8_t i;

	if (!adcValCounter) {
 8003ed6:	4b24      	ldr	r3, [pc, #144]	; (8003f68 <adcAddVal+0x9c>)
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d116      	bne.n	8003f0c <adcAddVal+0x40>
		for (i = 0; i < MAX_ADC_BUF; i++) adcBuf[i] = value;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	73fb      	strb	r3, [r7, #15]
 8003ee2:	e00b      	b.n	8003efc <adcAddVal+0x30>
 8003ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ee8:	4920      	ldr	r1, [pc, #128]	; (8003f6c <adcAddVal+0xa0>)
 8003eea:	88fa      	ldrh	r2, [r7, #6]
 8003eec:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8003ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	73fb      	strb	r3, [r7, #15]
 8003efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f00:	2b07      	cmp	r3, #7
 8003f02:	ddef      	ble.n	8003ee4 <adcAddVal+0x18>
		adcValCounter = MAX_ADC_BUF;
 8003f04:	4b18      	ldr	r3, [pc, #96]	; (8003f68 <adcAddVal+0x9c>)
 8003f06:	2208      	movs	r2, #8
 8003f08:	701a      	strb	r2, [r3, #0]
 8003f0a:	e024      	b.n	8003f56 <adcAddVal+0x8a>
	} else {
		for (i = MAX_ADC_BUF - 2; i >= 0; i--) adcBuf[i + 1] = adcBuf[i];
 8003f0c:	2306      	movs	r3, #6
 8003f0e:	73fb      	strb	r3, [r7, #15]
 8003f10:	e010      	b.n	8003f34 <adcAddVal+0x68>
 8003f12:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8003f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	4913      	ldr	r1, [pc, #76]	; (8003f6c <adcAddVal+0xa0>)
 8003f1e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8003f22:	4a12      	ldr	r2, [pc, #72]	; (8003f6c <adcAddVal+0xa0>)
 8003f24:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	73fb      	strb	r3, [r7, #15]
 8003f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	daea      	bge.n	8003f12 <adcAddVal+0x46>
		adcBuf[0] = value;
 8003f3c:	4a0b      	ldr	r2, [pc, #44]	; (8003f6c <adcAddVal+0xa0>)
 8003f3e:	88fb      	ldrh	r3, [r7, #6]
 8003f40:	8013      	strh	r3, [r2, #0]
		if (adcValCounter < MAX_ADC_BUF) adcValCounter++;
 8003f42:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <adcAddVal+0x9c>)
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	2b07      	cmp	r3, #7
 8003f48:	d805      	bhi.n	8003f56 <adcAddVal+0x8a>
 8003f4a:	4b07      	ldr	r3, [pc, #28]	; (8003f68 <adcAddVal+0x9c>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <adcAddVal+0x9c>)
 8003f54:	701a      	strb	r2, [r3, #0]
	}
    return adcValCounter;
 8003f56:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <adcAddVal+0x9c>)
 8003f58:	781b      	ldrb	r3, [r3, #0]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3714      	adds	r7, #20
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	20000eaa 	.word	0x20000eaa
 8003f6c:	20000eac 	.word	0x20000eac

08003f70 <HAL_GPIO_EXTI_Callback>:
//-----------------------------------------------------------------------------------------
//   CallBack ,    
//          MQ135
//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin != digMQ_Pin) || !beginMQ) return;
 8003f7a:	88fb      	ldrh	r3, [r7, #6]
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d123      	bne.n	8003fc8 <HAL_GPIO_EXTI_Callback+0x58>
 8003f80:	4b13      	ldr	r3, [pc, #76]	; (8003fd0 <HAL_GPIO_EXTI_Callback+0x60>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	f083 0301 	eor.w	r3, r3, #1
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d11c      	bne.n	8003fc8 <HAL_GPIO_EXTI_Callback+0x58>

	GPIO_PinState led;

	if (HAL_GPIO_ReadPin(digMQ_GPIO_Port, digMQ_Pin) == GPIO_PIN_RESET) {
 8003f8e:	2104      	movs	r1, #4
 8003f90:	4810      	ldr	r0, [pc, #64]	; (8003fd4 <HAL_GPIO_EXTI_Callback+0x64>)
 8003f92:	f003 fb61 	bl	8007658 <HAL_GPIO_ReadPin>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d105      	bne.n	8003fa8 <HAL_GPIO_EXTI_Callback+0x38>
		led = GPIO_PIN_SET;//ON
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	73fb      	strb	r3, [r7, #15]
		porogMQ = true;
 8003fa0:	4b0d      	ldr	r3, [pc, #52]	; (8003fd8 <HAL_GPIO_EXTI_Callback+0x68>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	701a      	strb	r2, [r3, #0]
 8003fa6:	e004      	b.n	8003fb2 <HAL_GPIO_EXTI_Callback+0x42>
	} else {
		led = GPIO_PIN_RESET;//OFF
 8003fa8:	2300      	movs	r3, #0
 8003faa:	73fb      	strb	r3, [r7, #15]
		porogMQ = false;
 8003fac:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <HAL_GPIO_EXTI_Callback+0x68>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(MQ_ALARM_GPIO_Port, MQ_ALARM_Pin, led);
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fba:	4806      	ldr	r0, [pc, #24]	; (8003fd4 <HAL_GPIO_EXTI_Callback+0x64>)
 8003fbc:	f003 fb64 	bl	8007688 <HAL_GPIO_WritePin>

	putEvt(evt_porogMQ);
 8003fc0:	2003      	movs	r0, #3
 8003fc2:	f7ff fda3 	bl	8003b0c <putEvt>
 8003fc6:	e000      	b.n	8003fca <HAL_GPIO_EXTI_Callback+0x5a>
	if ((GPIO_Pin != digMQ_Pin) || !beginMQ) return;
 8003fc8:	bf00      	nop
}
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20000ebc 	.word	0x20000ebc
 8003fd4:	40020400 	.word	0x40020400
 8003fd8:	20000ea6 	.word	0x20000ea6

08003fdc <HAL_ADC_ConvCpltCallback>:
//       MQ135.     
//        ''  MAX_ADC_BUF .
//          valMQ.
//
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a19      	ldr	r2, [pc, #100]	; (8004050 <HAL_ADC_ConvCpltCallback+0x74>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d12b      	bne.n	8004046 <HAL_ADC_ConvCpltCallback+0x6a>
		uint16_t val = (uint16_t)HAL_ADC_GetValue(hadc);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f002 f803 	bl	8005ffa <HAL_ADC_GetValue>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	813b      	strh	r3, [r7, #8]
		//
		if (adcAddVal(val) == MAX_ADC_BUF) {//   MAX_ADC_BUF  ->  !
 8003ff8:	893b      	ldrh	r3, [r7, #8]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff ff66 	bl	8003ecc <adcAddVal>
 8004000:	4603      	mov	r3, r0
 8004002:	2b08      	cmp	r3, #8
 8004004:	d11c      	bne.n	8004040 <HAL_ADC_ConvCpltCallback+0x64>
			uint32_t sum = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]
			for (int8_t j = 0; j < MAX_ADC_BUF; j++) sum += adcBuf[j];
 800400a:	2300      	movs	r3, #0
 800400c:	72fb      	strb	r3, [r7, #11]
 800400e:	e00e      	b.n	800402e <HAL_ADC_ConvCpltCallback+0x52>
 8004010:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004014:	4a0f      	ldr	r2, [pc, #60]	; (8004054 <HAL_ADC_ConvCpltCallback+0x78>)
 8004016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800401a:	461a      	mov	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4413      	add	r3, r2
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004026:	b2db      	uxtb	r3, r3
 8004028:	3301      	adds	r3, #1
 800402a:	b2db      	uxtb	r3, r3
 800402c:	72fb      	strb	r3, [r7, #11]
 800402e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004032:	2b07      	cmp	r3, #7
 8004034:	ddec      	ble.n	8004010 <HAL_ADC_ConvCpltCallback+0x34>
			valMQ = sum / MAX_ADC_BUF;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	08db      	lsrs	r3, r3, #3
 800403a:	b29a      	uxth	r2, r3
 800403c:	4b06      	ldr	r3, [pc, #24]	; (8004058 <HAL_ADC_ConvCpltCallback+0x7c>)
 800403e:	801a      	strh	r2, [r3, #0]
		}
		//
		putEvt(evt_intrMQ);
 8004040:	2005      	movs	r0, #5
 8004042:	f7ff fd63 	bl	8003b0c <putEvt>
	}
}
 8004046:	bf00      	nop
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40012000 	.word	0x40012000
 8004054:	20000eac 	.word	0x20000eac
 8004058:	20000a7a 	.word	0x20000a7a

0800405c <HAL_ADC_ErrorCallback>:
//-----------------------------------------------------------------------------------------
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) devError |= devADC;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a07      	ldr	r2, [pc, #28]	; (8004088 <HAL_ADC_ErrorCallback+0x2c>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d105      	bne.n	800407a <HAL_ADC_ErrorCallback+0x1e>
 800406e:	4b07      	ldr	r3, [pc, #28]	; (800408c <HAL_ADC_ErrorCallback+0x30>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f043 0302 	orr.w	r3, r3, #2
 8004076:	4a05      	ldr	r2, [pc, #20]	; (800408c <HAL_ADC_ErrorCallback+0x30>)
 8004078:	6013      	str	r3, [r2, #0]
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	40012000 	.word	0x40012000
 800408c:	20000674 	.word	0x20000674

08004090 <toUppers>:

//-----------------------------------------------------------------------------------------
//                
//
void toUppers(char *st)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
int i;

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
 8004098:	2300      	movs	r3, #0
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	e019      	b.n	80040d2 <toUppers+0x42>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	4413      	add	r3, r2
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	72fb      	strb	r3, [r7, #11]
 80040a8:	7afb      	ldrb	r3, [r7, #11]
 80040aa:	3301      	adds	r3, #1
 80040ac:	4a0f      	ldr	r2, [pc, #60]	; (80040ec <toUppers+0x5c>)
 80040ae:	4413      	add	r3, r2
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d102      	bne.n	80040c0 <toUppers+0x30>
 80040ba:	7afb      	ldrb	r3, [r7, #11]
 80040bc:	3b20      	subs	r3, #32
 80040be:	e000      	b.n	80040c2 <toUppers+0x32>
 80040c0:	7afb      	ldrb	r3, [r7, #11]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	440a      	add	r2, r1
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	7013      	strb	r3, [r2, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	3301      	adds	r3, #1
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7fc f884 	bl	80001e0 <strlen>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d8de      	bhi.n	800409e <toUppers+0xe>
}
 80040e0:	bf00      	nop
 80040e2:	bf00      	nop
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	080146cc 	.word	0x080146cc

080040f0 <uartParse>:
//-----------------------------------------------------------------------
void uartParse()
{
 80040f0:	b590      	push	{r4, r7, lr}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
	if (!startAPI) {
 80040f6:	4b9d      	ldr	r3, [pc, #628]	; (800436c <uartParse+0x27c>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	f083 0301 	eor.w	r3, r3, #1
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d016      	beq.n	8004134 <uartParse+0x44>
		if (rxByte != BACK_SPACE) {
 8004106:	4b9a      	ldr	r3, [pc, #616]	; (8004370 <uartParse+0x280>)
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b08      	cmp	r3, #8
 800410c:	d008      	beq.n	8004120 <uartParse+0x30>
			rxBuf[rxInd & 0x3ff] = (char)rxByte;
 800410e:	4b99      	ldr	r3, [pc, #612]	; (8004374 <uartParse+0x284>)
 8004110:	881b      	ldrh	r3, [r3, #0]
 8004112:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004116:	4a96      	ldr	r2, [pc, #600]	; (8004370 <uartParse+0x280>)
 8004118:	7811      	ldrb	r1, [r2, #0]
 800411a:	4a97      	ldr	r2, [pc, #604]	; (8004378 <uartParse+0x288>)
 800411c:	54d1      	strb	r1, [r2, r3]
 800411e:	e009      	b.n	8004134 <uartParse+0x44>
		} else {
			if (rxInd) rxInd--;
 8004120:	4b94      	ldr	r3, [pc, #592]	; (8004374 <uartParse+0x284>)
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <uartParse+0x44>
 8004128:	4b92      	ldr	r3, [pc, #584]	; (8004374 <uartParse+0x284>)
 800412a:	881b      	ldrh	r3, [r3, #0]
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	4b90      	ldr	r3, [pc, #576]	; (8004374 <uartParse+0x284>)
 8004132:	801a      	strh	r2, [r3, #0]
		blkRdy = 1;
		return;
	}
#endif
	//
	if (rxByte == 0x0a) {//end of line
 8004134:	4b8e      	ldr	r3, [pc, #568]	; (8004370 <uartParse+0x280>)
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	2b0a      	cmp	r3, #10
 800413a:	f040 8204 	bne.w	8004546 <uartParse+0x456>
		rxBuf[rxInd] = '\0';
 800413e:	4b8d      	ldr	r3, [pc, #564]	; (8004374 <uartParse+0x284>)
 8004140:	881b      	ldrh	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	4b8c      	ldr	r3, [pc, #560]	; (8004378 <uartParse+0x288>)
 8004146:	2100      	movs	r1, #0
 8004148:	5499      	strb	r1, [r3, r2]
		if (rxInd > 0) if (rxBuf[rxInd - 1] == '\r') rxBuf[rxInd - 1] = '\0';
 800414a:	4b8a      	ldr	r3, [pc, #552]	; (8004374 <uartParse+0x284>)
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00c      	beq.n	800416c <uartParse+0x7c>
 8004152:	4b88      	ldr	r3, [pc, #544]	; (8004374 <uartParse+0x284>)
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	3b01      	subs	r3, #1
 8004158:	4a87      	ldr	r2, [pc, #540]	; (8004378 <uartParse+0x288>)
 800415a:	5cd3      	ldrb	r3, [r2, r3]
 800415c:	2b0d      	cmp	r3, #13
 800415e:	d105      	bne.n	800416c <uartParse+0x7c>
 8004160:	4b84      	ldr	r3, [pc, #528]	; (8004374 <uartParse+0x284>)
 8004162:	881b      	ldrh	r3, [r3, #0]
 8004164:	3b01      	subs	r3, #1
 8004166:	4a84      	ldr	r2, [pc, #528]	; (8004378 <uartParse+0x288>)
 8004168:	2100      	movs	r1, #0
 800416a:	54d1      	strb	r1, [r2, r3]
				apiCmd = apiDone;
			}
		}
#else
		//    parse input string
		if (!strncmp(rxBuf, _restart, strlen(_restart))) {//const char *_restart = "restart";
 800416c:	4b83      	ldr	r3, [pc, #524]	; (800437c <uartParse+0x28c>)
 800416e:	681c      	ldr	r4, [r3, #0]
 8004170:	4b82      	ldr	r3, [pc, #520]	; (800437c <uartParse+0x28c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4618      	mov	r0, r3
 8004176:	f7fc f833 	bl	80001e0 <strlen>
 800417a:	4603      	mov	r3, r0
 800417c:	461a      	mov	r2, r3
 800417e:	4621      	mov	r1, r4
 8004180:	487d      	ldr	r0, [pc, #500]	; (8004378 <uartParse+0x288>)
 8004182:	f009 f82e 	bl	800d1e2 <strncmp>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10b      	bne.n	80041a4 <uartParse+0xb4>
			if (!restart_flag) {
 800418c:	4b7c      	ldr	r3, [pc, #496]	; (8004380 <uartParse+0x290>)
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	f083 0301 	eor.w	r3, r3, #1
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	f000 81cb 	beq.w	8004532 <uartParse+0x442>
				restart_flag = 1;
 800419c:	4b78      	ldr	r3, [pc, #480]	; (8004380 <uartParse+0x290>)
 800419e:	2201      	movs	r2, #1
 80041a0:	701a      	strb	r2, [r3, #0]
				return;
 80041a2:	e1d6      	b.n	8004552 <uartParse+0x462>
			}
		} else if (!strncmp(rxBuf, _mint, strlen(_mint))) {//const char *_mint = "min";
 80041a4:	4b77      	ldr	r3, [pc, #476]	; (8004384 <uartParse+0x294>)
 80041a6:	681c      	ldr	r4, [r3, #0]
 80041a8:	4b76      	ldr	r3, [pc, #472]	; (8004384 <uartParse+0x294>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fc f817 	bl	80001e0 <strlen>
 80041b2:	4603      	mov	r3, r0
 80041b4:	461a      	mov	r2, r3
 80041b6:	4621      	mov	r1, r4
 80041b8:	486f      	ldr	r0, [pc, #444]	; (8004378 <uartParse+0x288>)
 80041ba:	f009 f812 	bl	800d1e2 <strncmp>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d106      	bne.n	80041d2 <uartParse+0xe2>
			until_value = 1;
 80041c4:	4b70      	ldr	r3, [pc, #448]	; (8004388 <uartParse+0x298>)
 80041c6:	2201      	movs	r2, #1
 80041c8:	601a      	str	r2, [r3, #0]
			putEvt(evt_getMQ);
 80041ca:	2004      	movs	r0, #4
 80041cc:	f7ff fc9e 	bl	8003b0c <putEvt>
 80041d0:	e1af      	b.n	8004532 <uartParse+0x442>
		} else if (!strncmp(rxBuf, _maxt, strlen(_maxt))) {//const char *_maxt = "max";
 80041d2:	4b6e      	ldr	r3, [pc, #440]	; (800438c <uartParse+0x29c>)
 80041d4:	681c      	ldr	r4, [r3, #0]
 80041d6:	4b6d      	ldr	r3, [pc, #436]	; (800438c <uartParse+0x29c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fc f800 	bl	80001e0 <strlen>
 80041e0:	4603      	mov	r3, r0
 80041e2:	461a      	mov	r2, r3
 80041e4:	4621      	mov	r1, r4
 80041e6:	4864      	ldr	r0, [pc, #400]	; (8004378 <uartParse+0x288>)
 80041e8:	f008 fffb 	bl	800d1e2 <strncmp>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d106      	bne.n	8004200 <uartParse+0x110>
			until_value = 8;
 80041f2:	4b65      	ldr	r3, [pc, #404]	; (8004388 <uartParse+0x298>)
 80041f4:	2208      	movs	r2, #8
 80041f6:	601a      	str	r2, [r3, #0]
			putEvt(evt_getMQ);
 80041f8:	2004      	movs	r0, #4
 80041fa:	f7ff fc87 	bl	8003b0c <putEvt>
 80041fe:	e198      	b.n	8004532 <uartParse+0x442>
		}
#ifdef SET_MQ135
		else if (!strncmp(rxBuf, _get, strlen(_get))) {//const char *_get = "get";
 8004200:	4b63      	ldr	r3, [pc, #396]	; (8004390 <uartParse+0x2a0>)
 8004202:	681c      	ldr	r4, [r3, #0]
 8004204:	4b62      	ldr	r3, [pc, #392]	; (8004390 <uartParse+0x2a0>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4618      	mov	r0, r3
 800420a:	f7fb ffe9 	bl	80001e0 <strlen>
 800420e:	4603      	mov	r3, r0
 8004210:	461a      	mov	r2, r3
 8004212:	4621      	mov	r1, r4
 8004214:	4858      	ldr	r0, [pc, #352]	; (8004378 <uartParse+0x288>)
 8004216:	f008 ffe4 	bl	800d1e2 <strncmp>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d103      	bne.n	8004228 <uartParse+0x138>
			putEvt(evt_getMQ);
 8004220:	2004      	movs	r0, #4
 8004222:	f7ff fc73 	bl	8003b0c <putEvt>
 8004226:	e184      	b.n	8004532 <uartParse+0x442>
		}
#endif
#ifdef SET_SI7021
		else if (!strncmp(rxBuf, _siON, strlen(_siON))) {//const char *_siON = "sion";
 8004228:	4b5a      	ldr	r3, [pc, #360]	; (8004394 <uartParse+0x2a4>)
 800422a:	681c      	ldr	r4, [r3, #0]
 800422c:	4b59      	ldr	r3, [pc, #356]	; (8004394 <uartParse+0x2a4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f7fb ffd5 	bl	80001e0 <strlen>
 8004236:	4603      	mov	r3, r0
 8004238:	461a      	mov	r2, r3
 800423a:	4621      	mov	r1, r4
 800423c:	484e      	ldr	r0, [pc, #312]	; (8004378 <uartParse+0x288>)
 800423e:	f008 ffd0 	bl	800d1e2 <strncmp>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d103      	bne.n	8004250 <uartParse+0x160>
			si_dump = true;
 8004248:	4b53      	ldr	r3, [pc, #332]	; (8004398 <uartParse+0x2a8>)
 800424a:	2201      	movs	r2, #1
 800424c:	701a      	strb	r2, [r3, #0]
 800424e:	e170      	b.n	8004532 <uartParse+0x442>
		} else if (!strncmp(rxBuf, _siOFF, strlen(_siOFF))) {//const char *_siOFF = "sioff";
 8004250:	4b52      	ldr	r3, [pc, #328]	; (800439c <uartParse+0x2ac>)
 8004252:	681c      	ldr	r4, [r3, #0]
 8004254:	4b51      	ldr	r3, [pc, #324]	; (800439c <uartParse+0x2ac>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4618      	mov	r0, r3
 800425a:	f7fb ffc1 	bl	80001e0 <strlen>
 800425e:	4603      	mov	r3, r0
 8004260:	461a      	mov	r2, r3
 8004262:	4621      	mov	r1, r4
 8004264:	4844      	ldr	r0, [pc, #272]	; (8004378 <uartParse+0x288>)
 8004266:	f008 ffbc 	bl	800d1e2 <strncmp>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d103      	bne.n	8004278 <uartParse+0x188>
			si_dump = false;
 8004270:	4b49      	ldr	r3, [pc, #292]	; (8004398 <uartParse+0x2a8>)
 8004272:	2200      	movs	r2, #0
 8004274:	701a      	strb	r2, [r3, #0]
 8004276:	e15c      	b.n	8004532 <uartParse+0x442>
		}
#endif
#ifdef SET_QUEUE
		else if ( (strstr(rxBuf, "AT")) || (strstr(rxBuf, "at")) ) {
 8004278:	4949      	ldr	r1, [pc, #292]	; (80043a0 <uartParse+0x2b0>)
 800427a:	483f      	ldr	r0, [pc, #252]	; (8004378 <uartParse+0x288>)
 800427c:	f008 ffc3 	bl	800d206 <strstr>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d106      	bne.n	8004294 <uartParse+0x1a4>
 8004286:	4947      	ldr	r1, [pc, #284]	; (80043a4 <uartParse+0x2b4>)
 8004288:	483b      	ldr	r0, [pc, #236]	; (8004378 <uartParse+0x288>)
 800428a:	f008 ffbc 	bl	800d206 <strstr>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d043      	beq.n	800431c <uartParse+0x22c>
			if (bleQueCmdFlag) {
 8004294:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <uartParse+0x2b8>)
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 8149 	beq.w	8004530 <uartParse+0x440>
				int len = strlen(rxBuf);
 800429e:	4836      	ldr	r0, [pc, #216]	; (8004378 <uartParse+0x288>)
 80042a0:	f7fb ff9e 	bl	80001e0 <strlen>
 80042a4:	4603      	mov	r3, r0
 80042a6:	60bb      	str	r3, [r7, #8]
				//         BLE
				char *to = (char *)calloc(1, len + 1);
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	3301      	adds	r3, #1
 80042ac:	4619      	mov	r1, r3
 80042ae:	2001      	movs	r0, #1
 80042b0:	f008 f9de 	bl	800c670 <calloc>
 80042b4:	4603      	mov	r3, r0
 80042b6:	607b      	str	r3, [r7, #4]
				if (to) {
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d027      	beq.n	800430e <uartParse+0x21e>
					memcpy(to, rxBuf, len);
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	461a      	mov	r2, r3
 80042c2:	492d      	ldr	r1, [pc, #180]	; (8004378 <uartParse+0x288>)
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f008 fa15 	bl	800c6f4 <memcpy>
					toUppers(to);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7ff fee0 	bl	8004090 <toUppers>
					if (putRECQ(to, &bleQueCmd) < 0) {
 80042d0:	4936      	ldr	r1, [pc, #216]	; (80043ac <uartParse+0x2bc>)
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff fd2d 	bl	8003d32 <putRECQ>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	da09      	bge.n	80042f2 <uartParse+0x202>
						devError |= devQue;
 80042de:	4b34      	ldr	r3, [pc, #208]	; (80043b0 <uartParse+0x2c0>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f043 0304 	orr.w	r3, r3, #4
 80042e6:	4a32      	ldr	r2, [pc, #200]	; (80043b0 <uartParse+0x2c0>)
 80042e8:	6013      	str	r3, [r2, #0]
						free(to);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f008 f9fa 	bl	800c6e4 <free>
			if (bleQueCmdFlag) {
 80042f0:	e11e      	b.n	8004530 <uartParse+0x440>
					} else {
						if (devError & devQue) devError &= ~devQue;
 80042f2:	4b2f      	ldr	r3, [pc, #188]	; (80043b0 <uartParse+0x2c0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0304 	and.w	r3, r3, #4
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 8118 	beq.w	8004530 <uartParse+0x440>
 8004300:	4b2b      	ldr	r3, [pc, #172]	; (80043b0 <uartParse+0x2c0>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f023 0304 	bic.w	r3, r3, #4
 8004308:	4a29      	ldr	r2, [pc, #164]	; (80043b0 <uartParse+0x2c0>)
 800430a:	6013      	str	r3, [r2, #0]
			if (bleQueCmdFlag) {
 800430c:	e110      	b.n	8004530 <uartParse+0x440>
					}
				} else {
					devError |= devMem;
 800430e:	4b28      	ldr	r3, [pc, #160]	; (80043b0 <uartParse+0x2c0>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f043 0305 	orr.w	r3, r3, #5
 8004316:	4a26      	ldr	r2, [pc, #152]	; (80043b0 <uartParse+0x2c0>)
 8004318:	6013      	str	r3, [r2, #0]
			if (bleQueCmdFlag) {
 800431a:	e109      	b.n	8004530 <uartParse+0x440>
				}
			}
			//-----------------------------------------------------------------------------
		}
#endif
		else if (!strncmp(rxBuf, _getHdr, strlen(_getHdr))) {//const char *_getHdr = "hdr";
 800431c:	4b25      	ldr	r3, [pc, #148]	; (80043b4 <uartParse+0x2c4>)
 800431e:	681c      	ldr	r4, [r3, #0]
 8004320:	4b24      	ldr	r3, [pc, #144]	; (80043b4 <uartParse+0x2c4>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4618      	mov	r0, r3
 8004326:	f7fb ff5b 	bl	80001e0 <strlen>
 800432a:	4603      	mov	r3, r0
 800432c:	461a      	mov	r2, r3
 800432e:	4621      	mov	r1, r4
 8004330:	4811      	ldr	r0, [pc, #68]	; (8004378 <uartParse+0x288>)
 8004332:	f008 ff56 	bl	800d1e2 <strncmp>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d103      	bne.n	8004344 <uartParse+0x254>
			putEvt(evt_getHdr);
 800433c:	200b      	movs	r0, #11
 800433e:	f7ff fbe5 	bl	8003b0c <putEvt>
 8004342:	e0f6      	b.n	8004532 <uartParse+0x442>
		} else if (!strncmp(rxBuf, _getVer, strlen(_getVer))) {//const char *_getVer = "ver";
 8004344:	4b1c      	ldr	r3, [pc, #112]	; (80043b8 <uartParse+0x2c8>)
 8004346:	681c      	ldr	r4, [r3, #0]
 8004348:	4b1b      	ldr	r3, [pc, #108]	; (80043b8 <uartParse+0x2c8>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4618      	mov	r0, r3
 800434e:	f7fb ff47 	bl	80001e0 <strlen>
 8004352:	4603      	mov	r3, r0
 8004354:	461a      	mov	r2, r3
 8004356:	4621      	mov	r1, r4
 8004358:	4807      	ldr	r0, [pc, #28]	; (8004378 <uartParse+0x288>)
 800435a:	f008 ff42 	bl	800d1e2 <strncmp>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d12b      	bne.n	80043bc <uartParse+0x2cc>
			putEvt(evt_getVer);
 8004364:	200a      	movs	r0, #10
 8004366:	f7ff fbd1 	bl	8003b0c <putEvt>
 800436a:	e0e2      	b.n	8004532 <uartParse+0x442>
 800436c:	20000a78 	.word	0x20000a78
 8004370:	20000f2a 	.word	0x20000f2a
 8004374:	20000670 	.word	0x20000670
 8004378:	20000f2c 	.word	0x20000f2c
 800437c:	20000024 	.word	0x20000024
 8004380:	20000e94 	.word	0x20000e94
 8004384:	20000038 	.word	0x20000038
 8004388:	20000040 	.word	0x20000040
 800438c:	2000003c 	.word	0x2000003c
 8004390:	20000028 	.word	0x20000028
 8004394:	20000064 	.word	0x20000064
 8004398:	20000f18 	.word	0x20000f18
 800439c:	20000068 	.word	0x20000068
 80043a0:	08010980 	.word	0x08010980
 80043a4:	08010984 	.word	0x08010984
 80043a8:	20000f07 	.word	0x20000f07
 80043ac:	20001700 	.word	0x20001700
 80043b0:	20000674 	.word	0x20000674
 80043b4:	20000034 	.word	0x20000034
 80043b8:	20000030 	.word	0x20000030
		} else if (!strncmp(rxBuf, _readfw, strlen(_readfw))) {//const char *_readfw = "read:adr:len";
 80043bc:	4b66      	ldr	r3, [pc, #408]	; (8004558 <uartParse+0x468>)
 80043be:	681c      	ldr	r4, [r3, #0]
 80043c0:	4b65      	ldr	r3, [pc, #404]	; (8004558 <uartParse+0x468>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fb ff0b 	bl	80001e0 <strlen>
 80043ca:	4603      	mov	r3, r0
 80043cc:	461a      	mov	r2, r3
 80043ce:	4621      	mov	r1, r4
 80043d0:	4862      	ldr	r0, [pc, #392]	; (800455c <uartParse+0x46c>)
 80043d2:	f008 ff06 	bl	800d1e2 <strncmp>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f040 80a5 	bne.w	8004528 <uartParse+0x438>
			evt_t ev = evt_errInput;
 80043de:	2307      	movs	r3, #7
 80043e0:	75fb      	strb	r3, [r7, #23]
			char *ua = rxBuf + strlen(_readfw);
 80043e2:	4b5d      	ldr	r3, [pc, #372]	; (8004558 <uartParse+0x468>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fb fefa 	bl	80001e0 <strlen>
 80043ec:	4603      	mov	r3, r0
 80043ee:	4a5b      	ldr	r2, [pc, #364]	; (800455c <uartParse+0x46c>)
 80043f0:	4413      	add	r3, r2
 80043f2:	613b      	str	r3, [r7, #16]
			char *ul = strchr(ua, ':');
 80043f4:	213a      	movs	r1, #58	; 0x3a
 80043f6:	6938      	ldr	r0, [r7, #16]
 80043f8:	f008 fee6 	bl	800d1c8 <strchr>
 80043fc:	60f8      	str	r0, [r7, #12]
			if (ul) {
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d015      	beq.n	8004430 <uartParse+0x340>
				fwLen = atol(ul + 1);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3301      	adds	r3, #1
 8004408:	4618      	mov	r0, r3
 800440a:	f008 f92d 	bl	800c668 <atol>
 800440e:	4603      	mov	r3, r0
 8004410:	b29a      	uxth	r2, r3
 8004412:	4b53      	ldr	r3, [pc, #332]	; (8004560 <uartParse+0x470>)
 8004414:	801a      	strh	r2, [r3, #0]
				if (fwLen > PAGE_SIZE) fwLen = PAGE_SIZE;
 8004416:	4b52      	ldr	r3, [pc, #328]	; (8004560 <uartParse+0x470>)
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800441e:	d903      	bls.n	8004428 <uartParse+0x338>
 8004420:	4b4f      	ldr	r3, [pc, #316]	; (8004560 <uartParse+0x470>)
 8004422:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004426:	801a      	strh	r2, [r3, #0]
			    *ul = '\0';
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	701a      	strb	r2, [r3, #0]
 800442e:	e003      	b.n	8004438 <uartParse+0x348>
			} else {
				fwLen = PAGE_SIZE;
 8004430:	4b4b      	ldr	r3, [pc, #300]	; (8004560 <uartParse+0x470>)
 8004432:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004436:	801a      	strh	r2, [r3, #0]
			}
			if (ua) {
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d06f      	beq.n	800451e <uartParse+0x42e>
				fwAdr = 0;
 800443e:	4b49      	ldr	r3, [pc, #292]	; (8004564 <uartParse+0x474>)
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
				if (strstr(ua, "0x")) {
 8004444:	4948      	ldr	r1, [pc, #288]	; (8004568 <uartParse+0x478>)
 8004446:	6938      	ldr	r0, [r7, #16]
 8004448:	f008 fedd 	bl	800d206 <strstr>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00f      	beq.n	8004472 <uartParse+0x382>
				    ua += 2;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	3302      	adds	r3, #2
 8004456:	613b      	str	r3, [r7, #16]
				    fwAdr = hex2bin(ua, strlen(ua));
 8004458:	6938      	ldr	r0, [r7, #16]
 800445a:	f7fb fec1 	bl	80001e0 <strlen>
 800445e:	4603      	mov	r3, r0
 8004460:	b2db      	uxtb	r3, r3
 8004462:	4619      	mov	r1, r3
 8004464:	6938      	ldr	r0, [r7, #16]
 8004466:	f7ff f89f 	bl	80035a8 <hex2bin>
 800446a:	4603      	mov	r3, r0
 800446c:	4a3d      	ldr	r2, [pc, #244]	; (8004564 <uartParse+0x474>)
 800446e:	6013      	str	r3, [r2, #0]
 8004470:	e006      	b.n	8004480 <uartParse+0x390>
				} else {
				    fwAdr = atol(ua);
 8004472:	6938      	ldr	r0, [r7, #16]
 8004474:	f008 f8f8 	bl	800c668 <atol>
 8004478:	4603      	mov	r3, r0
 800447a:	461a      	mov	r2, r3
 800447c:	4b39      	ldr	r3, [pc, #228]	; (8004564 <uartParse+0x474>)
 800447e:	601a      	str	r2, [r3, #0]
				}
				if (fwLen) {
 8004480:	4b37      	ldr	r3, [pc, #220]	; (8004560 <uartParse+0x470>)
 8004482:	881b      	ldrh	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d04a      	beq.n	800451e <uartParse+0x42e>
					if ( ((fwAdr >= FLASH_ADDR) && (fwAdr < (FLASH_ADDR + FLASH_LEN))) ) {
 8004488:	4b36      	ldr	r3, [pc, #216]	; (8004564 <uartParse+0x474>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004490:	d317      	bcc.n	80044c2 <uartParse+0x3d2>
 8004492:	4b34      	ldr	r3, [pc, #208]	; (8004564 <uartParse+0x474>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a35      	ldr	r2, [pc, #212]	; (800456c <uartParse+0x47c>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d812      	bhi.n	80044c2 <uartParse+0x3d2>
						if ((fwAdr + fwLen) > (FLASH_ADDR + FLASH_LEN))
 800449c:	4b30      	ldr	r3, [pc, #192]	; (8004560 <uartParse+0x470>)
 800449e:	881b      	ldrh	r3, [r3, #0]
 80044a0:	461a      	mov	r2, r3
 80044a2:	4b30      	ldr	r3, [pc, #192]	; (8004564 <uartParse+0x474>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4413      	add	r3, r2
 80044a8:	4a31      	ldr	r2, [pc, #196]	; (8004570 <uartParse+0x480>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d906      	bls.n	80044bc <uartParse+0x3cc>
							fwLen = (FLASH_ADDR + FLASH_LEN) - fwAdr;
 80044ae:	4b2d      	ldr	r3, [pc, #180]	; (8004564 <uartParse+0x474>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	425b      	negs	r3, r3
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	4b29      	ldr	r3, [pc, #164]	; (8004560 <uartParse+0x470>)
 80044ba:	801a      	strh	r2, [r3, #0]
						ev = evt_readFW;
 80044bc:	2306      	movs	r3, #6
 80044be:	75fb      	strb	r3, [r7, #23]
 80044c0:	e02d      	b.n	800451e <uartParse+0x42e>
					} else if ( (fwAdr >= OTP_AREA_BEGIN) && (fwAdr <= OTP_AREA_END) ) {
 80044c2:	4b28      	ldr	r3, [pc, #160]	; (8004564 <uartParse+0x474>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a2b      	ldr	r2, [pc, #172]	; (8004574 <uartParse+0x484>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d919      	bls.n	8004500 <uartParse+0x410>
 80044cc:	4b25      	ldr	r3, [pc, #148]	; (8004564 <uartParse+0x474>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a29      	ldr	r2, [pc, #164]	; (8004578 <uartParse+0x488>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d814      	bhi.n	8004500 <uartParse+0x410>
						if ((fwAdr + fwLen) > OTP_AREA_END) fwLen = OTP_AREA_END - fwAdr;
 80044d6:	4b22      	ldr	r3, [pc, #136]	; (8004560 <uartParse+0x470>)
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	4b21      	ldr	r3, [pc, #132]	; (8004564 <uartParse+0x474>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4413      	add	r3, r2
 80044e2:	4a25      	ldr	r2, [pc, #148]	; (8004578 <uartParse+0x488>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d908      	bls.n	80044fa <uartParse+0x40a>
 80044e8:	4b1e      	ldr	r3, [pc, #120]	; (8004564 <uartParse+0x474>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	f5c3 43f4 	rsb	r3, r3, #31232	; 0x7a00
 80044f2:	330f      	adds	r3, #15
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <uartParse+0x470>)
 80044f8:	801a      	strh	r2, [r3, #0]
						ev = evt_readFW;
 80044fa:	2306      	movs	r3, #6
 80044fc:	75fb      	strb	r3, [r7, #23]
 80044fe:	e00e      	b.n	800451e <uartParse+0x42e>
					} else if ( (fwAdr >= OTP_LOCK_BEGIN) && (fwAdr <= OTP_LOCK_END) ) {
 8004500:	4b18      	ldr	r3, [pc, #96]	; (8004564 <uartParse+0x474>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1d      	ldr	r2, [pc, #116]	; (800457c <uartParse+0x48c>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d909      	bls.n	800451e <uartParse+0x42e>
 800450a:	4b16      	ldr	r3, [pc, #88]	; (8004564 <uartParse+0x474>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a1c      	ldr	r2, [pc, #112]	; (8004580 <uartParse+0x490>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d804      	bhi.n	800451e <uartParse+0x42e>
						fwLen = OTP_LOCK_SIZE;
 8004514:	4b12      	ldr	r3, [pc, #72]	; (8004560 <uartParse+0x470>)
 8004516:	2210      	movs	r2, #16
 8004518:	801a      	strh	r2, [r3, #0]
						ev = evt_readFW;
 800451a:	2306      	movs	r3, #6
 800451c:	75fb      	strb	r3, [r7, #23]
					}
				}
			}
			putEvt(ev);
 800451e:	7dfb      	ldrb	r3, [r7, #23]
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff faf3 	bl	8003b0c <putEvt>
 8004526:	e004      	b.n	8004532 <uartParse+0x442>
		} else {
			putEvt(evt_errCmd);
 8004528:	2015      	movs	r0, #21
 800452a:	f7ff faef 	bl	8003b0c <putEvt>
 800452e:	e000      	b.n	8004532 <uartParse+0x442>
			if (bleQueCmdFlag) {
 8004530:	bf00      	nop
		}

#endif
		rxInd = 0;
 8004532:	4b14      	ldr	r3, [pc, #80]	; (8004584 <uartParse+0x494>)
 8004534:	2200      	movs	r2, #0
 8004536:	801a      	strh	r2, [r3, #0]
		memset(rxBuf, 0, sizeof(rxBuf));
 8004538:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800453c:	2100      	movs	r1, #0
 800453e:	4807      	ldr	r0, [pc, #28]	; (800455c <uartParse+0x46c>)
 8004540:	f008 f8e6 	bl	800c710 <memset>
 8004544:	e005      	b.n	8004552 <uartParse+0x462>
	} else rxInd++;
 8004546:	4b0f      	ldr	r3, [pc, #60]	; (8004584 <uartParse+0x494>)
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	3301      	adds	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	4b0d      	ldr	r3, [pc, #52]	; (8004584 <uartParse+0x494>)
 8004550:	801a      	strh	r2, [r3, #0]
	//
	//if (!startAPI) HAL_UART_Receive_IT(huart, &rxByte, 1);
	//

}
 8004552:	371c      	adds	r7, #28
 8004554:	46bd      	mov	sp, r7
 8004556:	bd90      	pop	{r4, r7, pc}
 8004558:	2000002c 	.word	0x2000002c
 800455c:	20000f2c 	.word	0x20000f2c
 8004560:	20000ea4 	.word	0x20000ea4
 8004564:	20000ea0 	.word	0x20000ea0
 8004568:	08010988 	.word	0x08010988
 800456c:	0807ffff 	.word	0x0807ffff
 8004570:	08080000 	.word	0x08080000
 8004574:	1fff77ff 	.word	0x1fff77ff
 8004578:	1fff7a0f 	.word	0x1fff7a0f
 800457c:	1fffbfff 	.word	0x1fffbfff
 8004580:	1fffc00f 	.word	0x1fffc00f
 8004584:	20000670 	.word	0x20000670

08004588 <bleParse>:
//-----------------------------------------------------------------------

#ifdef SET_QUEUE

void bleParse()
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
	if ((rxByteBle > 0x0d) && (rxByteBle < 0x80)) {
 800458e:	4b3a      	ldr	r3, [pc, #232]	; (8004678 <bleParse+0xf0>)
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b0d      	cmp	r3, #13
 8004594:	d91a      	bls.n	80045cc <bleParse+0x44>
 8004596:	4b38      	ldr	r3, [pc, #224]	; (8004678 <bleParse+0xf0>)
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	b25b      	sxtb	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	db15      	blt.n	80045cc <bleParse+0x44>
		if (rxByteBle >= 0x20) adone = 1;
 80045a0:	4b35      	ldr	r3, [pc, #212]	; (8004678 <bleParse+0xf0>)
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	2b1f      	cmp	r3, #31
 80045a6:	d902      	bls.n	80045ae <bleParse+0x26>
 80045a8:	4b34      	ldr	r3, [pc, #208]	; (800467c <bleParse+0xf4>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
		if (adone) rxBufBle[rxIndBle++] = (char)rxByteBle;
 80045ae:	4b33      	ldr	r3, [pc, #204]	; (800467c <bleParse+0xf4>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <bleParse+0x44>
 80045b6:	4b32      	ldr	r3, [pc, #200]	; (8004680 <bleParse+0xf8>)
 80045b8:	881b      	ldrh	r3, [r3, #0]
 80045ba:	1c5a      	adds	r2, r3, #1
 80045bc:	b291      	uxth	r1, r2
 80045be:	4a30      	ldr	r2, [pc, #192]	; (8004680 <bleParse+0xf8>)
 80045c0:	8011      	strh	r1, [r2, #0]
 80045c2:	461a      	mov	r2, r3
 80045c4:	4b2c      	ldr	r3, [pc, #176]	; (8004678 <bleParse+0xf0>)
 80045c6:	7819      	ldrb	r1, [r3, #0]
 80045c8:	4b2e      	ldr	r3, [pc, #184]	; (8004684 <bleParse+0xfc>)
 80045ca:	5499      	strb	r1, [r3, r2]
	}
	if (adone) {
 80045cc:	4b2b      	ldr	r3, [pc, #172]	; (800467c <bleParse+0xf4>)
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d04d      	beq.n	8004670 <bleParse+0xe8>
		if (rxByteBle == 0x0a) {// '\n'
 80045d4:	4b28      	ldr	r3, [pc, #160]	; (8004678 <bleParse+0xf0>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b0a      	cmp	r3, #10
 80045da:	d149      	bne.n	8004670 <bleParse+0xe8>
			if (bleQueAckFlag) {
 80045dc:	4b2a      	ldr	r3, [pc, #168]	; (8004688 <bleParse+0x100>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d039      	beq.n	8004658 <bleParse+0xd0>
				int len = strlen(rxBufBle);
 80045e4:	4827      	ldr	r0, [pc, #156]	; (8004684 <bleParse+0xfc>)
 80045e6:	f7fb fdfb 	bl	80001e0 <strlen>
 80045ea:	4603      	mov	r3, r0
 80045ec:	607b      	str	r3, [r7, #4]
				//            BLE
				char *from = (char *)calloc(1, len + 1);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	3301      	adds	r3, #1
 80045f2:	4619      	mov	r1, r3
 80045f4:	2001      	movs	r0, #1
 80045f6:	f008 f83b 	bl	800c670 <calloc>
 80045fa:	4603      	mov	r3, r0
 80045fc:	603b      	str	r3, [r7, #0]
				if (from) {
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d023      	beq.n	800464c <bleParse+0xc4>
					memcpy(from, rxBufBle, len);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	461a      	mov	r2, r3
 8004608:	491e      	ldr	r1, [pc, #120]	; (8004684 <bleParse+0xfc>)
 800460a:	6838      	ldr	r0, [r7, #0]
 800460c:	f008 f872 	bl	800c6f4 <memcpy>
					if (putRECQ(from, &bleQueAck) < 0) {
 8004610:	491e      	ldr	r1, [pc, #120]	; (800468c <bleParse+0x104>)
 8004612:	6838      	ldr	r0, [r7, #0]
 8004614:	f7ff fb8d 	bl	8003d32 <putRECQ>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	da09      	bge.n	8004632 <bleParse+0xaa>
						devError |= devQue;
 800461e:	4b1c      	ldr	r3, [pc, #112]	; (8004690 <bleParse+0x108>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f043 0304 	orr.w	r3, r3, #4
 8004626:	4a1a      	ldr	r2, [pc, #104]	; (8004690 <bleParse+0x108>)
 8004628:	6013      	str	r3, [r2, #0]
						free(from);
 800462a:	6838      	ldr	r0, [r7, #0]
 800462c:	f008 f85a 	bl	800c6e4 <free>
 8004630:	e012      	b.n	8004658 <bleParse+0xd0>
					} else {
						if (devError & devQue) devError &= ~devQue;
 8004632:	4b17      	ldr	r3, [pc, #92]	; (8004690 <bleParse+0x108>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0304 	and.w	r3, r3, #4
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00c      	beq.n	8004658 <bleParse+0xd0>
 800463e:	4b14      	ldr	r3, [pc, #80]	; (8004690 <bleParse+0x108>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f023 0304 	bic.w	r3, r3, #4
 8004646:	4a12      	ldr	r2, [pc, #72]	; (8004690 <bleParse+0x108>)
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	e005      	b.n	8004658 <bleParse+0xd0>
					}
				} else {
					devError |= devMem;
 800464c:	4b10      	ldr	r3, [pc, #64]	; (8004690 <bleParse+0x108>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f043 0305 	orr.w	r3, r3, #5
 8004654:	4a0e      	ldr	r2, [pc, #56]	; (8004690 <bleParse+0x108>)
 8004656:	6013      	str	r3, [r2, #0]
				}
				//-----------------------------------------------------------------------------
			}
			//
			rxIndBle = 0;
 8004658:	4b09      	ldr	r3, [pc, #36]	; (8004680 <bleParse+0xf8>)
 800465a:	2200      	movs	r2, #0
 800465c:	801a      	strh	r2, [r3, #0]
			adone = 0;
 800465e:	4b07      	ldr	r3, [pc, #28]	; (800467c <bleParse+0xf4>)
 8004660:	2200      	movs	r2, #0
 8004662:	701a      	strb	r2, [r3, #0]
			memset(rxBufBle, 0, sizeof(rxBufBle));
 8004664:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004668:	2100      	movs	r1, #0
 800466a:	4806      	ldr	r0, [pc, #24]	; (8004684 <bleParse+0xfc>)
 800466c:	f008 f850 	bl	800c710 <memset>
		}
	}
}
 8004670:	bf00      	nop
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	200016b8 	.word	0x200016b8
 800467c:	20000e82 	.word	0x20000e82
 8004680:	20000e80 	.word	0x20000e80
 8004684:	20001804 	.word	0x20001804
 8004688:	20000f06 	.word	0x20000f06
 800468c:	20001d48 	.word	0x20001d48
 8004690:	20000674 	.word	0x20000674

08004694 <HAL_UART_RxCpltCallback>:

#endif
//-----------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
	adrByte = NULL;
 800469c:	4b11      	ldr	r3, [pc, #68]	; (80046e4 <HAL_UART_RxCpltCallback+0x50>)
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]

	if (huart->Instance == USART1) {
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a10      	ldr	r2, [pc, #64]	; (80046e8 <HAL_UART_RxCpltCallback+0x54>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d105      	bne.n	80046b8 <HAL_UART_RxCpltCallback+0x24>
		uartParse();
 80046ac:	f7ff fd20 	bl	80040f0 <uartParse>
		//
		adrByte = &rxByte;
 80046b0:	4b0c      	ldr	r3, [pc, #48]	; (80046e4 <HAL_UART_RxCpltCallback+0x50>)
 80046b2:	4a0e      	ldr	r2, [pc, #56]	; (80046ec <HAL_UART_RxCpltCallback+0x58>)
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	e009      	b.n	80046cc <HAL_UART_RxCpltCallback+0x38>
	}
#ifdef SET_QUEUE
	else if(huart->Instance == USART6) {
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a0c      	ldr	r2, [pc, #48]	; (80046f0 <HAL_UART_RxCpltCallback+0x5c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d104      	bne.n	80046cc <HAL_UART_RxCpltCallback+0x38>
		bleParse();
 80046c2:	f7ff ff61 	bl	8004588 <bleParse>
		//
		adrByte = &rxByteBle;
 80046c6:	4b07      	ldr	r3, [pc, #28]	; (80046e4 <HAL_UART_RxCpltCallback+0x50>)
 80046c8:	4a0a      	ldr	r2, [pc, #40]	; (80046f4 <HAL_UART_RxCpltCallback+0x60>)
 80046ca:	601a      	str	r2, [r3, #0]
	}
#endif

	HAL_UART_Receive_IT(huart, adrByte, 1);
 80046cc:	4b05      	ldr	r3, [pc, #20]	; (80046e4 <HAL_UART_RxCpltCallback+0x50>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2201      	movs	r2, #1
 80046d2:	4619      	mov	r1, r3
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f006 ffec 	bl	800b6b2 <HAL_UART_Receive_IT>
}
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	20000e98 	.word	0x20000e98
 80046e8:	40011000 	.word	0x40011000
 80046ec:	20000f2a 	.word	0x20000f2a
 80046f0:	40011400 	.word	0x40011400
 80046f4:	200016b8 	.word	0x200016b8

080046f8 <HAL_UART_ErrorCallback>:
//-----------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
	if ((huart->Instance == USART1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a0c      	ldr	r2, [pc, #48]	; (8004738 <HAL_UART_ErrorCallback+0x40>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d009      	beq.n	800471e <HAL_UART_ErrorCallback+0x26>
			|| (huart->Instance == USART2)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a0b      	ldr	r2, [pc, #44]	; (800473c <HAL_UART_ErrorCallback+0x44>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d004      	beq.n	800471e <HAL_UART_ErrorCallback+0x26>
#ifdef SET_BLE
			|| (huart->Instance == USART6)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a09      	ldr	r2, [pc, #36]	; (8004740 <HAL_UART_ErrorCallback+0x48>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d105      	bne.n	800472a <HAL_UART_ErrorCallback+0x32>
#endif
			) devError |= devUART;
 800471e:	4b09      	ldr	r3, [pc, #36]	; (8004744 <HAL_UART_ErrorCallback+0x4c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	4a07      	ldr	r2, [pc, #28]	; (8004744 <HAL_UART_ErrorCallback+0x4c>)
 8004728:	6013      	str	r3, [r2, #0]
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40011000 	.word	0x40011000
 800473c:	40004400 	.word	0x40004400
 8004740:	40011400 	.word	0x40011400
 8004744:	20000674 	.word	0x20000674

08004748 <HAL_UART_TxCpltCallback>:
//-----------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) uartReady = true;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a0a      	ldr	r2, [pc, #40]	; (8004780 <HAL_UART_TxCpltCallback+0x38>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d103      	bne.n	8004762 <HAL_UART_TxCpltCallback+0x1a>
 800475a:	4b0a      	ldr	r3, [pc, #40]	; (8004784 <HAL_UART_TxCpltCallback+0x3c>)
 800475c:	2201      	movs	r2, #1
 800475e:	701a      	strb	r2, [r3, #0]
#endif
#ifdef SET_BLE
	else
	if (huart->Instance == USART6) bleReady = true;
#endif
}
 8004760:	e007      	b.n	8004772 <HAL_UART_TxCpltCallback+0x2a>
	if (huart->Instance == USART6) bleReady = true;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a08      	ldr	r2, [pc, #32]	; (8004788 <HAL_UART_TxCpltCallback+0x40>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d102      	bne.n	8004772 <HAL_UART_TxCpltCallback+0x2a>
 800476c:	4b07      	ldr	r3, [pc, #28]	; (800478c <HAL_UART_TxCpltCallback+0x44>)
 800476e:	2201      	movs	r2, #1
 8004770:	701a      	strb	r2, [r3, #0]
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40011000 	.word	0x40011000
 8004784:	20000018 	.word	0x20000018
 8004788:	40011400 	.word	0x40011400
 800478c:	20000044 	.word	0x20000044

08004790 <HAL_I2C_ErrorCallback>:
//-----------------------------------------------------------------------------

#if defined(SET_BME280) || defined(SET_SI7021)

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C1) devError |= devI2C;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a07      	ldr	r2, [pc, #28]	; (80047bc <HAL_I2C_ErrorCallback+0x2c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d105      	bne.n	80047ae <HAL_I2C_ErrorCallback+0x1e>
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <HAL_I2C_ErrorCallback+0x30>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f043 030f 	orr.w	r3, r3, #15
 80047aa:	4a05      	ldr	r2, [pc, #20]	; (80047c0 <HAL_I2C_ErrorCallback+0x30>)
 80047ac:	6013      	str	r3, [r2, #0]
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	40005400 	.word	0x40005400
 80047c0:	20000674 	.word	0x20000674

080047c4 <HAL_I2C_MasterTxCpltCallback>:
//-----------------------------------------------------------------------------
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C1) {
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a05      	ldr	r2, [pc, #20]	; (80047e8 <HAL_I2C_MasterTxCpltCallback+0x24>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d102      	bne.n	80047dc <HAL_I2C_MasterTxCpltCallback+0x18>
		i2c_txReady = 1;
 80047d6:	4b05      	ldr	r3, [pc, #20]	; (80047ec <HAL_I2C_MasterTxCpltCallback+0x28>)
 80047d8:	2201      	movs	r2, #1
 80047da:	701a      	strb	r2, [r3, #0]
	}
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40005400 	.word	0x40005400
 80047ec:	20000020 	.word	0x20000020

080047f0 <HAL_I2C_MasterRxCpltCallback>:
//-----------------------------------------------------------------------------
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C1) {
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a05      	ldr	r2, [pc, #20]	; (8004814 <HAL_I2C_MasterRxCpltCallback+0x24>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d102      	bne.n	8004808 <HAL_I2C_MasterRxCpltCallback+0x18>
		i2c_rxReady = 1;
 8004802:	4b05      	ldr	r3, [pc, #20]	; (8004818 <HAL_I2C_MasterRxCpltCallback+0x28>)
 8004804:	2201      	movs	r2, #1
 8004806:	701a      	strb	r2, [r3, #0]
	}
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	40005400 	.word	0x40005400
 8004818:	20000021 	.word	0x20000021

0800481c <HAL_TIM_PeriodElapsedCallback>:

#endif

//-----------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {//   10 .
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a0f      	ldr	r2, [pc, #60]	; (8004868 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d118      	bne.n	8004860 <HAL_TIM_PeriodElapsedCallback+0x44>
		inc_mSecCounter();//mSecCounter++;//+10 ms
 800482e:	f7fe ffa1 	bl	8003774 <inc_mSecCounter>

		if (!(get_mSecCounter() % _1s)) {// 1 seconda
 8004832:	f7fe ff93 	bl	800375c <get_mSecCounter>
 8004836:	4602      	mov	r2, r0
 8004838:	4b0c      	ldr	r3, [pc, #48]	; (800486c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800483a:	fba3 1302 	umull	r1, r3, r3, r2
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	2164      	movs	r1, #100	; 0x64
 8004842:	fb01 f303 	mul.w	r3, r1, r3
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d109      	bne.n	8004860 <HAL_TIM_PeriodElapsedCallback+0x44>
			inc_secCounter();//SecCounter++;
 800484c:	f7fe ffac 	bl	80037a8 <inc_secCounter>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);//set ON/OFF
 8004850:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004854:	4806      	ldr	r0, [pc, #24]	; (8004870 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8004856:	f002 ff30 	bl	80076ba <HAL_GPIO_TogglePin>
#ifndef BOOT_LOADER
			putEvt(evt_sec);
 800485a:	2002      	movs	r0, #2
 800485c:	f7ff f956 	bl	8003b0c <putEvt>
#endif
		}
	}
}
 8004860:	bf00      	nop
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	40000400 	.word	0x40000400
 800486c:	51eb851f 	.word	0x51eb851f
 8004870:	40020800 	.word	0x40020800

08004874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004878:	b672      	cpsid	i
}
 800487a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800487c:	e7fe      	b.n	800487c <Error_Handler+0x8>
	...

08004880 <MQ135_getCorrectionFactor>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The calculated correction factor
//
float MQ135_getCorrectionFactor(float t, float h)
{
 8004880:	b5b0      	push	{r4, r5, r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	ed87 0a01 	vstr	s0, [r7, #4]
 800488a:	edc7 0a00 	vstr	s1, [r7]
  return CORA * t * t - CORB * t + CORC - (h - 33.0) * CORD;
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f7fb fe62 	bl	8000558 <__aeabi_f2d>
 8004894:	a32d      	add	r3, pc, #180	; (adr r3, 800494c <MQ135_getCorrectionFactor+0xcc>)
 8004896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489a:	f7fb feb5 	bl	8000608 <__aeabi_dmul>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	4614      	mov	r4, r2
 80048a4:	461d      	mov	r5, r3
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fb fe56 	bl	8000558 <__aeabi_f2d>
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4620      	mov	r0, r4
 80048b2:	4629      	mov	r1, r5
 80048b4:	f7fb fea8 	bl	8000608 <__aeabi_dmul>
 80048b8:	4602      	mov	r2, r0
 80048ba:	460b      	mov	r3, r1
 80048bc:	4614      	mov	r4, r2
 80048be:	461d      	mov	r5, r3
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f7fb fe49 	bl	8000558 <__aeabi_f2d>
 80048c6:	a323      	add	r3, pc, #140	; (adr r3, 8004954 <MQ135_getCorrectionFactor+0xd4>)
 80048c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048cc:	f7fb fe9c 	bl	8000608 <__aeabi_dmul>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	4620      	mov	r0, r4
 80048d6:	4629      	mov	r1, r5
 80048d8:	f7fb fcde 	bl	8000298 <__aeabi_dsub>
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	4610      	mov	r0, r2
 80048e2:	4619      	mov	r1, r3
 80048e4:	a31d      	add	r3, pc, #116	; (adr r3, 800495c <MQ135_getCorrectionFactor+0xdc>)
 80048e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ea:	f7fb fcd7 	bl	800029c <__adddf3>
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	4614      	mov	r4, r2
 80048f4:	461d      	mov	r5, r3
 80048f6:	6838      	ldr	r0, [r7, #0]
 80048f8:	f7fb fe2e 	bl	8000558 <__aeabi_f2d>
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	4b11      	ldr	r3, [pc, #68]	; (8004948 <MQ135_getCorrectionFactor+0xc8>)
 8004902:	f7fb fcc9 	bl	8000298 <__aeabi_dsub>
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	4610      	mov	r0, r2
 800490c:	4619      	mov	r1, r3
 800490e:	a30c      	add	r3, pc, #48	; (adr r3, 8004940 <MQ135_getCorrectionFactor+0xc0>)
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	f7fb fe78 	bl	8000608 <__aeabi_dmul>
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	4620      	mov	r0, r4
 800491e:	4629      	mov	r1, r5
 8004920:	f7fb fcba 	bl	8000298 <__aeabi_dsub>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	4610      	mov	r0, r2
 800492a:	4619      	mov	r1, r3
 800492c:	f7fc f944 	bl	8000bb8 <__aeabi_d2f>
 8004930:	4603      	mov	r3, r0
 8004932:	ee07 3a90 	vmov	s15, r3
}
 8004936:	eeb0 0a67 	vmov.f32	s0, s15
 800493a:	3708      	adds	r7, #8
 800493c:	46bd      	mov	sp, r7
 800493e:	bdb0      	pop	{r4, r5, r7, pc}
 8004940:	487fcb92 	.word	0x487fcb92
 8004944:	3f5d7dbf 	.word	0x3f5d7dbf
 8004948:	40408000 	.word	0x40408000
 800494c:	8db8bac7 	.word	0x8db8bac7
 8004950:	3f36f006 	.word	0x3f36f006
 8004954:	ec6bce85 	.word	0xec6bce85
 8004958:	3f9bd512 	.word	0x3f9bd512
 800495c:	fa97e133 	.word	0xfa97e133
 8004960:	3ff65379 	.word	0x3ff65379
 8004964:	00000000 	.word	0x00000000

08004968 <MQ135_getResistance>:
//-----------------------------------------------------------------------------
//Get the resistance of the sensor, ie. the measurement value
//return The sensor resistance in kOhm
//
float MQ135_getResistance()
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
  int val = valMQ;//analogRead(pinMQ);
 800496e:	4b20      	ldr	r3, [pc, #128]	; (80049f0 <MQ135_getResistance+0x88>)
 8004970:	881b      	ldrh	r3, [r3, #0]
 8004972:	607b      	str	r3, [r7, #4]

  //return ((1023.0 / (float)val) * 5.0 - 1.0) * RLOAD;
  return ((4095.0 / (float)val) * 5.0 - 1.0) * RLOAD;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	ee07 3a90 	vmov	s15, r3
 800497a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800497e:	ee17 0a90 	vmov	r0, s15
 8004982:	f7fb fde9 	bl	8000558 <__aeabi_f2d>
 8004986:	4602      	mov	r2, r0
 8004988:	460b      	mov	r3, r1
 800498a:	a117      	add	r1, pc, #92	; (adr r1, 80049e8 <MQ135_getResistance+0x80>)
 800498c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004990:	f7fb ff64 	bl	800085c <__aeabi_ddiv>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	4610      	mov	r0, r2
 800499a:	4619      	mov	r1, r3
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	4b14      	ldr	r3, [pc, #80]	; (80049f4 <MQ135_getResistance+0x8c>)
 80049a2:	f7fb fe31 	bl	8000608 <__aeabi_dmul>
 80049a6:	4602      	mov	r2, r0
 80049a8:	460b      	mov	r3, r1
 80049aa:	4610      	mov	r0, r2
 80049ac:	4619      	mov	r1, r3
 80049ae:	f04f 0200 	mov.w	r2, #0
 80049b2:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <MQ135_getResistance+0x90>)
 80049b4:	f7fb fc70 	bl	8000298 <__aeabi_dsub>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	4610      	mov	r0, r2
 80049be:	4619      	mov	r1, r3
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	4b0d      	ldr	r3, [pc, #52]	; (80049fc <MQ135_getResistance+0x94>)
 80049c6:	f7fb fe1f 	bl	8000608 <__aeabi_dmul>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4610      	mov	r0, r2
 80049d0:	4619      	mov	r1, r3
 80049d2:	f7fc f8f1 	bl	8000bb8 <__aeabi_d2f>
 80049d6:	4603      	mov	r3, r0
 80049d8:	ee07 3a90 	vmov	s15, r3
}
 80049dc:	eeb0 0a67 	vmov.f32	s0, s15
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	00000000 	.word	0x00000000
 80049ec:	40affe00 	.word	0x40affe00
 80049f0:	20000a7a 	.word	0x20000a7a
 80049f4:	40140000 	.word	0x40140000
 80049f8:	3ff00000 	.word	0x3ff00000
 80049fc:	40240000 	.word	0x40240000

08004a00 <MQ135_getCorrectedResistance>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The corrected sensor resistance kOhm
//
float MQ135_getCorrectedResistance(float t, float h)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	ed2d 8b02 	vpush	{d8}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004a0e:	edc7 0a00 	vstr	s1, [r7]
  return MQ135_getResistance() / MQ135_getCorrectionFactor(t, h);
 8004a12:	f7ff ffa9 	bl	8004968 <MQ135_getResistance>
 8004a16:	eeb0 8a40 	vmov.f32	s16, s0
 8004a1a:	edd7 0a00 	vldr	s1, [r7]
 8004a1e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004a22:	f7ff ff2d 	bl	8004880 <MQ135_getCorrectionFactor>
 8004a26:	eef0 7a40 	vmov.f32	s15, s0
 8004a2a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8004a2e:	eef0 7a47 	vmov.f32	s15, s14
}
 8004a32:	eeb0 0a67 	vmov.f32	s0, s15
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	ecbd 8b02 	vpop	{d8}
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <MQ135_getPPM>:
//-----------------------------------------------------------------------------
//Get the ppm of CO2 sensed (assuming only CO2 in the air)
//return The ppm of CO2 in the air
//
float MQ135_getPPM()
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  return PARA * pow((MQ135_getResistance() / rzero/*RZERO*/), -PARB);
 8004a44:	f7ff ff90 	bl	8004968 <MQ135_getResistance>
 8004a48:	eeb0 7a40 	vmov.f32	s14, s0
 8004a4c:	4b16      	ldr	r3, [pc, #88]	; (8004aa8 <MQ135_getPPM+0x68>)
 8004a4e:	edd3 7a00 	vldr	s15, [r3]
 8004a52:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004a56:	ee16 0a90 	vmov	r0, s13
 8004a5a:	f7fb fd7d 	bl	8000558 <__aeabi_f2d>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 8004a98 <MQ135_getPPM+0x58>
 8004a66:	ec43 2b10 	vmov	d0, r2, r3
 8004a6a:	f00a fdd7 	bl	800f61c <pow>
 8004a6e:	ec51 0b10 	vmov	r0, r1, d0
 8004a72:	a30b      	add	r3, pc, #44	; (adr r3, 8004aa0 <MQ135_getPPM+0x60>)
 8004a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a78:	f7fb fdc6 	bl	8000608 <__aeabi_dmul>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	460b      	mov	r3, r1
 8004a80:	4610      	mov	r0, r2
 8004a82:	4619      	mov	r1, r3
 8004a84:	f7fc f898 	bl	8000bb8 <__aeabi_d2f>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	ee07 3a90 	vmov	s15, r3
}
 8004a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	f3af 8000 	nop.w
 8004a98:	bf42646d 	.word	0xbf42646d
 8004a9c:	c00626fb 	.word	0xc00626fb
 8004aa0:	490f3d8b 	.word	0x490f3d8b
 8004aa4:	405d2688 	.word	0x405d2688
 8004aa8:	20000060 	.word	0x20000060
 8004aac:	00000000 	.word	0x00000000

08004ab0 <MQ135_getCorrectedPPM>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The ppm of CO2 in the air
//
float MQ135_getCorrectedPPM(float t, float h)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	ed87 0a01 	vstr	s0, [r7, #4]
 8004aba:	edc7 0a00 	vstr	s1, [r7]
  return PARA * pow((MQ135_getCorrectedResistance(t, h) / rzero/*RZERO*/), -PARB);
 8004abe:	edd7 0a00 	vldr	s1, [r7]
 8004ac2:	ed97 0a01 	vldr	s0, [r7, #4]
 8004ac6:	f7ff ff9b 	bl	8004a00 <MQ135_getCorrectedResistance>
 8004aca:	eeb0 7a40 	vmov.f32	s14, s0
 8004ace:	4b18      	ldr	r3, [pc, #96]	; (8004b30 <MQ135_getCorrectedPPM+0x80>)
 8004ad0:	edd3 7a00 	vldr	s15, [r3]
 8004ad4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004ad8:	ee16 0a90 	vmov	r0, s13
 8004adc:	f7fb fd3c 	bl	8000558 <__aeabi_f2d>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8004b20 <MQ135_getCorrectedPPM+0x70>
 8004ae8:	ec43 2b10 	vmov	d0, r2, r3
 8004aec:	f00a fd96 	bl	800f61c <pow>
 8004af0:	ec51 0b10 	vmov	r0, r1, d0
 8004af4:	a30c      	add	r3, pc, #48	; (adr r3, 8004b28 <MQ135_getCorrectedPPM+0x78>)
 8004af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afa:	f7fb fd85 	bl	8000608 <__aeabi_dmul>
 8004afe:	4602      	mov	r2, r0
 8004b00:	460b      	mov	r3, r1
 8004b02:	4610      	mov	r0, r2
 8004b04:	4619      	mov	r1, r3
 8004b06:	f7fc f857 	bl	8000bb8 <__aeabi_d2f>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	ee07 3a90 	vmov	s15, r3
}
 8004b10:	eeb0 0a67 	vmov.f32	s0, s15
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	f3af 8000 	nop.w
 8004b20:	bf42646d 	.word	0xbf42646d
 8004b24:	c00626fb 	.word	0xc00626fb
 8004b28:	490f3d8b 	.word	0x490f3d8b
 8004b2c:	405d2688 	.word	0x405d2688
 8004b30:	20000060 	.word	0x20000060
 8004b34:	00000000 	.word	0x00000000

08004b38 <MQ135_getRZero>:
//-----------------------------------------------------------------------------
//Get the resistance RZero of the sensor for calibration purposes
//return The sensor resistance RZero in kOhm
//
float MQ135_getRZero()
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  return MQ135_getResistance() * pow((ATMOCO2 / PARA), (1.0 / PARB));
 8004b3c:	f7ff ff14 	bl	8004968 <MQ135_getResistance>
 8004b40:	ee10 3a10 	vmov	r3, s0
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7fb fd07 	bl	8000558 <__aeabi_f2d>
 8004b4a:	a309      	add	r3, pc, #36	; (adr r3, 8004b70 <MQ135_getRZero+0x38>)
 8004b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b50:	f7fb fd5a 	bl	8000608 <__aeabi_dmul>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4610      	mov	r0, r2
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	f7fc f82c 	bl	8000bb8 <__aeabi_d2f>
 8004b60:	4603      	mov	r3, r0
 8004b62:	ee07 3a90 	vmov	s15, r3
}
 8004b66:	eeb0 0a67 	vmov.f32	s0, s15
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	f3af 8000 	nop.w
 8004b70:	3d9f968c 	.word	0x3d9f968c
 8004b74:	3ff92155 	.word	0x3ff92155

08004b78 <MQ135_getCorrectedRZero>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The corrected sensor resistance RZero in kOhm
//
float MQ135_getCorrectedRZero(float t, float h)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004b82:	edc7 0a00 	vstr	s1, [r7]
  return MQ135_getCorrectedResistance(t, h) * pow((ATMOCO2 / PARA), (1.0 / PARB));
 8004b86:	edd7 0a00 	vldr	s1, [r7]
 8004b8a:	ed97 0a01 	vldr	s0, [r7, #4]
 8004b8e:	f7ff ff37 	bl	8004a00 <MQ135_getCorrectedResistance>
 8004b92:	ee10 3a10 	vmov	r3, s0
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7fb fcde 	bl	8000558 <__aeabi_f2d>
 8004b9c:	a30a      	add	r3, pc, #40	; (adr r3, 8004bc8 <MQ135_getCorrectedRZero+0x50>)
 8004b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba2:	f7fb fd31 	bl	8000608 <__aeabi_dmul>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4610      	mov	r0, r2
 8004bac:	4619      	mov	r1, r3
 8004bae:	f7fc f803 	bl	8000bb8 <__aeabi_d2f>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	ee07 3a90 	vmov	s15, r3
}
 8004bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	f3af 8000 	nop.w
 8004bc8:	3d9f968c 	.word	0x3d9f968c
 8004bcc:	3ff92155 	.word	0x3ff92155

08004bd0 <ppmColor>:
//-----------------------------------------------------------------------------
uint16_t ppmColor(float p)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	ed87 0a01 	vstr	s0, [r7, #4]
// ppm = 0..400 - OK (green)
// ppm = 400..600 +- (yellow)
// ppm = 600..1000 - (magenta)
// ppm = 1000.. -- (red)
uint16_t ret = GREEN;
 8004bda:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8004bde:	81fb      	strh	r3, [r7, #14]

	if ((p > 400.0) && (p < 600)) ret = YELLOW;
 8004be0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004be4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8004c60 <ppmColor+0x90>
 8004be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf0:	dd0c      	ble.n	8004c0c <ppmColor+0x3c>
 8004bf2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bf6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004c64 <ppmColor+0x94>
 8004bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c02:	d503      	bpl.n	8004c0c <ppmColor+0x3c>
 8004c04:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004c08:	81fb      	strh	r3, [r7, #14]
 8004c0a:	e021      	b.n	8004c50 <ppmColor+0x80>
	else
	if ((p > 600.0) && (p < 1000)) ret = MAGENTA;
 8004c0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c10:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004c64 <ppmColor+0x94>
 8004c14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c1c:	dd0c      	ble.n	8004c38 <ppmColor+0x68>
 8004c1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c22:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8004c68 <ppmColor+0x98>
 8004c26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c2e:	d503      	bpl.n	8004c38 <ppmColor+0x68>
 8004c30:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8004c34:	81fb      	strh	r3, [r7, #14]
 8004c36:	e00b      	b.n	8004c50 <ppmColor+0x80>
	else
	if (p > 1000.0) ret = RED;
 8004c38:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c3c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004c68 <ppmColor+0x98>
 8004c40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c48:	dd02      	ble.n	8004c50 <ppmColor+0x80>
 8004c4a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004c4e:	81fb      	strh	r3, [r7, #14]

	return ret;
 8004c50:	89fb      	ldrh	r3, [r7, #14]
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	43c80000 	.word	0x43c80000
 8004c64:	44160000 	.word	0x44160000
 8004c68:	447a0000 	.word	0x447a0000

08004c6c <SF04_CheckCrc>:

//-----------------------------------------------------------------------------
//       ( P(x)=x^8+x^5+x^4+1 = 0x131)
//
uint8_t SF04_CheckCrc(uint8_t *data, uint8_t len)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	70fb      	strb	r3, [r7, #3]
uint8_t i, crc = 0;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < len; ++i) {
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	73fb      	strb	r3, [r7, #15]
 8004c80:	e021      	b.n	8004cc6 <SF04_CheckCrc+0x5a>
		crc ^= data[i];
 8004c82:	7bfb      	ldrb	r3, [r7, #15]
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	4413      	add	r3, r2
 8004c88:	781a      	ldrb	r2, [r3, #0]
 8004c8a:	7bbb      	ldrb	r3, [r7, #14]
 8004c8c:	4053      	eors	r3, r2
 8004c8e:	73bb      	strb	r3, [r7, #14]
		for (uint8_t bit = 8; bit > 0; --bit) {
 8004c90:	2308      	movs	r3, #8
 8004c92:	737b      	strb	r3, [r7, #13]
 8004c94:	e011      	b.n	8004cba <SF04_CheckCrc+0x4e>
			if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 8004c96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	da07      	bge.n	8004cae <SF04_CheckCrc+0x42>
 8004c9e:	7bbb      	ldrb	r3, [r7, #14]
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	b25b      	sxtb	r3, r3
 8004ca4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8004ca8:	b25b      	sxtb	r3, r3
 8004caa:	73bb      	strb	r3, [r7, #14]
 8004cac:	e002      	b.n	8004cb4 <SF04_CheckCrc+0x48>
					   else crc = (crc << 1);
 8004cae:	7bbb      	ldrb	r3, [r7, #14]
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	73bb      	strb	r3, [r7, #14]
		for (uint8_t bit = 8; bit > 0; --bit) {
 8004cb4:	7b7b      	ldrb	r3, [r7, #13]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	737b      	strb	r3, [r7, #13]
 8004cba:	7b7b      	ldrb	r3, [r7, #13]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1ea      	bne.n	8004c96 <SF04_CheckCrc+0x2a>
	for (i = 0; i < len; ++i) {
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	73fb      	strb	r3, [r7, #15]
 8004cc6:	7bfa      	ldrb	r2, [r7, #15]
 8004cc8:	78fb      	ldrb	r3, [r7, #3]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d3d9      	bcc.n	8004c82 <SF04_CheckCrc+0x16>
		}
	}

	return crc;
 8004cce:	7bbb      	ldrb	r3, [r7, #14]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <si7021_reset>:
//-----------------------------------------------------------------------------
//      
//
void si7021_reset()
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af02      	add	r7, sp, #8
uint8_t reg = SI_RESET;
 8004ce2:	23fe      	movs	r3, #254	; 0xfe
 8004ce4:	71fb      	strb	r3, [r7, #7]
//uint32_t sch = min_wait_ms;

	//while (!i2c_txReady && --sch) { HAL_Delay(1); }
	//if (!sch) devError |= HAL_TIMEOUT;
	//else {
		i2c_txReady = 0;
 8004ce6:	4b0d      	ldr	r3, [pc, #52]	; (8004d1c <si7021_reset+0x40>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	701a      	strb	r2, [r3, #0]
		if (HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms) != HAL_OK) devError |= devI2C;
 8004cec:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <si7021_reset+0x44>)
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	4b0c      	ldr	r3, [pc, #48]	; (8004d24 <si7021_reset+0x48>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	1dfa      	adds	r2, r7, #7
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	2180      	movs	r1, #128	; 0x80
 8004cfc:	f002 fe54 	bl	80079a8 <HAL_I2C_Master_Transmit>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d005      	beq.n	8004d12 <si7021_reset+0x36>
 8004d06:	4b08      	ldr	r3, [pc, #32]	; (8004d28 <si7021_reset+0x4c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f043 030f 	orr.w	r3, r3, #15
 8004d0e:	4a06      	ldr	r2, [pc, #24]	; (8004d28 <si7021_reset+0x4c>)
 8004d10:	6013      	str	r3, [r2, #0]
	//}
}
 8004d12:	bf00      	nop
 8004d14:	3708      	adds	r7, #8
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000020 	.word	0x20000020
 8004d20:	2000001c 	.word	0x2000001c
 8004d24:	0801450c 	.word	0x0801450c
 8004d28:	20000674 	.word	0x20000674

08004d2c <si7021_read_raw_rh>:
//          
//       ''  ,
//          devError
//
void si7021_read_raw_rh(uint8_t *data_h, uint8_t *data_l)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
uint8_t reg = SI_HUMI_READ;
 8004d36:	23e5      	movs	r3, #229	; 0xe5
 8004d38:	73fb      	strb	r3, [r7, #15]

	HAL_StatusTypeDef rt = HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms);
 8004d3a:	4b2e      	ldr	r3, [pc, #184]	; (8004df4 <si7021_read_raw_rh+0xc8>)
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	4b2e      	ldr	r3, [pc, #184]	; (8004df8 <si7021_read_raw_rh+0xcc>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f107 020f 	add.w	r2, r7, #15
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	2301      	movs	r3, #1
 8004d4a:	2180      	movs	r1, #128	; 0x80
 8004d4c:	f002 fe2c 	bl	80079a8 <HAL_I2C_Master_Transmit>
 8004d50:	4603      	mov	r3, r0
 8004d52:	75fb      	strb	r3, [r7, #23]
	i2c_rxReady = 0;
 8004d54:	4b29      	ldr	r3, [pc, #164]	; (8004dfc <si7021_read_raw_rh+0xd0>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	701a      	strb	r2, [r3, #0]
    rt |= HAL_I2C_Master_Receive_DMA(portI2C, SI7021_ADDRESS << 1, si_ack, 3);
 8004d5a:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <si7021_read_raw_rh+0xc8>)
 8004d5c:	6818      	ldr	r0, [r3, #0]
 8004d5e:	2303      	movs	r3, #3
 8004d60:	4a27      	ldr	r2, [pc, #156]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004d62:	2180      	movs	r1, #128	; 0x80
 8004d64:	f002 ff1e 	bl	8007ba4 <HAL_I2C_Master_Receive_DMA>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	7dfb      	ldrb	r3, [r7, #23]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	75fb      	strb	r3, [r7, #23]
    uint32_t sch = min_wait_ms;
 8004d72:	4b21      	ldr	r3, [pc, #132]	; (8004df8 <si7021_read_raw_rh+0xcc>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	613b      	str	r3, [r7, #16]
    while (!i2c_rxReady && --sch) { HAL_Delay(1); }
 8004d78:	e002      	b.n	8004d80 <si7021_read_raw_rh+0x54>
 8004d7a:	2001      	movs	r0, #1
 8004d7c:	f000 fed6 	bl	8005b2c <HAL_Delay>
 8004d80:	4b1e      	ldr	r3, [pc, #120]	; (8004dfc <si7021_read_raw_rh+0xd0>)
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d105      	bne.n	8004d94 <si7021_read_raw_rh+0x68>
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	613b      	str	r3, [r7, #16]
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1f2      	bne.n	8004d7a <si7021_read_raw_rh+0x4e>
    if (!sch) rt = HAL_TIMEOUT;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <si7021_read_raw_rh+0x72>
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	75fb      	strb	r3, [r7, #23]
	//rt |= HAL_I2C_Master_Receive(portI2C, SI7021_ADDRESS << 1, ack, sizeof(ack), max_wait_ms);
	//i2c_rxReady = 1;
    if (!rt) {
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d11c      	bne.n	8004dde <si7021_read_raw_rh+0xb2>
    	si_ack[3] = SF04_CheckCrc(si_ack, 2);
 8004da4:	2102      	movs	r1, #2
 8004da6:	4816      	ldr	r0, [pc, #88]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004da8:	f7ff ff60 	bl	8004c6c <SF04_CheckCrc>
 8004dac:	4603      	mov	r3, r0
 8004dae:	461a      	mov	r2, r3
 8004db0:	4b13      	ldr	r3, [pc, #76]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004db2:	70da      	strb	r2, [r3, #3]
    	if (si_ack[3] == si_ack[2]) {
 8004db4:	4b12      	ldr	r3, [pc, #72]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004db6:	78da      	ldrb	r2, [r3, #3]
 8004db8:	4b11      	ldr	r3, [pc, #68]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004dba:	789b      	ldrb	r3, [r3, #2]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d108      	bne.n	8004dd2 <si7021_read_raw_rh+0xa6>
    		*data_h = si_ack[0];
 8004dc0:	4b0f      	ldr	r3, [pc, #60]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004dc2:	781a      	ldrb	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	701a      	strb	r2, [r3, #0]
    		*data_l = si_ack[1];
 8004dc8:	4b0d      	ldr	r3, [pc, #52]	; (8004e00 <si7021_read_raw_rh+0xd4>)
 8004dca:	785a      	ldrb	r2, [r3, #1]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	701a      	strb	r2, [r3, #0]
 8004dd0:	e005      	b.n	8004dde <si7021_read_raw_rh+0xb2>
    	} else devError |= devCRC;
 8004dd2:	4b0c      	ldr	r3, [pc, #48]	; (8004e04 <si7021_read_raw_rh+0xd8>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f043 0310 	orr.w	r3, r3, #16
 8004dda:	4a0a      	ldr	r2, [pc, #40]	; (8004e04 <si7021_read_raw_rh+0xd8>)
 8004ddc:	6013      	str	r3, [r2, #0]
    }
    devError |= rt;
 8004dde:	7dfa      	ldrb	r2, [r7, #23]
 8004de0:	4b08      	ldr	r3, [pc, #32]	; (8004e04 <si7021_read_raw_rh+0xd8>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	4a07      	ldr	r2, [pc, #28]	; (8004e04 <si7021_read_raw_rh+0xd8>)
 8004de8:	6013      	str	r3, [r2, #0]
}
 8004dea:	bf00      	nop
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	2000001c 	.word	0x2000001c
 8004df8:	0801450c 	.word	0x0801450c
 8004dfc:	20000021 	.word	0x20000021
 8004e00:	20000f10 	.word	0x20000f10
 8004e04:	20000674 	.word	0x20000674

08004e08 <si7021_read_raw_temp>:
//          
//       ''  ,
//          devError
//
void si7021_read_raw_temp(uint8_t *data_h, uint8_t *data_l)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
uint8_t reg = SI_TEMP_READ;
 8004e12:	23e3      	movs	r3, #227	; 0xe3
 8004e14:	72fb      	strb	r3, [r7, #11]
uint8_t *uk = &si_ack[4];
 8004e16:	4b30      	ldr	r3, [pc, #192]	; (8004ed8 <si7021_read_raw_temp+0xd0>)
 8004e18:	60fb      	str	r3, [r7, #12]

	HAL_StatusTypeDef rt = HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms);
 8004e1a:	4b30      	ldr	r3, [pc, #192]	; (8004edc <si7021_read_raw_temp+0xd4>)
 8004e1c:	6818      	ldr	r0, [r3, #0]
 8004e1e:	4b30      	ldr	r3, [pc, #192]	; (8004ee0 <si7021_read_raw_temp+0xd8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f107 020b 	add.w	r2, r7, #11
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	2301      	movs	r3, #1
 8004e2a:	2180      	movs	r1, #128	; 0x80
 8004e2c:	f002 fdbc 	bl	80079a8 <HAL_I2C_Master_Transmit>
 8004e30:	4603      	mov	r3, r0
 8004e32:	75fb      	strb	r3, [r7, #23]
	i2c_rxReady = 0;
 8004e34:	4b2b      	ldr	r3, [pc, #172]	; (8004ee4 <si7021_read_raw_temp+0xdc>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	701a      	strb	r2, [r3, #0]
	rt |= HAL_I2C_Master_Receive_DMA(portI2C, SI7021_ADDRESS << 1, uk, 3);
 8004e3a:	4b28      	ldr	r3, [pc, #160]	; (8004edc <si7021_read_raw_temp+0xd4>)
 8004e3c:	6818      	ldr	r0, [r3, #0]
 8004e3e:	2303      	movs	r3, #3
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	2180      	movs	r1, #128	; 0x80
 8004e44:	f002 feae 	bl	8007ba4 <HAL_I2C_Master_Receive_DMA>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	7dfb      	ldrb	r3, [r7, #23]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	75fb      	strb	r3, [r7, #23]
	uint32_t sch = max_wait_ms;
 8004e52:	4b25      	ldr	r3, [pc, #148]	; (8004ee8 <si7021_read_raw_temp+0xe0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	613b      	str	r3, [r7, #16]
	while (!i2c_rxReady && --sch) { HAL_Delay(1); }
 8004e58:	e002      	b.n	8004e60 <si7021_read_raw_temp+0x58>
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	f000 fe66 	bl	8005b2c <HAL_Delay>
 8004e60:	4b20      	ldr	r3, [pc, #128]	; (8004ee4 <si7021_read_raw_temp+0xdc>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d105      	bne.n	8004e74 <si7021_read_raw_temp+0x6c>
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	613b      	str	r3, [r7, #16]
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1f2      	bne.n	8004e5a <si7021_read_raw_temp+0x52>
	if (!sch) rt = HAL_TIMEOUT;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <si7021_read_raw_temp+0x76>
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	75fb      	strb	r3, [r7, #23]
	//rt |= HAL_I2C_Master_Receive(portI2C, SI7021_ADDRESS << 1, ack, sizeof(ack), max_wait_ms);
	//i2c_rxReady = 1;
	if (!rt) {
 8004e7e:	7dfb      	ldrb	r3, [r7, #23]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d11f      	bne.n	8004ec4 <si7021_read_raw_temp+0xbc>
		si_ack[7] = SF04_CheckCrc(uk, 2);
 8004e84:	2102      	movs	r1, #2
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f7ff fef0 	bl	8004c6c <SF04_CheckCrc>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4b16      	ldr	r3, [pc, #88]	; (8004eec <si7021_read_raw_temp+0xe4>)
 8004e92:	71da      	strb	r2, [r3, #7]
		if (si_ack[7] == *(uk + 2)) {
 8004e94:	4b15      	ldr	r3, [pc, #84]	; (8004eec <si7021_read_raw_temp+0xe4>)
 8004e96:	79da      	ldrb	r2, [r3, #7]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	3302      	adds	r3, #2
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d10a      	bne.n	8004eb8 <si7021_read_raw_temp+0xb0>
			*data_h = *uk++;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	60fa      	str	r2, [r7, #12]
 8004ea8:	781a      	ldrb	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	701a      	strb	r2, [r3, #0]
			*data_l = *uk;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	701a      	strb	r2, [r3, #0]
 8004eb6:	e005      	b.n	8004ec4 <si7021_read_raw_temp+0xbc>
		} else devError |= devCRC;
 8004eb8:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <si7021_read_raw_temp+0xe8>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f043 0310 	orr.w	r3, r3, #16
 8004ec0:	4a0b      	ldr	r2, [pc, #44]	; (8004ef0 <si7021_read_raw_temp+0xe8>)
 8004ec2:	6013      	str	r3, [r2, #0]
	}
	devError |= rt;
 8004ec4:	7dfa      	ldrb	r2, [r7, #23]
 8004ec6:	4b0a      	ldr	r3, [pc, #40]	; (8004ef0 <si7021_read_raw_temp+0xe8>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	4a08      	ldr	r2, [pc, #32]	; (8004ef0 <si7021_read_raw_temp+0xe8>)
 8004ece:	6013      	str	r3, [r2, #0]
}
 8004ed0:	bf00      	nop
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	20000f14 	.word	0x20000f14
 8004edc:	2000001c 	.word	0x2000001c
 8004ee0:	0801450c 	.word	0x0801450c
 8004ee4:	20000021 	.word	0x20000021
 8004ee8:	08014510 	.word	0x08014510
 8004eec:	20000f10 	.word	0x20000f10
 8004ef0:	20000674 	.word	0x20000674
 8004ef4:	00000000 	.word	0x00000000

08004ef8 <si7021_read_temp>:
//----------------------------------------------------------------------------------
//     ''     
//
void si7021_read_temp()
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
uint8_t dataH, dataL;
float val;

	si7021_read_raw_temp(&dataH, &dataL);
 8004efe:	1cba      	adds	r2, r7, #2
 8004f00:	1cfb      	adds	r3, r7, #3
 8004f02:	4611      	mov	r1, r2
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7ff ff7f 	bl	8004e08 <si7021_read_raw_temp>
	if (devError & devI2C) {
 8004f0a:	4b23      	ldr	r3, [pc, #140]	; (8004f98 <si7021_read_temp+0xa0>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 030f 	and.w	r3, r3, #15
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d004      	beq.n	8004f20 <si7021_read_temp+0x28>
		sens.temp = 0.0;
 8004f16:	4b21      	ldr	r3, [pc, #132]	; (8004f9c <si7021_read_temp+0xa4>)
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	605a      	str	r2, [r3, #4]
	} else {
		val = dataH * 256 + dataL;
		sens.temp = ((val * 175.72) / 65536.0) - 46.85;
	}
}
 8004f1e:	e02c      	b.n	8004f7a <si7021_read_temp+0x82>
		val = dataH * 256 + dataL;
 8004f20:	78fb      	ldrb	r3, [r7, #3]
 8004f22:	021b      	lsls	r3, r3, #8
 8004f24:	78ba      	ldrb	r2, [r7, #2]
 8004f26:	4413      	add	r3, r2
 8004f28:	ee07 3a90 	vmov	s15, r3
 8004f2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f30:	edc7 7a01 	vstr	s15, [r7, #4]
		sens.temp = ((val * 175.72) / 65536.0) - 46.85;
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f7fb fb0f 	bl	8000558 <__aeabi_f2d>
 8004f3a:	a313      	add	r3, pc, #76	; (adr r3, 8004f88 <si7021_read_temp+0x90>)
 8004f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f40:	f7fb fb62 	bl	8000608 <__aeabi_dmul>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4610      	mov	r0, r2
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	4b13      	ldr	r3, [pc, #76]	; (8004fa0 <si7021_read_temp+0xa8>)
 8004f52:	f7fb fc83 	bl	800085c <__aeabi_ddiv>
 8004f56:	4602      	mov	r2, r0
 8004f58:	460b      	mov	r3, r1
 8004f5a:	4610      	mov	r0, r2
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	a30c      	add	r3, pc, #48	; (adr r3, 8004f90 <si7021_read_temp+0x98>)
 8004f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f64:	f7fb f998 	bl	8000298 <__aeabi_dsub>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4610      	mov	r0, r2
 8004f6e:	4619      	mov	r1, r3
 8004f70:	f7fb fe22 	bl	8000bb8 <__aeabi_d2f>
 8004f74:	4603      	mov	r3, r0
 8004f76:	4a09      	ldr	r2, [pc, #36]	; (8004f9c <si7021_read_temp+0xa4>)
 8004f78:	6053      	str	r3, [r2, #4]
}
 8004f7a:	bf00      	nop
 8004f7c:	3708      	adds	r7, #8
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	f3af 8000 	nop.w
 8004f88:	3d70a3d7 	.word	0x3d70a3d7
 8004f8c:	4065f70a 	.word	0x4065f70a
 8004f90:	cccccccd 	.word	0xcccccccd
 8004f94:	40476ccc 	.word	0x40476ccc
 8004f98:	20000674 	.word	0x20000674
 8004f9c:	20000f08 	.word	0x20000f08
 8004fa0:	40f00000 	.word	0x40f00000

08004fa4 <si7021_read_humi>:
//----------------------------------------------------------------------------------
//     ''    
//
void si7021_read_humi()
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
uint8_t dataH, dataL;
float val;

	si7021_read_raw_rh(&dataH, &dataL);
 8004faa:	1cba      	adds	r2, r7, #2
 8004fac:	1cfb      	adds	r3, r7, #3
 8004fae:	4611      	mov	r1, r2
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff febb 	bl	8004d2c <si7021_read_raw_rh>
	if (devError & devI2C) {
 8004fb6:	4b1e      	ldr	r3, [pc, #120]	; (8005030 <si7021_read_humi+0x8c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d004      	beq.n	8004fcc <si7021_read_humi+0x28>
		sens.humi = 0.0;
 8004fc2:	4b1c      	ldr	r3, [pc, #112]	; (8005034 <si7021_read_humi+0x90>)
 8004fc4:	f04f 0200 	mov.w	r2, #0
 8004fc8:	601a      	str	r2, [r3, #0]
	} else {
		val = dataH * 256 + dataL;
		sens.humi = ((val * 125.0)/65536.0) - 6.0;
	}
}
 8004fca:	e02c      	b.n	8005026 <si7021_read_humi+0x82>
		val = dataH * 256 + dataL;
 8004fcc:	78fb      	ldrb	r3, [r7, #3]
 8004fce:	021b      	lsls	r3, r3, #8
 8004fd0:	78ba      	ldrb	r2, [r7, #2]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	ee07 3a90 	vmov	s15, r3
 8004fd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fdc:	edc7 7a01 	vstr	s15, [r7, #4]
		sens.humi = ((val * 125.0)/65536.0) - 6.0;
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f7fb fab9 	bl	8000558 <__aeabi_f2d>
 8004fe6:	f04f 0200 	mov.w	r2, #0
 8004fea:	4b13      	ldr	r3, [pc, #76]	; (8005038 <si7021_read_humi+0x94>)
 8004fec:	f7fb fb0c 	bl	8000608 <__aeabi_dmul>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	4b0f      	ldr	r3, [pc, #60]	; (800503c <si7021_read_humi+0x98>)
 8004ffe:	f7fb fc2d 	bl	800085c <__aeabi_ddiv>
 8005002:	4602      	mov	r2, r0
 8005004:	460b      	mov	r3, r1
 8005006:	4610      	mov	r0, r2
 8005008:	4619      	mov	r1, r3
 800500a:	f04f 0200 	mov.w	r2, #0
 800500e:	4b0c      	ldr	r3, [pc, #48]	; (8005040 <si7021_read_humi+0x9c>)
 8005010:	f7fb f942 	bl	8000298 <__aeabi_dsub>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	4610      	mov	r0, r2
 800501a:	4619      	mov	r1, r3
 800501c:	f7fb fdcc 	bl	8000bb8 <__aeabi_d2f>
 8005020:	4603      	mov	r3, r0
 8005022:	4a04      	ldr	r2, [pc, #16]	; (8005034 <si7021_read_humi+0x90>)
 8005024:	6013      	str	r3, [r2, #0]
}
 8005026:	bf00      	nop
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000674 	.word	0x20000674
 8005034:	20000f08 	.word	0x20000f08
 8005038:	405f4000 	.word	0x405f4000
 800503c:	40f00000 	.word	0x40f00000
 8005040:	40180000 	.word	0x40180000

08005044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800504a:	2300      	movs	r3, #0
 800504c:	607b      	str	r3, [r7, #4]
 800504e:	4b13      	ldr	r3, [pc, #76]	; (800509c <HAL_MspInit+0x58>)
 8005050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005052:	4a12      	ldr	r2, [pc, #72]	; (800509c <HAL_MspInit+0x58>)
 8005054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005058:	6453      	str	r3, [r2, #68]	; 0x44
 800505a:	4b10      	ldr	r3, [pc, #64]	; (800509c <HAL_MspInit+0x58>)
 800505c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005062:	607b      	str	r3, [r7, #4]
 8005064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005066:	2300      	movs	r3, #0
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	4b0c      	ldr	r3, [pc, #48]	; (800509c <HAL_MspInit+0x58>)
 800506c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506e:	4a0b      	ldr	r2, [pc, #44]	; (800509c <HAL_MspInit+0x58>)
 8005070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005074:	6413      	str	r3, [r2, #64]	; 0x40
 8005076:	4b09      	ldr	r3, [pc, #36]	; (800509c <HAL_MspInit+0x58>)
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8005082:	2200      	movs	r2, #0
 8005084:	2100      	movs	r1, #0
 8005086:	2004      	movs	r0, #4
 8005088:	f001 fb05 	bl	8006696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800508c:	2004      	movs	r0, #4
 800508e:	f001 fb1e 	bl	80066ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005092:	bf00      	nop
 8005094:	3708      	adds	r7, #8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40023800 	.word	0x40023800

080050a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	; 0x28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050a8:	f107 0314 	add.w	r3, r7, #20
 80050ac:	2200      	movs	r2, #0
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	605a      	str	r2, [r3, #4]
 80050b2:	609a      	str	r2, [r3, #8]
 80050b4:	60da      	str	r2, [r3, #12]
 80050b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1b      	ldr	r2, [pc, #108]	; (800512c <HAL_ADC_MspInit+0x8c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d12f      	bne.n	8005122 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */
#ifdef SET_MQ135
  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80050c2:	2300      	movs	r3, #0
 80050c4:	613b      	str	r3, [r7, #16]
 80050c6:	4b1a      	ldr	r3, [pc, #104]	; (8005130 <HAL_ADC_MspInit+0x90>)
 80050c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ca:	4a19      	ldr	r2, [pc, #100]	; (8005130 <HAL_ADC_MspInit+0x90>)
 80050cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050d0:	6453      	str	r3, [r2, #68]	; 0x44
 80050d2:	4b17      	ldr	r3, [pc, #92]	; (8005130 <HAL_ADC_MspInit+0x90>)
 80050d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050da:	613b      	str	r3, [r7, #16]
 80050dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	4b13      	ldr	r3, [pc, #76]	; (8005130 <HAL_ADC_MspInit+0x90>)
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	4a12      	ldr	r2, [pc, #72]	; (8005130 <HAL_ADC_MspInit+0x90>)
 80050e8:	f043 0301 	orr.w	r3, r3, #1
 80050ec:	6313      	str	r3, [r2, #48]	; 0x30
 80050ee:	4b10      	ldr	r3, [pc, #64]	; (8005130 <HAL_ADC_MspInit+0x90>)
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	60fb      	str	r3, [r7, #12]
 80050f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80050fa:	2302      	movs	r3, #2
 80050fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050fe:	2303      	movs	r3, #3
 8005100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005102:	2300      	movs	r3, #0
 8005104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005106:	f107 0314 	add.w	r3, r7, #20
 800510a:	4619      	mov	r1, r3
 800510c:	4809      	ldr	r0, [pc, #36]	; (8005134 <HAL_ADC_MspInit+0x94>)
 800510e:	f002 f91f 	bl	8007350 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8005112:	2200      	movs	r2, #0
 8005114:	2101      	movs	r1, #1
 8005116:	2012      	movs	r0, #18
 8005118:	f001 fabd 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800511c:	2012      	movs	r0, #18
 800511e:	f001 fad6 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */
#endif
  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005122:	bf00      	nop
 8005124:	3728      	adds	r7, #40	; 0x28
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	40012000 	.word	0x40012000
 8005130:	40023800 	.word	0x40023800
 8005134:	40020000 	.word	0x40020000

08005138 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b08a      	sub	sp, #40	; 0x28
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005140:	f107 0314 	add.w	r3, r7, #20
 8005144:	2200      	movs	r2, #0
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	605a      	str	r2, [r3, #4]
 800514a:	609a      	str	r2, [r3, #8]
 800514c:	60da      	str	r2, [r3, #12]
 800514e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a50      	ldr	r2, [pc, #320]	; (8005298 <HAL_I2C_MspInit+0x160>)
 8005156:	4293      	cmp	r3, r2
 8005158:	f040 8099 	bne.w	800528e <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800515c:	2300      	movs	r3, #0
 800515e:	613b      	str	r3, [r7, #16]
 8005160:	4b4e      	ldr	r3, [pc, #312]	; (800529c <HAL_I2C_MspInit+0x164>)
 8005162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005164:	4a4d      	ldr	r2, [pc, #308]	; (800529c <HAL_I2C_MspInit+0x164>)
 8005166:	f043 0302 	orr.w	r3, r3, #2
 800516a:	6313      	str	r3, [r2, #48]	; 0x30
 800516c:	4b4b      	ldr	r3, [pc, #300]	; (800529c <HAL_I2C_MspInit+0x164>)
 800516e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	613b      	str	r3, [r7, #16]
 8005176:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005178:	23c0      	movs	r3, #192	; 0xc0
 800517a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800517c:	2312      	movs	r3, #18
 800517e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005180:	2301      	movs	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005184:	2303      	movs	r3, #3
 8005186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005188:	2304      	movs	r3, #4
 800518a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800518c:	f107 0314 	add.w	r3, r7, #20
 8005190:	4619      	mov	r1, r3
 8005192:	4843      	ldr	r0, [pc, #268]	; (80052a0 <HAL_I2C_MspInit+0x168>)
 8005194:	f002 f8dc 	bl	8007350 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005198:	2300      	movs	r3, #0
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	4b3f      	ldr	r3, [pc, #252]	; (800529c <HAL_I2C_MspInit+0x164>)
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	4a3e      	ldr	r2, [pc, #248]	; (800529c <HAL_I2C_MspInit+0x164>)
 80051a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80051a6:	6413      	str	r3, [r2, #64]	; 0x40
 80051a8:	4b3c      	ldr	r3, [pc, #240]	; (800529c <HAL_I2C_MspInit+0x164>)
 80051aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051b0:	60fb      	str	r3, [r7, #12]
 80051b2:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80051b4:	4b3b      	ldr	r3, [pc, #236]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051b6:	4a3c      	ldr	r2, [pc, #240]	; (80052a8 <HAL_I2C_MspInit+0x170>)
 80051b8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80051ba:	4b3a      	ldr	r3, [pc, #232]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051c0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80051c2:	4b38      	ldr	r3, [pc, #224]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051c8:	4b36      	ldr	r3, [pc, #216]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80051ce:	4b35      	ldr	r3, [pc, #212]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051d4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051d6:	4b33      	ldr	r3, [pc, #204]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051d8:	2200      	movs	r2, #0
 80051da:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051dc:	4b31      	ldr	r3, [pc, #196]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051de:	2200      	movs	r2, #0
 80051e0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80051e2:	4b30      	ldr	r3, [pc, #192]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80051e8:	4b2e      	ldr	r3, [pc, #184]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80051ee:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051f0:	4b2c      	ldr	r3, [pc, #176]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80051f6:	482b      	ldr	r0, [pc, #172]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 80051f8:	f001 fa92 	bl	8006720 <HAL_DMA_Init>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8005202:	f7ff fb37 	bl	8004874 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a26      	ldr	r2, [pc, #152]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 800520a:	639a      	str	r2, [r3, #56]	; 0x38
 800520c:	4a25      	ldr	r2, [pc, #148]	; (80052a4 <HAL_I2C_MspInit+0x16c>)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8005212:	4b26      	ldr	r3, [pc, #152]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005214:	4a26      	ldr	r2, [pc, #152]	; (80052b0 <HAL_I2C_MspInit+0x178>)
 8005216:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8005218:	4b24      	ldr	r3, [pc, #144]	; (80052ac <HAL_I2C_MspInit+0x174>)
 800521a:	2200      	movs	r2, #0
 800521c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800521e:	4b23      	ldr	r3, [pc, #140]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005220:	2240      	movs	r2, #64	; 0x40
 8005222:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005224:	4b21      	ldr	r3, [pc, #132]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005226:	2200      	movs	r2, #0
 8005228:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800522a:	4b20      	ldr	r3, [pc, #128]	; (80052ac <HAL_I2C_MspInit+0x174>)
 800522c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005230:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005232:	4b1e      	ldr	r3, [pc, #120]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005234:	2200      	movs	r2, #0
 8005236:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005238:	4b1c      	ldr	r3, [pc, #112]	; (80052ac <HAL_I2C_MspInit+0x174>)
 800523a:	2200      	movs	r2, #0
 800523c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800523e:	4b1b      	ldr	r3, [pc, #108]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005240:	2200      	movs	r2, #0
 8005242:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005244:	4b19      	ldr	r3, [pc, #100]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005246:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800524a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800524c:	4b17      	ldr	r3, [pc, #92]	; (80052ac <HAL_I2C_MspInit+0x174>)
 800524e:	2200      	movs	r2, #0
 8005250:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005252:	4816      	ldr	r0, [pc, #88]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005254:	f001 fa64 	bl	8006720 <HAL_DMA_Init>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 800525e:	f7ff fb09 	bl	8004874 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a11      	ldr	r2, [pc, #68]	; (80052ac <HAL_I2C_MspInit+0x174>)
 8005266:	635a      	str	r2, [r3, #52]	; 0x34
 8005268:	4a10      	ldr	r2, [pc, #64]	; (80052ac <HAL_I2C_MspInit+0x174>)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 800526e:	2200      	movs	r2, #0
 8005270:	2101      	movs	r1, #1
 8005272:	201f      	movs	r0, #31
 8005274:	f001 fa0f 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005278:	201f      	movs	r0, #31
 800527a:	f001 fa28 	bl	80066ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 800527e:	2200      	movs	r2, #0
 8005280:	2101      	movs	r1, #1
 8005282:	2020      	movs	r0, #32
 8005284:	f001 fa07 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005288:	2020      	movs	r0, #32
 800528a:	f001 fa20 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */
#endif
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800528e:	bf00      	nop
 8005290:	3728      	adds	r7, #40	; 0x28
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	40005400 	.word	0x40005400
 800529c:	40023800 	.word	0x40023800
 80052a0:	40020400 	.word	0x40020400
 80052a4:	200017a4 	.word	0x200017a4
 80052a8:	40026010 	.word	0x40026010
 80052ac:	200013f4 	.word	0x200013f4
 80052b0:	40026028 	.word	0x40026028

080052b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08a      	sub	sp, #40	; 0x28
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052bc:	f107 0314 	add.w	r3, r7, #20
 80052c0:	2200      	movs	r2, #0
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	605a      	str	r2, [r3, #4]
 80052c6:	609a      	str	r2, [r3, #8]
 80052c8:	60da      	str	r2, [r3, #12]
 80052ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a34      	ldr	r2, [pc, #208]	; (80053a4 <HAL_SPI_MspInit+0xf0>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d162      	bne.n	800539c <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */
#ifndef BOOT_LOADER
  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80052d6:	2300      	movs	r3, #0
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	4b33      	ldr	r3, [pc, #204]	; (80053a8 <HAL_SPI_MspInit+0xf4>)
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	4a32      	ldr	r2, [pc, #200]	; (80053a8 <HAL_SPI_MspInit+0xf4>)
 80052e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052e4:	6413      	str	r3, [r2, #64]	; 0x40
 80052e6:	4b30      	ldr	r3, [pc, #192]	; (80053a8 <HAL_SPI_MspInit+0xf4>)
 80052e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052f2:	2300      	movs	r3, #0
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	4b2c      	ldr	r3, [pc, #176]	; (80053a8 <HAL_SPI_MspInit+0xf4>)
 80052f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fa:	4a2b      	ldr	r2, [pc, #172]	; (80053a8 <HAL_SPI_MspInit+0xf4>)
 80052fc:	f043 0302 	orr.w	r3, r3, #2
 8005300:	6313      	str	r3, [r2, #48]	; 0x30
 8005302:	4b29      	ldr	r3, [pc, #164]	; (80053a8 <HAL_SPI_MspInit+0xf4>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 800530e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005314:	2302      	movs	r3, #2
 8005316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005318:	2300      	movs	r3, #0
 800531a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800531c:	2303      	movs	r3, #3
 800531e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005320:	2305      	movs	r3, #5
 8005322:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005324:	f107 0314 	add.w	r3, r7, #20
 8005328:	4619      	mov	r1, r3
 800532a:	4820      	ldr	r0, [pc, #128]	; (80053ac <HAL_SPI_MspInit+0xf8>)
 800532c:	f002 f810 	bl	8007350 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8005330:	4b1f      	ldr	r3, [pc, #124]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005332:	4a20      	ldr	r2, [pc, #128]	; (80053b4 <HAL_SPI_MspInit+0x100>)
 8005334:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8005336:	4b1e      	ldr	r3, [pc, #120]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005338:	2200      	movs	r2, #0
 800533a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800533c:	4b1c      	ldr	r3, [pc, #112]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 800533e:	2240      	movs	r2, #64	; 0x40
 8005340:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005342:	4b1b      	ldr	r3, [pc, #108]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005344:	2200      	movs	r2, #0
 8005346:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005348:	4b19      	ldr	r3, [pc, #100]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 800534a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800534e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005350:	4b17      	ldr	r3, [pc, #92]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005352:	2200      	movs	r2, #0
 8005354:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005356:	4b16      	ldr	r3, [pc, #88]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005358:	2200      	movs	r2, #0
 800535a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800535c:	4b14      	ldr	r3, [pc, #80]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 800535e:	2200      	movs	r2, #0
 8005360:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005362:	4b13      	ldr	r3, [pc, #76]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005364:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005368:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800536a:	4b11      	ldr	r3, [pc, #68]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 800536c:	2200      	movs	r2, #0
 800536e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8005370:	480f      	ldr	r0, [pc, #60]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005372:	f001 f9d5 	bl	8006720 <HAL_DMA_Init>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 800537c:	f7ff fa7a 	bl	8004874 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a0b      	ldr	r2, [pc, #44]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005384:	649a      	str	r2, [r3, #72]	; 0x48
 8005386:	4a0a      	ldr	r2, [pc, #40]	; (80053b0 <HAL_SPI_MspInit+0xfc>)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800538c:	2200      	movs	r2, #0
 800538e:	2105      	movs	r1, #5
 8005390:	2024      	movs	r0, #36	; 0x24
 8005392:	f001 f980 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005396:	2024      	movs	r0, #36	; 0x24
 8005398:	f001 f999 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */
#endif
  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800539c:	bf00      	nop
 800539e:	3728      	adds	r7, #40	; 0x28
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	40003800 	.word	0x40003800
 80053a8:	40023800 	.word	0x40023800
 80053ac:	40020400 	.word	0x40020400
 80053b0:	20001e30 	.word	0x20001e30
 80053b4:	40026070 	.word	0x40026070

080053b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a0e      	ldr	r2, [pc, #56]	; (8005400 <HAL_TIM_Base_MspInit+0x48>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d115      	bne.n	80053f6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80053ca:	2300      	movs	r3, #0
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	4b0d      	ldr	r3, [pc, #52]	; (8005404 <HAL_TIM_Base_MspInit+0x4c>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d2:	4a0c      	ldr	r2, [pc, #48]	; (8005404 <HAL_TIM_Base_MspInit+0x4c>)
 80053d4:	f043 0302 	orr.w	r3, r3, #2
 80053d8:	6413      	str	r3, [r2, #64]	; 0x40
 80053da:	4b0a      	ldr	r3, [pc, #40]	; (8005404 <HAL_TIM_Base_MspInit+0x4c>)
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80053e6:	2200      	movs	r2, #0
 80053e8:	2102      	movs	r1, #2
 80053ea:	201d      	movs	r0, #29
 80053ec:	f001 f953 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80053f0:	201d      	movs	r0, #29
 80053f2:	f001 f96c 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80053f6:	bf00      	nop
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	40000400 	.word	0x40000400
 8005404:	40023800 	.word	0x40023800

08005408 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08c      	sub	sp, #48	; 0x30
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005410:	f107 031c 	add.w	r3, r7, #28
 8005414:	2200      	movs	r2, #0
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	605a      	str	r2, [r3, #4]
 800541a:	609a      	str	r2, [r3, #8]
 800541c:	60da      	str	r2, [r3, #12]
 800541e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a92      	ldr	r2, [pc, #584]	; (8005670 <HAL_UART_MspInit+0x268>)
 8005426:	4293      	cmp	r3, r2
 8005428:	f040 80a6 	bne.w	8005578 <HAL_UART_MspInit+0x170>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800542c:	2300      	movs	r3, #0
 800542e:	61bb      	str	r3, [r7, #24]
 8005430:	4b90      	ldr	r3, [pc, #576]	; (8005674 <HAL_UART_MspInit+0x26c>)
 8005432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005434:	4a8f      	ldr	r2, [pc, #572]	; (8005674 <HAL_UART_MspInit+0x26c>)
 8005436:	f043 0310 	orr.w	r3, r3, #16
 800543a:	6453      	str	r3, [r2, #68]	; 0x44
 800543c:	4b8d      	ldr	r3, [pc, #564]	; (8005674 <HAL_UART_MspInit+0x26c>)
 800543e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	61bb      	str	r3, [r7, #24]
 8005446:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005448:	2300      	movs	r3, #0
 800544a:	617b      	str	r3, [r7, #20]
 800544c:	4b89      	ldr	r3, [pc, #548]	; (8005674 <HAL_UART_MspInit+0x26c>)
 800544e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005450:	4a88      	ldr	r2, [pc, #544]	; (8005674 <HAL_UART_MspInit+0x26c>)
 8005452:	f043 0301 	orr.w	r3, r3, #1
 8005456:	6313      	str	r3, [r2, #48]	; 0x30
 8005458:	4b86      	ldr	r3, [pc, #536]	; (8005674 <HAL_UART_MspInit+0x26c>)
 800545a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005464:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800546a:	2302      	movs	r3, #2
 800546c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546e:	2300      	movs	r3, #0
 8005470:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005472:	2303      	movs	r3, #3
 8005474:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005476:	2307      	movs	r3, #7
 8005478:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800547a:	f107 031c 	add.w	r3, r7, #28
 800547e:	4619      	mov	r1, r3
 8005480:	487d      	ldr	r0, [pc, #500]	; (8005678 <HAL_UART_MspInit+0x270>)
 8005482:	f001 ff65 	bl	8007350 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8005486:	4b7d      	ldr	r3, [pc, #500]	; (800567c <HAL_UART_MspInit+0x274>)
 8005488:	4a7d      	ldr	r2, [pc, #500]	; (8005680 <HAL_UART_MspInit+0x278>)
 800548a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800548c:	4b7b      	ldr	r3, [pc, #492]	; (800567c <HAL_UART_MspInit+0x274>)
 800548e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005492:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005494:	4b79      	ldr	r3, [pc, #484]	; (800567c <HAL_UART_MspInit+0x274>)
 8005496:	2240      	movs	r2, #64	; 0x40
 8005498:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800549a:	4b78      	ldr	r3, [pc, #480]	; (800567c <HAL_UART_MspInit+0x274>)
 800549c:	2200      	movs	r2, #0
 800549e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80054a0:	4b76      	ldr	r3, [pc, #472]	; (800567c <HAL_UART_MspInit+0x274>)
 80054a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054a6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054a8:	4b74      	ldr	r3, [pc, #464]	; (800567c <HAL_UART_MspInit+0x274>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054ae:	4b73      	ldr	r3, [pc, #460]	; (800567c <HAL_UART_MspInit+0x274>)
 80054b0:	2200      	movs	r2, #0
 80054b2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80054b4:	4b71      	ldr	r3, [pc, #452]	; (800567c <HAL_UART_MspInit+0x274>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80054ba:	4b70      	ldr	r3, [pc, #448]	; (800567c <HAL_UART_MspInit+0x274>)
 80054bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80054c0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80054c2:	4b6e      	ldr	r3, [pc, #440]	; (800567c <HAL_UART_MspInit+0x274>)
 80054c4:	2204      	movs	r2, #4
 80054c6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80054c8:	4b6c      	ldr	r3, [pc, #432]	; (800567c <HAL_UART_MspInit+0x274>)
 80054ca:	2203      	movs	r2, #3
 80054cc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80054ce:	4b6b      	ldr	r3, [pc, #428]	; (800567c <HAL_UART_MspInit+0x274>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80054d4:	4b69      	ldr	r3, [pc, #420]	; (800567c <HAL_UART_MspInit+0x274>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80054da:	4868      	ldr	r0, [pc, #416]	; (800567c <HAL_UART_MspInit+0x274>)
 80054dc:	f001 f920 	bl	8006720 <HAL_DMA_Init>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 80054e6:	f7ff f9c5 	bl	8004874 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a63      	ldr	r2, [pc, #396]	; (800567c <HAL_UART_MspInit+0x274>)
 80054ee:	635a      	str	r2, [r3, #52]	; 0x34
 80054f0:	4a62      	ldr	r2, [pc, #392]	; (800567c <HAL_UART_MspInit+0x274>)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80054f6:	4b63      	ldr	r3, [pc, #396]	; (8005684 <HAL_UART_MspInit+0x27c>)
 80054f8:	4a63      	ldr	r2, [pc, #396]	; (8005688 <HAL_UART_MspInit+0x280>)
 80054fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80054fc:	4b61      	ldr	r3, [pc, #388]	; (8005684 <HAL_UART_MspInit+0x27c>)
 80054fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005502:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005504:	4b5f      	ldr	r3, [pc, #380]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005506:	2200      	movs	r2, #0
 8005508:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800550a:	4b5e      	ldr	r3, [pc, #376]	; (8005684 <HAL_UART_MspInit+0x27c>)
 800550c:	2200      	movs	r2, #0
 800550e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005510:	4b5c      	ldr	r3, [pc, #368]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005512:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005516:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005518:	4b5a      	ldr	r3, [pc, #360]	; (8005684 <HAL_UART_MspInit+0x27c>)
 800551a:	2200      	movs	r2, #0
 800551c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800551e:	4b59      	ldr	r3, [pc, #356]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005520:	2200      	movs	r2, #0
 8005522:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005524:	4b57      	ldr	r3, [pc, #348]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005526:	2200      	movs	r2, #0
 8005528:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800552a:	4b56      	ldr	r3, [pc, #344]	; (8005684 <HAL_UART_MspInit+0x27c>)
 800552c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005530:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005532:	4b54      	ldr	r3, [pc, #336]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005534:	2204      	movs	r2, #4
 8005536:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005538:	4b52      	ldr	r3, [pc, #328]	; (8005684 <HAL_UART_MspInit+0x27c>)
 800553a:	2203      	movs	r2, #3
 800553c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800553e:	4b51      	ldr	r3, [pc, #324]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005540:	2200      	movs	r2, #0
 8005542:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005544:	4b4f      	ldr	r3, [pc, #316]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005546:	2200      	movs	r2, #0
 8005548:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800554a:	484e      	ldr	r0, [pc, #312]	; (8005684 <HAL_UART_MspInit+0x27c>)
 800554c:	f001 f8e8 	bl	8006720 <HAL_DMA_Init>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_UART_MspInit+0x152>
    {
      Error_Handler();
 8005556:	f7ff f98d 	bl	8004874 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a49      	ldr	r2, [pc, #292]	; (8005684 <HAL_UART_MspInit+0x27c>)
 800555e:	639a      	str	r2, [r3, #56]	; 0x38
 8005560:	4a48      	ldr	r2, [pc, #288]	; (8005684 <HAL_UART_MspInit+0x27c>)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8005566:	2200      	movs	r2, #0
 8005568:	2103      	movs	r1, #3
 800556a:	2025      	movs	r0, #37	; 0x25
 800556c:	f001 f893 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005570:	2025      	movs	r0, #37	; 0x25
 8005572:	f001 f8ac 	bl	80066ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */
#endif
  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005576:	e076      	b.n	8005666 <HAL_UART_MspInit+0x25e>
  else if(huart->Instance==USART2)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a43      	ldr	r2, [pc, #268]	; (800568c <HAL_UART_MspInit+0x284>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d071      	beq.n	8005666 <HAL_UART_MspInit+0x25e>
  else if(huart->Instance==USART6)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a42      	ldr	r2, [pc, #264]	; (8005690 <HAL_UART_MspInit+0x288>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d16c      	bne.n	8005666 <HAL_UART_MspInit+0x25e>
    __HAL_RCC_USART6_CLK_ENABLE();
 800558c:	2300      	movs	r3, #0
 800558e:	613b      	str	r3, [r7, #16]
 8005590:	4b38      	ldr	r3, [pc, #224]	; (8005674 <HAL_UART_MspInit+0x26c>)
 8005592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005594:	4a37      	ldr	r2, [pc, #220]	; (8005674 <HAL_UART_MspInit+0x26c>)
 8005596:	f043 0320 	orr.w	r3, r3, #32
 800559a:	6453      	str	r3, [r2, #68]	; 0x44
 800559c:	4b35      	ldr	r3, [pc, #212]	; (8005674 <HAL_UART_MspInit+0x26c>)
 800559e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a0:	f003 0320 	and.w	r3, r3, #32
 80055a4:	613b      	str	r3, [r7, #16]
 80055a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055a8:	2300      	movs	r3, #0
 80055aa:	60fb      	str	r3, [r7, #12]
 80055ac:	4b31      	ldr	r3, [pc, #196]	; (8005674 <HAL_UART_MspInit+0x26c>)
 80055ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b0:	4a30      	ldr	r2, [pc, #192]	; (8005674 <HAL_UART_MspInit+0x26c>)
 80055b2:	f043 0301 	orr.w	r3, r3, #1
 80055b6:	6313      	str	r3, [r2, #48]	; 0x30
 80055b8:	4b2e      	ldr	r3, [pc, #184]	; (8005674 <HAL_UART_MspInit+0x26c>)
 80055ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	60fb      	str	r3, [r7, #12]
 80055c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_BLE_Pin|RX_BLE_Pin;
 80055c4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80055c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055ca:	2302      	movs	r3, #2
 80055cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055d2:	2303      	movs	r3, #3
 80055d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80055d6:	2308      	movs	r3, #8
 80055d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055da:	f107 031c 	add.w	r3, r7, #28
 80055de:	4619      	mov	r1, r3
 80055e0:	4825      	ldr	r0, [pc, #148]	; (8005678 <HAL_UART_MspInit+0x270>)
 80055e2:	f001 feb5 	bl	8007350 <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80055e6:	4b2b      	ldr	r3, [pc, #172]	; (8005694 <HAL_UART_MspInit+0x28c>)
 80055e8:	4a2b      	ldr	r2, [pc, #172]	; (8005698 <HAL_UART_MspInit+0x290>)
 80055ea:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80055ec:	4b29      	ldr	r3, [pc, #164]	; (8005694 <HAL_UART_MspInit+0x28c>)
 80055ee:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80055f2:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80055f4:	4b27      	ldr	r3, [pc, #156]	; (8005694 <HAL_UART_MspInit+0x28c>)
 80055f6:	2240      	movs	r2, #64	; 0x40
 80055f8:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055fa:	4b26      	ldr	r3, [pc, #152]	; (8005694 <HAL_UART_MspInit+0x28c>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005600:	4b24      	ldr	r3, [pc, #144]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005602:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005606:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005608:	4b22      	ldr	r3, [pc, #136]	; (8005694 <HAL_UART_MspInit+0x28c>)
 800560a:	2200      	movs	r2, #0
 800560c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800560e:	4b21      	ldr	r3, [pc, #132]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005610:	2200      	movs	r2, #0
 8005612:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005614:	4b1f      	ldr	r3, [pc, #124]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005616:	2200      	movs	r2, #0
 8005618:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800561a:	4b1e      	ldr	r3, [pc, #120]	; (8005694 <HAL_UART_MspInit+0x28c>)
 800561c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005620:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005622:	4b1c      	ldr	r3, [pc, #112]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005624:	2204      	movs	r2, #4
 8005626:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005628:	4b1a      	ldr	r3, [pc, #104]	; (8005694 <HAL_UART_MspInit+0x28c>)
 800562a:	2203      	movs	r2, #3
 800562c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800562e:	4b19      	ldr	r3, [pc, #100]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005630:	2200      	movs	r2, #0
 8005632:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005634:	4b17      	ldr	r3, [pc, #92]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005636:	2200      	movs	r2, #0
 8005638:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800563a:	4816      	ldr	r0, [pc, #88]	; (8005694 <HAL_UART_MspInit+0x28c>)
 800563c:	f001 f870 	bl	8006720 <HAL_DMA_Init>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <HAL_UART_MspInit+0x242>
      Error_Handler();
 8005646:	f7ff f915 	bl	8004874 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a11      	ldr	r2, [pc, #68]	; (8005694 <HAL_UART_MspInit+0x28c>)
 800564e:	635a      	str	r2, [r3, #52]	; 0x34
 8005650:	4a10      	ldr	r2, [pc, #64]	; (8005694 <HAL_UART_MspInit+0x28c>)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 3, 0);
 8005656:	2200      	movs	r2, #0
 8005658:	2103      	movs	r1, #3
 800565a:	2047      	movs	r0, #71	; 0x47
 800565c:	f001 f81b 	bl	8006696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005660:	2047      	movs	r0, #71	; 0x47
 8005662:	f001 f834 	bl	80066ce <HAL_NVIC_EnableIRQ>
}
 8005666:	bf00      	nop
 8005668:	3730      	adds	r7, #48	; 0x30
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	40011000 	.word	0x40011000
 8005674:	40023800 	.word	0x40023800
 8005678:	40020000 	.word	0x40020000
 800567c:	200014f0 	.word	0x200014f0
 8005680:	400264b8 	.word	0x400264b8
 8005684:	200015f8 	.word	0x200015f8
 8005688:	40026440 	.word	0x40026440
 800568c:	40004400 	.word	0x40004400
 8005690:	40011400 	.word	0x40011400
 8005694:	20001550 	.word	0x20001550
 8005698:	400264a0 	.word	0x400264a0

0800569c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80056a0:	e7fe      	b.n	80056a0 <NMI_Handler+0x4>

080056a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80056a2:	b480      	push	{r7}
 80056a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80056a6:	e7fe      	b.n	80056a6 <HardFault_Handler+0x4>

080056a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80056a8:	b480      	push	{r7}
 80056aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80056ac:	e7fe      	b.n	80056ac <MemManage_Handler+0x4>

080056ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80056ae:	b480      	push	{r7}
 80056b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056b2:	e7fe      	b.n	80056b2 <BusFault_Handler+0x4>

080056b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80056b4:	b480      	push	{r7}
 80056b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80056b8:	e7fe      	b.n	80056b8 <UsageFault_Handler+0x4>

080056ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80056ba:	b480      	push	{r7}
 80056bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80056be:	bf00      	nop
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80056cc:	bf00      	nop
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr

080056d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80056d6:	b480      	push	{r7}
 80056d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056da:	bf00      	nop
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80056e8:	f000 fa00 	bl	8005aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056ec:	bf00      	nop
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80056f4:	f001 fc84 	bl	8007000 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80056f8:	bf00      	nop
 80056fa:	bd80      	pop	{r7, pc}

080056fc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
#ifdef SET_MQ135
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(digMQ_Pin);
 8005700:	2004      	movs	r0, #4
 8005702:	f001 fff5 	bl	80076f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
#endif
  /* USER CODE END EXTI2_IRQn 1 */
}
 8005706:	bf00      	nop
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005710:	4802      	ldr	r0, [pc, #8]	; (800571c <DMA1_Stream0_IRQHandler+0x10>)
 8005712:	f001 f99d 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	200017a4 	.word	0x200017a4

08005720 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005724:	4802      	ldr	r0, [pc, #8]	; (8005730 <DMA1_Stream1_IRQHandler+0x10>)
 8005726:	f001 f993 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	200013f4 	.word	0x200013f4

08005734 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
#ifndef BOOT_LOADER
  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005738:	4802      	ldr	r0, [pc, #8]	; (8005744 <DMA1_Stream4_IRQHandler+0x10>)
 800573a:	f001 f989 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800573e:	bf00      	nop
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20001e30 	.word	0x20001e30

08005748 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800574c:	bf00      	nop
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
	...

08005758 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
#ifdef SET_MQ135
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800575c:	4802      	ldr	r0, [pc, #8]	; (8005768 <ADC_IRQHandler+0x10>)
 800575e:	f000 fb0b 	bl	8005d78 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */
#endif
  /* USER CODE END ADC_IRQn 1 */
}
 8005762:	bf00      	nop
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	200015b0 	.word	0x200015b0

0800576c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005770:	4802      	ldr	r0, [pc, #8]	; (800577c <TIM3_IRQHandler+0x10>)
 8005772:	f005 fbbd 	bl	800aef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005776:	bf00      	nop
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	200014a8 	.word	0x200014a8

08005780 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005784:	4802      	ldr	r0, [pc, #8]	; (8005790 <I2C1_EV_IRQHandler+0x10>)
 8005786:	f002 fb3d 	bl	8007e04 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */
#endif
  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800578a:	bf00      	nop
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	20001454 	.word	0x20001454

08005794 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005798:	4802      	ldr	r0, [pc, #8]	; (80057a4 <I2C1_ER_IRQHandler+0x10>)
 800579a:	f002 fca4 	bl	80080e6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */
#endif
  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800579e:	bf00      	nop
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20001454 	.word	0x20001454

080057a8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */
#ifndef BOOT_LOADER
  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80057ac:	4802      	ldr	r0, [pc, #8]	; (80057b8 <SPI2_IRQHandler+0x10>)
 80057ae:	f005 f905 	bl	800a9bc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */
#endif
  /* USER CODE END SPI2_IRQn 1 */
}
 80057b2:	bf00      	nop
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	2000133c 	.word	0x2000133c

080057bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80057c0:	4802      	ldr	r0, [pc, #8]	; (80057cc <USART1_IRQHandler+0x10>)
 80057c2:	f006 f825 	bl	800b810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80057c6:	bf00      	nop
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	200016bc 	.word	0x200016bc

080057d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif
  /* USER CODE END USART2_IRQn 1 */
}
 80057d4:	bf00      	nop
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
	...

080057e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 80057e4:	4802      	ldr	r0, [pc, #8]	; (80057f0 <DMA2_Stream0_IRQHandler+0x10>)
 80057e6:	f001 f933 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80057ea:	bf00      	nop
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20001394 	.word	0x20001394

080057f4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80057f8:	4802      	ldr	r0, [pc, #8]	; (8005804 <DMA2_Stream2_IRQHandler+0x10>)
 80057fa:	f001 f929 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80057fe:	bf00      	nop
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	200015f8 	.word	0x200015f8

08005808 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
#ifdef SET_BLE
  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800580c:	4802      	ldr	r0, [pc, #8]	; (8005818 <DMA2_Stream6_IRQHandler+0x10>)
 800580e:	f001 f91f 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */
#endif
  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005812:	bf00      	nop
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	20001550 	.word	0x20001550

0800581c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005820:	4802      	ldr	r0, [pc, #8]	; (800582c <DMA2_Stream7_IRQHandler+0x10>)
 8005822:	f001 f915 	bl	8006a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8005826:	bf00      	nop
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	200014f0 	.word	0x200014f0

08005830 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
#ifdef SET_BLE
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005834:	4802      	ldr	r0, [pc, #8]	; (8005840 <USART6_IRQHandler+0x10>)
 8005836:	f005 ffeb 	bl	800b810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
#endif
  /* USER CODE END USART6_IRQn 1 */
}
 800583a:	bf00      	nop
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	20001c04 	.word	0x20001c04

08005844 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
	return 1;
 8005848:	2301      	movs	r3, #1
}
 800584a:	4618      	mov	r0, r3
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <_kill>:

int _kill(int pid, int sig)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800585e:	f006 ff0f 	bl	800c680 <__errno>
 8005862:	4603      	mov	r3, r0
 8005864:	2216      	movs	r2, #22
 8005866:	601a      	str	r2, [r3, #0]
	return -1;
 8005868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800586c:	4618      	mov	r0, r3
 800586e:	3708      	adds	r7, #8
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <_exit>:

void _exit (int status)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800587c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff ffe7 	bl	8005854 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005886:	e7fe      	b.n	8005886 <_exit+0x12>

08005888 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005894:	2300      	movs	r3, #0
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	e00a      	b.n	80058b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800589a:	f3af 8000 	nop.w
 800589e:	4601      	mov	r1, r0
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	60ba      	str	r2, [r7, #8]
 80058a6:	b2ca      	uxtb	r2, r1
 80058a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	3301      	adds	r3, #1
 80058ae:	617b      	str	r3, [r7, #20]
 80058b0:	697a      	ldr	r2, [r7, #20]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	dbf0      	blt.n	800589a <_read+0x12>
	}

return len;
 80058b8:	687b      	ldr	r3, [r7, #4]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3718      	adds	r7, #24
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b086      	sub	sp, #24
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	60f8      	str	r0, [r7, #12]
 80058ca:	60b9      	str	r1, [r7, #8]
 80058cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058ce:	2300      	movs	r3, #0
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	e009      	b.n	80058e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	1c5a      	adds	r2, r3, #1
 80058d8:	60ba      	str	r2, [r7, #8]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	4618      	mov	r0, r3
 80058de:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	3301      	adds	r3, #1
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	dbf1      	blt.n	80058d4 <_write+0x12>
	}
	return len;
 80058f0:	687b      	ldr	r3, [r7, #4]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3718      	adds	r7, #24
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <_close>:

int _close(int file)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
	return -1;
 8005902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005906:	4618      	mov	r0, r3
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005912:	b480      	push	{r7}
 8005914:	b083      	sub	sp, #12
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005922:	605a      	str	r2, [r3, #4]
	return 0;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <_isatty>:

int _isatty(int file)
{
 8005932:	b480      	push	{r7}
 8005934:	b083      	sub	sp, #12
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
	return 1;
 800593a:	2301      	movs	r3, #1
}
 800593c:	4618      	mov	r0, r3
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
	return 0;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
	...

08005964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800596c:	4a14      	ldr	r2, [pc, #80]	; (80059c0 <_sbrk+0x5c>)
 800596e:	4b15      	ldr	r3, [pc, #84]	; (80059c4 <_sbrk+0x60>)
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005978:	4b13      	ldr	r3, [pc, #76]	; (80059c8 <_sbrk+0x64>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d102      	bne.n	8005986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005980:	4b11      	ldr	r3, [pc, #68]	; (80059c8 <_sbrk+0x64>)
 8005982:	4a12      	ldr	r2, [pc, #72]	; (80059cc <_sbrk+0x68>)
 8005984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005986:	4b10      	ldr	r3, [pc, #64]	; (80059c8 <_sbrk+0x64>)
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4413      	add	r3, r2
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	429a      	cmp	r2, r3
 8005992:	d207      	bcs.n	80059a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005994:	f006 fe74 	bl	800c680 <__errno>
 8005998:	4603      	mov	r3, r0
 800599a:	220c      	movs	r2, #12
 800599c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800599e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059a2:	e009      	b.n	80059b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80059a4:	4b08      	ldr	r3, [pc, #32]	; (80059c8 <_sbrk+0x64>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80059aa:	4b07      	ldr	r3, [pc, #28]	; (80059c8 <_sbrk+0x64>)
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4413      	add	r3, r2
 80059b2:	4a05      	ldr	r2, [pc, #20]	; (80059c8 <_sbrk+0x64>)
 80059b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80059b6:	68fb      	ldr	r3, [r7, #12]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3718      	adds	r7, #24
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	20020000 	.word	0x20020000
 80059c4:	00001000 	.word	0x00001000
 80059c8:	20000f1c 	.word	0x20000f1c
 80059cc:	20001ec8 	.word	0x20001ec8

080059d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80059d0:	b480      	push	{r7}
 80059d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059d4:	4b06      	ldr	r3, [pc, #24]	; (80059f0 <SystemInit+0x20>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059da:	4a05      	ldr	r2, [pc, #20]	; (80059f0 <SystemInit+0x20>)
 80059dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80059e4:	bf00      	nop
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	e000ed00 	.word	0xe000ed00

080059f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80059f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80059f8:	480d      	ldr	r0, [pc, #52]	; (8005a30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80059fa:	490e      	ldr	r1, [pc, #56]	; (8005a34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80059fc:	4a0e      	ldr	r2, [pc, #56]	; (8005a38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80059fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005a00:	e002      	b.n	8005a08 <LoopCopyDataInit>

08005a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005a06:	3304      	adds	r3, #4

08005a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005a0c:	d3f9      	bcc.n	8005a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005a0e:	4a0b      	ldr	r2, [pc, #44]	; (8005a3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005a10:	4c0b      	ldr	r4, [pc, #44]	; (8005a40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005a14:	e001      	b.n	8005a1a <LoopFillZerobss>

08005a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005a18:	3204      	adds	r2, #4

08005a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005a1c:	d3fb      	bcc.n	8005a16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005a1e:	f7ff ffd7 	bl	80059d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005a22:	f006 fe33 	bl	800c68c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a26:	f7fc fb55 	bl	80020d4 <main>
  bx  lr    
 8005a2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005a2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005a34:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8005a38:	08014b08 	.word	0x08014b08
  ldr r2, =_sbss
 8005a3c:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 8005a40:	20001ec4 	.word	0x20001ec4

08005a44 <DMA1_Stream2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a44:	e7fe      	b.n	8005a44 <DMA1_Stream2_IRQHandler>
	...

08005a48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005a4c:	4b0e      	ldr	r3, [pc, #56]	; (8005a88 <HAL_Init+0x40>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a0d      	ldr	r2, [pc, #52]	; (8005a88 <HAL_Init+0x40>)
 8005a52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005a58:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <HAL_Init+0x40>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a0a      	ldr	r2, [pc, #40]	; (8005a88 <HAL_Init+0x40>)
 8005a5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005a62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005a64:	4b08      	ldr	r3, [pc, #32]	; (8005a88 <HAL_Init+0x40>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a07      	ldr	r2, [pc, #28]	; (8005a88 <HAL_Init+0x40>)
 8005a6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a70:	2003      	movs	r0, #3
 8005a72:	f000 fe05 	bl	8006680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a76:	200f      	movs	r0, #15
 8005a78:	f000 f808 	bl	8005a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a7c:	f7ff fae2 	bl	8005044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40023c00 	.word	0x40023c00

08005a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b082      	sub	sp, #8
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a94:	4b12      	ldr	r3, [pc, #72]	; (8005ae0 <HAL_InitTick+0x54>)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	4b12      	ldr	r3, [pc, #72]	; (8005ae4 <HAL_InitTick+0x58>)
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fe2b 	bl	8006706 <HAL_SYSTICK_Config>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e00e      	b.n	8005ad8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b0f      	cmp	r3, #15
 8005abe:	d80a      	bhi.n	8005ad6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	6879      	ldr	r1, [r7, #4]
 8005ac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ac8:	f000 fde5 	bl	8006696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005acc:	4a06      	ldr	r2, [pc, #24]	; (8005ae8 <HAL_InitTick+0x5c>)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	e000      	b.n	8005ad8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3708      	adds	r7, #8
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	2000006c 	.word	0x2000006c
 8005ae4:	20000074 	.word	0x20000074
 8005ae8:	20000070 	.word	0x20000070

08005aec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005aec:	b480      	push	{r7}
 8005aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005af0:	4b06      	ldr	r3, [pc, #24]	; (8005b0c <HAL_IncTick+0x20>)
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	461a      	mov	r2, r3
 8005af6:	4b06      	ldr	r3, [pc, #24]	; (8005b10 <HAL_IncTick+0x24>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4413      	add	r3, r2
 8005afc:	4a04      	ldr	r2, [pc, #16]	; (8005b10 <HAL_IncTick+0x24>)
 8005afe:	6013      	str	r3, [r2, #0]
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	20000074 	.word	0x20000074
 8005b10:	20001e90 	.word	0x20001e90

08005b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b14:	b480      	push	{r7}
 8005b16:	af00      	add	r7, sp, #0
  return uwTick;
 8005b18:	4b03      	ldr	r3, [pc, #12]	; (8005b28 <HAL_GetTick+0x14>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20001e90 	.word	0x20001e90

08005b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b34:	f7ff ffee 	bl	8005b14 <HAL_GetTick>
 8005b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b44:	d005      	beq.n	8005b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b46:	4b0a      	ldr	r3, [pc, #40]	; (8005b70 <HAL_Delay+0x44>)
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	4413      	add	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005b52:	bf00      	nop
 8005b54:	f7ff ffde 	bl	8005b14 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d8f7      	bhi.n	8005b54 <HAL_Delay+0x28>
  {
  }
}
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20000074 	.word	0x20000074

08005b74 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b084      	sub	sp, #16
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e033      	b.n	8005bf2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d109      	bne.n	8005ba6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff fa84 	bl	80050a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	f003 0310 	and.w	r3, r3, #16
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d118      	bne.n	8005be4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005bba:	f023 0302 	bic.w	r3, r3, #2
 8005bbe:	f043 0202 	orr.w	r2, r3, #2
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 fb60 	bl	800628c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd6:	f023 0303 	bic.w	r3, r3, #3
 8005bda:	f043 0201 	orr.w	r2, r3, #1
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	641a      	str	r2, [r3, #64]	; 0x40
 8005be2:	e001      	b.n	8005be8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005c04:	2300      	movs	r3, #0
 8005c06:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d101      	bne.n	8005c16 <HAL_ADC_Start_IT+0x1a>
 8005c12:	2302      	movs	r3, #2
 8005c14:	e0a1      	b.n	8005d5a <HAL_ADC_Start_IT+0x15e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d018      	beq.n	8005c5e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f042 0201 	orr.w	r2, r2, #1
 8005c3a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005c3c:	4b4a      	ldr	r3, [pc, #296]	; (8005d68 <HAL_ADC_Start_IT+0x16c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a4a      	ldr	r2, [pc, #296]	; (8005d6c <HAL_ADC_Start_IT+0x170>)
 8005c42:	fba2 2303 	umull	r2, r3, r2, r3
 8005c46:	0c9a      	lsrs	r2, r3, #18
 8005c48:	4613      	mov	r3, r2
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	4413      	add	r3, r2
 8005c4e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005c50:	e002      	b.n	8005c58 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	3b01      	subs	r3, #1
 8005c56:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1f9      	bne.n	8005c52 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d169      	bne.n	8005d40 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c70:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005c74:	f023 0301 	bic.w	r3, r3, #1
 8005c78:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d007      	beq.n	8005c9e <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005c96:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ca6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005caa:	d106      	bne.n	8005cba <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb0:	f023 0206 	bic.w	r2, r3, #6
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	645a      	str	r2, [r3, #68]	; 0x44
 8005cb8:	e002      	b.n	8005cc0 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005cc8:	4b29      	ldr	r3, [pc, #164]	; (8005d70 <HAL_ADC_Start_IT+0x174>)
 8005cca:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005cd4:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	6812      	ldr	r2, [r2, #0]
 8005ce0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ce4:	f043 0320 	orr.w	r3, r3, #32
 8005ce8:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f003 031f 	and.w	r3, r3, #31
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d10f      	bne.n	8005d16 <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d129      	bne.n	8005d58 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	689a      	ldr	r2, [r3, #8]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005d12:	609a      	str	r2, [r3, #8]
 8005d14:	e020      	b.n	8005d58 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a16      	ldr	r2, [pc, #88]	; (8005d74 <HAL_ADC_Start_IT+0x178>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d11b      	bne.n	8005d58 <HAL_ADC_Start_IT+0x15c>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d114      	bne.n	8005d58 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689a      	ldr	r2, [r3, #8]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005d3c:	609a      	str	r2, [r3, #8]
 8005d3e:	e00b      	b.n	8005d58 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d44:	f043 0210 	orr.w	r2, r3, #16
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d50:	f043 0201 	orr.w	r2, r3, #1
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	2000006c 	.word	0x2000006c
 8005d6c:	431bde83 	.word	0x431bde83
 8005d70:	40012300 	.word	0x40012300
 8005d74:	40012000 	.word	0x40012000

08005d78 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	2300      	movs	r3, #0
 8005d86:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	bf0c      	ite	eq
 8005d96:	2301      	moveq	r3, #1
 8005d98:	2300      	movne	r3, #0
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f003 0320 	and.w	r3, r3, #32
 8005da8:	2b20      	cmp	r3, #32
 8005daa:	bf0c      	ite	eq
 8005dac:	2301      	moveq	r3, #1
 8005dae:	2300      	movne	r3, #0
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d049      	beq.n	8005e4e <HAL_ADC_IRQHandler+0xd6>
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d046      	beq.n	8005e4e <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc4:	f003 0310 	and.w	r3, r3, #16
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d105      	bne.n	8005dd8 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d12b      	bne.n	8005e3e <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d127      	bne.n	8005e3e <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d006      	beq.n	8005e0a <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d119      	bne.n	8005e3e <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0220 	bic.w	r2, r2, #32
 8005e18:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d105      	bne.n	8005e3e <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e36:	f043 0201 	orr.w	r2, r3, #1
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7fe f8cc 	bl	8003fdc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f06f 0212 	mvn.w	r2, #18
 8005e4c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	bf0c      	ite	eq
 8005e5c:	2301      	moveq	r3, #1
 8005e5e:	2300      	movne	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e6e:	2b80      	cmp	r3, #128	; 0x80
 8005e70:	bf0c      	ite	eq
 8005e72:	2301      	moveq	r3, #1
 8005e74:	2300      	movne	r3, #0
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d057      	beq.n	8005f30 <HAL_ADC_IRQHandler+0x1b8>
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d054      	beq.n	8005f30 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8a:	f003 0310 	and.w	r3, r3, #16
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d105      	bne.n	8005e9e <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d139      	bne.n	8005f20 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d006      	beq.n	8005ec8 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d12b      	bne.n	8005f20 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d124      	bne.n	8005f20 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d11d      	bne.n	8005f20 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d119      	bne.n	8005f20 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005efa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f00:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d105      	bne.n	8005f20 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f18:	f043 0201 	orr.w	r2, r3, #1
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 faaf 	bl	8006484 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f06f 020c 	mvn.w	r2, #12
 8005f2e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	bf0c      	ite	eq
 8005f3e:	2301      	moveq	r3, #1
 8005f40:	2300      	movne	r3, #0
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f50:	2b40      	cmp	r3, #64	; 0x40
 8005f52:	bf0c      	ite	eq
 8005f54:	2301      	moveq	r3, #1
 8005f56:	2300      	movne	r3, #0
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d017      	beq.n	8005f92 <HAL_ADC_IRQHandler+0x21a>
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d014      	beq.n	8005f92 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d10d      	bne.n	8005f92 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 f846 	bl	8006014 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f06f 0201 	mvn.w	r2, #1
 8005f90:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0320 	and.w	r3, r3, #32
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	bf0c      	ite	eq
 8005fa0:	2301      	moveq	r3, #1
 8005fa2:	2300      	movne	r3, #0
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005fb2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005fb6:	bf0c      	ite	eq
 8005fb8:	2301      	moveq	r3, #1
 8005fba:	2300      	movne	r3, #0
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d015      	beq.n	8005ff2 <HAL_ADC_IRQHandler+0x27a>
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d012      	beq.n	8005ff2 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd0:	f043 0202 	orr.w	r2, r3, #2
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f06f 0220 	mvn.w	r2, #32
 8005fe0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7fe f83a 	bl	800405c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f06f 0220 	mvn.w	r2, #32
 8005ff0:	601a      	str	r2, [r3, #0]
  }
}
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005ffa:	b480      	push	{r7}
 8005ffc:	b083      	sub	sp, #12
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006008:	4618      	mov	r0, r3
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006032:	2300      	movs	r3, #0
 8006034:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800603c:	2b01      	cmp	r3, #1
 800603e:	d101      	bne.n	8006044 <HAL_ADC_ConfigChannel+0x1c>
 8006040:	2302      	movs	r3, #2
 8006042:	e113      	b.n	800626c <HAL_ADC_ConfigChannel+0x244>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b09      	cmp	r3, #9
 8006052:	d925      	bls.n	80060a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68d9      	ldr	r1, [r3, #12]
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	b29b      	uxth	r3, r3
 8006060:	461a      	mov	r2, r3
 8006062:	4613      	mov	r3, r2
 8006064:	005b      	lsls	r3, r3, #1
 8006066:	4413      	add	r3, r2
 8006068:	3b1e      	subs	r3, #30
 800606a:	2207      	movs	r2, #7
 800606c:	fa02 f303 	lsl.w	r3, r2, r3
 8006070:	43da      	mvns	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	400a      	ands	r2, r1
 8006078:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68d9      	ldr	r1, [r3, #12]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	689a      	ldr	r2, [r3, #8]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	b29b      	uxth	r3, r3
 800608a:	4618      	mov	r0, r3
 800608c:	4603      	mov	r3, r0
 800608e:	005b      	lsls	r3, r3, #1
 8006090:	4403      	add	r3, r0
 8006092:	3b1e      	subs	r3, #30
 8006094:	409a      	lsls	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	430a      	orrs	r2, r1
 800609c:	60da      	str	r2, [r3, #12]
 800609e:	e022      	b.n	80060e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6919      	ldr	r1, [r3, #16]
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	461a      	mov	r2, r3
 80060ae:	4613      	mov	r3, r2
 80060b0:	005b      	lsls	r3, r3, #1
 80060b2:	4413      	add	r3, r2
 80060b4:	2207      	movs	r2, #7
 80060b6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ba:	43da      	mvns	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	400a      	ands	r2, r1
 80060c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6919      	ldr	r1, [r3, #16]
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	689a      	ldr	r2, [r3, #8]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	4618      	mov	r0, r3
 80060d6:	4603      	mov	r3, r0
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	4403      	add	r3, r0
 80060dc:	409a      	lsls	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	2b06      	cmp	r3, #6
 80060ec:	d824      	bhi.n	8006138 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	4613      	mov	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	4413      	add	r3, r2
 80060fe:	3b05      	subs	r3, #5
 8006100:	221f      	movs	r2, #31
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	43da      	mvns	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	400a      	ands	r2, r1
 800610e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	b29b      	uxth	r3, r3
 800611c:	4618      	mov	r0, r3
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	4613      	mov	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4413      	add	r3, r2
 8006128:	3b05      	subs	r3, #5
 800612a:	fa00 f203 	lsl.w	r2, r0, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	635a      	str	r2, [r3, #52]	; 0x34
 8006136:	e04c      	b.n	80061d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	2b0c      	cmp	r3, #12
 800613e:	d824      	bhi.n	800618a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	4613      	mov	r3, r2
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	4413      	add	r3, r2
 8006150:	3b23      	subs	r3, #35	; 0x23
 8006152:	221f      	movs	r2, #31
 8006154:	fa02 f303 	lsl.w	r3, r2, r3
 8006158:	43da      	mvns	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	400a      	ands	r2, r1
 8006160:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	b29b      	uxth	r3, r3
 800616e:	4618      	mov	r0, r3
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	4613      	mov	r3, r2
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	4413      	add	r3, r2
 800617a:	3b23      	subs	r3, #35	; 0x23
 800617c:	fa00 f203 	lsl.w	r2, r0, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	631a      	str	r2, [r3, #48]	; 0x30
 8006188:	e023      	b.n	80061d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685a      	ldr	r2, [r3, #4]
 8006194:	4613      	mov	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4413      	add	r3, r2
 800619a:	3b41      	subs	r3, #65	; 0x41
 800619c:	221f      	movs	r2, #31
 800619e:	fa02 f303 	lsl.w	r3, r2, r3
 80061a2:	43da      	mvns	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	400a      	ands	r2, r1
 80061aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	4618      	mov	r0, r3
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	4613      	mov	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	3b41      	subs	r3, #65	; 0x41
 80061c6:	fa00 f203 	lsl.w	r2, r0, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80061d2:	4b29      	ldr	r3, [pc, #164]	; (8006278 <HAL_ADC_ConfigChannel+0x250>)
 80061d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a28      	ldr	r2, [pc, #160]	; (800627c <HAL_ADC_ConfigChannel+0x254>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d10f      	bne.n	8006200 <HAL_ADC_ConfigChannel+0x1d8>
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b12      	cmp	r3, #18
 80061e6:	d10b      	bne.n	8006200 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a1d      	ldr	r2, [pc, #116]	; (800627c <HAL_ADC_ConfigChannel+0x254>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d12b      	bne.n	8006262 <HAL_ADC_ConfigChannel+0x23a>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a1c      	ldr	r2, [pc, #112]	; (8006280 <HAL_ADC_ConfigChannel+0x258>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d003      	beq.n	800621c <HAL_ADC_ConfigChannel+0x1f4>
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b11      	cmp	r3, #17
 800621a:	d122      	bne.n	8006262 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a11      	ldr	r2, [pc, #68]	; (8006280 <HAL_ADC_ConfigChannel+0x258>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d111      	bne.n	8006262 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800623e:	4b11      	ldr	r3, [pc, #68]	; (8006284 <HAL_ADC_ConfigChannel+0x25c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a11      	ldr	r2, [pc, #68]	; (8006288 <HAL_ADC_ConfigChannel+0x260>)
 8006244:	fba2 2303 	umull	r2, r3, r2, r3
 8006248:	0c9a      	lsrs	r2, r3, #18
 800624a:	4613      	mov	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006254:	e002      	b.n	800625c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	3b01      	subs	r3, #1
 800625a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1f9      	bne.n	8006256 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3714      	adds	r7, #20
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr
 8006278:	40012300 	.word	0x40012300
 800627c:	40012000 	.word	0x40012000
 8006280:	10000012 	.word	0x10000012
 8006284:	2000006c 	.word	0x2000006c
 8006288:	431bde83 	.word	0x431bde83

0800628c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006294:	4b79      	ldr	r3, [pc, #484]	; (800647c <ADC_Init+0x1f0>)
 8006296:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	431a      	orrs	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6859      	ldr	r1, [r3, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	021a      	lsls	r2, r3, #8
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80062e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6859      	ldr	r1, [r3, #4]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689a      	ldr	r2, [r3, #8]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006306:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6899      	ldr	r1, [r3, #8]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68da      	ldr	r2, [r3, #12]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631e:	4a58      	ldr	r2, [pc, #352]	; (8006480 <ADC_Init+0x1f4>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d022      	beq.n	800636a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006332:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6899      	ldr	r1, [r3, #8]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006354:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6899      	ldr	r1, [r3, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	430a      	orrs	r2, r1
 8006366:	609a      	str	r2, [r3, #8]
 8006368:	e00f      	b.n	800638a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006378:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006388:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f022 0202 	bic.w	r2, r2, #2
 8006398:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	6899      	ldr	r1, [r3, #8]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	7e1b      	ldrb	r3, [r3, #24]
 80063a4:	005a      	lsls	r2, r3, #1
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d01b      	beq.n	80063f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685a      	ldr	r2, [r3, #4]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80063d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6859      	ldr	r1, [r3, #4]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e2:	3b01      	subs	r3, #1
 80063e4:	035a      	lsls	r2, r3, #13
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	605a      	str	r2, [r3, #4]
 80063ee:	e007      	b.n	8006400 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800640e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	3b01      	subs	r3, #1
 800641c:	051a      	lsls	r2, r3, #20
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	430a      	orrs	r2, r1
 8006424:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006434:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6899      	ldr	r1, [r3, #8]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006442:	025a      	lsls	r2, r3, #9
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800645a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6899      	ldr	r1, [r3, #8]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	029a      	lsls	r2, r3, #10
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	430a      	orrs	r2, r1
 800646e:	609a      	str	r2, [r3, #8]
}
 8006470:	bf00      	nop
 8006472:	3714      	adds	r7, #20
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr
 800647c:	40012300 	.word	0x40012300
 8006480:	0f000001 	.word	0x0f000001

08006484 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <__NVIC_SetPriorityGrouping>:
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f003 0307 	and.w	r3, r3, #7
 80064a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80064a8:	4b0c      	ldr	r3, [pc, #48]	; (80064dc <__NVIC_SetPriorityGrouping+0x44>)
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80064ae:	68ba      	ldr	r2, [r7, #8]
 80064b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80064b4:	4013      	ands	r3, r2
 80064b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80064c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80064c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80064ca:	4a04      	ldr	r2, [pc, #16]	; (80064dc <__NVIC_SetPriorityGrouping+0x44>)
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	60d3      	str	r3, [r2, #12]
}
 80064d0:	bf00      	nop
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr
 80064dc:	e000ed00 	.word	0xe000ed00

080064e0 <__NVIC_GetPriorityGrouping>:
{
 80064e0:	b480      	push	{r7}
 80064e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064e4:	4b04      	ldr	r3, [pc, #16]	; (80064f8 <__NVIC_GetPriorityGrouping+0x18>)
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	0a1b      	lsrs	r3, r3, #8
 80064ea:	f003 0307 	and.w	r3, r3, #7
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr
 80064f8:	e000ed00 	.word	0xe000ed00

080064fc <__NVIC_EnableIRQ>:
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	4603      	mov	r3, r0
 8006504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800650a:	2b00      	cmp	r3, #0
 800650c:	db0b      	blt.n	8006526 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	f003 021f 	and.w	r2, r3, #31
 8006514:	4907      	ldr	r1, [pc, #28]	; (8006534 <__NVIC_EnableIRQ+0x38>)
 8006516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800651a:	095b      	lsrs	r3, r3, #5
 800651c:	2001      	movs	r0, #1
 800651e:	fa00 f202 	lsl.w	r2, r0, r2
 8006522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	e000e100 	.word	0xe000e100

08006538 <__NVIC_DisableIRQ>:
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006546:	2b00      	cmp	r3, #0
 8006548:	db12      	blt.n	8006570 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800654a:	79fb      	ldrb	r3, [r7, #7]
 800654c:	f003 021f 	and.w	r2, r3, #31
 8006550:	490a      	ldr	r1, [pc, #40]	; (800657c <__NVIC_DisableIRQ+0x44>)
 8006552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006556:	095b      	lsrs	r3, r3, #5
 8006558:	2001      	movs	r0, #1
 800655a:	fa00 f202 	lsl.w	r2, r0, r2
 800655e:	3320      	adds	r3, #32
 8006560:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006564:	f3bf 8f4f 	dsb	sy
}
 8006568:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800656a:	f3bf 8f6f 	isb	sy
}
 800656e:	bf00      	nop
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	e000e100 	.word	0xe000e100

08006580 <__NVIC_SetPriority>:
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	4603      	mov	r3, r0
 8006588:	6039      	str	r1, [r7, #0]
 800658a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800658c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006590:	2b00      	cmp	r3, #0
 8006592:	db0a      	blt.n	80065aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	b2da      	uxtb	r2, r3
 8006598:	490c      	ldr	r1, [pc, #48]	; (80065cc <__NVIC_SetPriority+0x4c>)
 800659a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800659e:	0112      	lsls	r2, r2, #4
 80065a0:	b2d2      	uxtb	r2, r2
 80065a2:	440b      	add	r3, r1
 80065a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80065a8:	e00a      	b.n	80065c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	4908      	ldr	r1, [pc, #32]	; (80065d0 <__NVIC_SetPriority+0x50>)
 80065b0:	79fb      	ldrb	r3, [r7, #7]
 80065b2:	f003 030f 	and.w	r3, r3, #15
 80065b6:	3b04      	subs	r3, #4
 80065b8:	0112      	lsls	r2, r2, #4
 80065ba:	b2d2      	uxtb	r2, r2
 80065bc:	440b      	add	r3, r1
 80065be:	761a      	strb	r2, [r3, #24]
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr
 80065cc:	e000e100 	.word	0xe000e100
 80065d0:	e000ed00 	.word	0xe000ed00

080065d4 <NVIC_EncodePriority>:
{
 80065d4:	b480      	push	{r7}
 80065d6:	b089      	sub	sp, #36	; 0x24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f003 0307 	and.w	r3, r3, #7
 80065e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	f1c3 0307 	rsb	r3, r3, #7
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	bf28      	it	cs
 80065f2:	2304      	movcs	r3, #4
 80065f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	3304      	adds	r3, #4
 80065fa:	2b06      	cmp	r3, #6
 80065fc:	d902      	bls.n	8006604 <NVIC_EncodePriority+0x30>
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	3b03      	subs	r3, #3
 8006602:	e000      	b.n	8006606 <NVIC_EncodePriority+0x32>
 8006604:	2300      	movs	r3, #0
 8006606:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006608:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	fa02 f303 	lsl.w	r3, r2, r3
 8006612:	43da      	mvns	r2, r3
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	401a      	ands	r2, r3
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800661c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	fa01 f303 	lsl.w	r3, r1, r3
 8006626:	43d9      	mvns	r1, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800662c:	4313      	orrs	r3, r2
}
 800662e:	4618      	mov	r0, r3
 8006630:	3724      	adds	r7, #36	; 0x24
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
	...

0800663c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	3b01      	subs	r3, #1
 8006648:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800664c:	d301      	bcc.n	8006652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800664e:	2301      	movs	r3, #1
 8006650:	e00f      	b.n	8006672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006652:	4a0a      	ldr	r2, [pc, #40]	; (800667c <SysTick_Config+0x40>)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	3b01      	subs	r3, #1
 8006658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800665a:	210f      	movs	r1, #15
 800665c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006660:	f7ff ff8e 	bl	8006580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006664:	4b05      	ldr	r3, [pc, #20]	; (800667c <SysTick_Config+0x40>)
 8006666:	2200      	movs	r2, #0
 8006668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800666a:	4b04      	ldr	r3, [pc, #16]	; (800667c <SysTick_Config+0x40>)
 800666c:	2207      	movs	r2, #7
 800666e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	e000e010 	.word	0xe000e010

08006680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f7ff ff05 	bl	8006498 <__NVIC_SetPriorityGrouping>
}
 800668e:	bf00      	nop
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006696:	b580      	push	{r7, lr}
 8006698:	b086      	sub	sp, #24
 800669a:	af00      	add	r7, sp, #0
 800669c:	4603      	mov	r3, r0
 800669e:	60b9      	str	r1, [r7, #8]
 80066a0:	607a      	str	r2, [r7, #4]
 80066a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80066a8:	f7ff ff1a 	bl	80064e0 <__NVIC_GetPriorityGrouping>
 80066ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	68b9      	ldr	r1, [r7, #8]
 80066b2:	6978      	ldr	r0, [r7, #20]
 80066b4:	f7ff ff8e 	bl	80065d4 <NVIC_EncodePriority>
 80066b8:	4602      	mov	r2, r0
 80066ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066be:	4611      	mov	r1, r2
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7ff ff5d 	bl	8006580 <__NVIC_SetPriority>
}
 80066c6:	bf00      	nop
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b082      	sub	sp, #8
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	4603      	mov	r3, r0
 80066d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7ff ff0d 	bl	80064fc <__NVIC_EnableIRQ>
}
 80066e2:	bf00      	nop
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b082      	sub	sp, #8
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	4603      	mov	r3, r0
 80066f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80066f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7ff ff1d 	bl	8006538 <__NVIC_DisableIRQ>
}
 80066fe:	bf00      	nop
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b082      	sub	sp, #8
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7ff ff94 	bl	800663c <SysTick_Config>
 8006714:	4603      	mov	r3, r0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006728:	2300      	movs	r3, #0
 800672a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800672c:	f7ff f9f2 	bl	8005b14 <HAL_GetTick>
 8006730:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d101      	bne.n	800673c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e099      	b.n	8006870 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2202      	movs	r2, #2
 8006740:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 0201 	bic.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800675c:	e00f      	b.n	800677e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800675e:	f7ff f9d9 	bl	8005b14 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b05      	cmp	r3, #5
 800676a:	d908      	bls.n	800677e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2220      	movs	r2, #32
 8006770:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2203      	movs	r2, #3
 8006776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e078      	b.n	8006870 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0301 	and.w	r3, r3, #1
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1e8      	bne.n	800675e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	4b38      	ldr	r3, [pc, #224]	; (8006878 <HAL_DMA_Init+0x158>)
 8006798:	4013      	ands	r3, r2
 800679a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80067aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80067b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d4:	2b04      	cmp	r3, #4
 80067d6:	d107      	bne.n	80067e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e0:	4313      	orrs	r3, r2
 80067e2:	697a      	ldr	r2, [r7, #20]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	f023 0307 	bic.w	r3, r3, #7
 80067fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	4313      	orrs	r3, r2
 8006808:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680e:	2b04      	cmp	r3, #4
 8006810:	d117      	bne.n	8006842 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006816:	697a      	ldr	r2, [r7, #20]
 8006818:	4313      	orrs	r3, r2
 800681a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00e      	beq.n	8006842 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 fb6f 	bl	8006f08 <DMA_CheckFifoParam>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d008      	beq.n	8006842 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2240      	movs	r2, #64	; 0x40
 8006834:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800683e:	2301      	movs	r3, #1
 8006840:	e016      	b.n	8006870 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	697a      	ldr	r2, [r7, #20]
 8006848:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 fb26 	bl	8006e9c <DMA_CalcBaseAndBitshift>
 8006850:	4603      	mov	r3, r0
 8006852:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006858:	223f      	movs	r2, #63	; 0x3f
 800685a:	409a      	lsls	r2, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3718      	adds	r7, #24
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	f010803f 	.word	0xf010803f

0800687c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800688a:	2300      	movs	r3, #0
 800688c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006892:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800689a:	2b01      	cmp	r3, #1
 800689c:	d101      	bne.n	80068a2 <HAL_DMA_Start_IT+0x26>
 800689e:	2302      	movs	r3, #2
 80068a0:	e040      	b.n	8006924 <HAL_DMA_Start_IT+0xa8>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d12f      	bne.n	8006916 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2202      	movs	r2, #2
 80068ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2200      	movs	r2, #0
 80068c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	68b9      	ldr	r1, [r7, #8]
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 fab8 	bl	8006e40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068d4:	223f      	movs	r2, #63	; 0x3f
 80068d6:	409a      	lsls	r2, r3
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f042 0216 	orr.w	r2, r2, #22
 80068ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d007      	beq.n	8006904 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0208 	orr.w	r2, r2, #8
 8006902:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f042 0201 	orr.w	r2, r2, #1
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	e005      	b.n	8006922 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800691e:	2302      	movs	r3, #2
 8006920:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006922:	7dfb      	ldrb	r3, [r7, #23]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006938:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800693a:	f7ff f8eb 	bl	8005b14 <HAL_GetTick>
 800693e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b02      	cmp	r3, #2
 800694a:	d008      	beq.n	800695e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2280      	movs	r2, #128	; 0x80
 8006950:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e052      	b.n	8006a04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 0216 	bic.w	r2, r2, #22
 800696c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695a      	ldr	r2, [r3, #20]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800697c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006982:	2b00      	cmp	r3, #0
 8006984:	d103      	bne.n	800698e <HAL_DMA_Abort+0x62>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800698a:	2b00      	cmp	r3, #0
 800698c:	d007      	beq.n	800699e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 0208 	bic.w	r2, r2, #8
 800699c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f022 0201 	bic.w	r2, r2, #1
 80069ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069ae:	e013      	b.n	80069d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80069b0:	f7ff f8b0 	bl	8005b14 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	2b05      	cmp	r3, #5
 80069bc:	d90c      	bls.n	80069d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2220      	movs	r2, #32
 80069c2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2203      	movs	r2, #3
 80069c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e015      	b.n	8006a04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1e4      	bne.n	80069b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ea:	223f      	movs	r2, #63	; 0x3f
 80069ec:	409a      	lsls	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3710      	adds	r7, #16
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}

08006a0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d004      	beq.n	8006a2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2280      	movs	r2, #128	; 0x80
 8006a24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e00c      	b.n	8006a44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2205      	movs	r2, #5
 8006a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0201 	bic.w	r2, r2, #1
 8006a40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b086      	sub	sp, #24
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006a5c:	4b92      	ldr	r3, [pc, #584]	; (8006ca8 <HAL_DMA_IRQHandler+0x258>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a92      	ldr	r2, [pc, #584]	; (8006cac <HAL_DMA_IRQHandler+0x25c>)
 8006a62:	fba2 2303 	umull	r2, r3, r2, r3
 8006a66:	0a9b      	lsrs	r3, r3, #10
 8006a68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a7a:	2208      	movs	r2, #8
 8006a7c:	409a      	lsls	r2, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	4013      	ands	r3, r2
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01a      	beq.n	8006abc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0304 	and.w	r3, r3, #4
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d013      	beq.n	8006abc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0204 	bic.w	r2, r2, #4
 8006aa2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aa8:	2208      	movs	r2, #8
 8006aaa:	409a      	lsls	r2, r3
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab4:	f043 0201 	orr.w	r2, r3, #1
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	409a      	lsls	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d012      	beq.n	8006af2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00b      	beq.n	8006af2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ade:	2201      	movs	r2, #1
 8006ae0:	409a      	lsls	r2, r3
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aea:	f043 0202 	orr.w	r2, r3, #2
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006af6:	2204      	movs	r2, #4
 8006af8:	409a      	lsls	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	4013      	ands	r3, r2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d012      	beq.n	8006b28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0302 	and.w	r3, r3, #2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00b      	beq.n	8006b28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b14:	2204      	movs	r2, #4
 8006b16:	409a      	lsls	r2, r3
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b20:	f043 0204 	orr.w	r2, r3, #4
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b2c:	2210      	movs	r2, #16
 8006b2e:	409a      	lsls	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	4013      	ands	r3, r2
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d043      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0308 	and.w	r3, r3, #8
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d03c      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b4a:	2210      	movs	r2, #16
 8006b4c:	409a      	lsls	r2, r3
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d018      	beq.n	8006b92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d108      	bne.n	8006b80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d024      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	4798      	blx	r3
 8006b7e:	e01f      	b.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d01b      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	4798      	blx	r3
 8006b90:	e016      	b.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d107      	bne.n	8006bb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 0208 	bic.w	r2, r2, #8
 8006bae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d003      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	409a      	lsls	r2, r3
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 808e 	beq.w	8006cee <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0310 	and.w	r3, r3, #16
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f000 8086 	beq.w	8006cee <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006be6:	2220      	movs	r2, #32
 8006be8:	409a      	lsls	r2, r3
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b05      	cmp	r3, #5
 8006bf8:	d136      	bne.n	8006c68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0216 	bic.w	r2, r2, #22
 8006c08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	695a      	ldr	r2, [r3, #20]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d103      	bne.n	8006c2a <HAL_DMA_IRQHandler+0x1da>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d007      	beq.n	8006c3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 0208 	bic.w	r2, r2, #8
 8006c38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c3e:	223f      	movs	r2, #63	; 0x3f
 8006c40:	409a      	lsls	r2, r3
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d07d      	beq.n	8006d5a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	4798      	blx	r3
        }
        return;
 8006c66:	e078      	b.n	8006d5a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d01c      	beq.n	8006cb0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d108      	bne.n	8006c96 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d030      	beq.n	8006cee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	4798      	blx	r3
 8006c94:	e02b      	b.n	8006cee <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d027      	beq.n	8006cee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	4798      	blx	r3
 8006ca6:	e022      	b.n	8006cee <HAL_DMA_IRQHandler+0x29e>
 8006ca8:	2000006c 	.word	0x2000006c
 8006cac:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d10f      	bne.n	8006cde <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0210 	bic.w	r2, r2, #16
 8006ccc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d032      	beq.n	8006d5c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d022      	beq.n	8006d48 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2205      	movs	r2, #5
 8006d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f022 0201 	bic.w	r2, r2, #1
 8006d18:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	60bb      	str	r3, [r7, #8]
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d307      	bcc.n	8006d36 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0301 	and.w	r3, r3, #1
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f2      	bne.n	8006d1a <HAL_DMA_IRQHandler+0x2ca>
 8006d34:	e000      	b.n	8006d38 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006d36:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d005      	beq.n	8006d5c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	4798      	blx	r3
 8006d58:	e000      	b.n	8006d5c <HAL_DMA_IRQHandler+0x30c>
        return;
 8006d5a:	bf00      	nop
    }
  }
}
 8006d5c:	3718      	adds	r7, #24
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop

08006d64 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	607a      	str	r2, [r7, #4]
 8006d70:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8006d72:	2300      	movs	r3, #0
 8006d74:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_DMA_RegisterCallback+0x20>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e03c      	b.n	8006dfe <HAL_DMA_RegisterCallback+0x9a>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d129      	bne.n	8006dec <HAL_DMA_RegisterCallback+0x88>
  {
    switch (CallbackID)
 8006d98:	7afb      	ldrb	r3, [r7, #11]
 8006d9a:	2b05      	cmp	r3, #5
 8006d9c:	d829      	bhi.n	8006df2 <HAL_DMA_RegisterCallback+0x8e>
 8006d9e:	a201      	add	r2, pc, #4	; (adr r2, 8006da4 <HAL_DMA_RegisterCallback+0x40>)
 8006da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da4:	08006dbd 	.word	0x08006dbd
 8006da8:	08006dc5 	.word	0x08006dc5
 8006dac:	08006dcd 	.word	0x08006dcd
 8006db0:	08006dd5 	.word	0x08006dd5
 8006db4:	08006ddd 	.word	0x08006ddd
 8006db8:	08006de5 	.word	0x08006de5
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006dc2:	e017      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006dca:	e013      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8006dd2:	e00f      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8006dda:	e00b      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8006de2:	e007      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006dea:	e003      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	75fb      	strb	r3, [r7, #23]
 8006df0:	e000      	b.n	8006df4 <HAL_DMA_RegisterCallback+0x90>
      break;
 8006df2:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8006dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	371c      	adds	r7, #28
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop

08006e0c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e1a:	b2db      	uxtb	r3, r3
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b085      	sub	sp, #20
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
 8006e4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	2b40      	cmp	r3, #64	; 0x40
 8006e6c:	d108      	bne.n	8006e80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006e7e:	e007      	b.n	8006e90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	60da      	str	r2, [r3, #12]
}
 8006e90:	bf00      	nop
 8006e92:	3714      	adds	r7, #20
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	3b10      	subs	r3, #16
 8006eac:	4a14      	ldr	r2, [pc, #80]	; (8006f00 <DMA_CalcBaseAndBitshift+0x64>)
 8006eae:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb2:	091b      	lsrs	r3, r3, #4
 8006eb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006eb6:	4a13      	ldr	r2, [pc, #76]	; (8006f04 <DMA_CalcBaseAndBitshift+0x68>)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	4413      	add	r3, r2
 8006ebc:	781b      	ldrb	r3, [r3, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2b03      	cmp	r3, #3
 8006ec8:	d909      	bls.n	8006ede <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006ed2:	f023 0303 	bic.w	r3, r3, #3
 8006ed6:	1d1a      	adds	r2, r3, #4
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	659a      	str	r2, [r3, #88]	; 0x58
 8006edc:	e007      	b.n	8006eee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006ee6:	f023 0303 	bic.w	r3, r3, #3
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3714      	adds	r7, #20
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	aaaaaaab 	.word	0xaaaaaaab
 8006f04:	080146c4 	.word	0x080146c4

08006f08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f10:	2300      	movs	r3, #0
 8006f12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d11f      	bne.n	8006f62 <DMA_CheckFifoParam+0x5a>
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	2b03      	cmp	r3, #3
 8006f26:	d856      	bhi.n	8006fd6 <DMA_CheckFifoParam+0xce>
 8006f28:	a201      	add	r2, pc, #4	; (adr r2, 8006f30 <DMA_CheckFifoParam+0x28>)
 8006f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f2e:	bf00      	nop
 8006f30:	08006f41 	.word	0x08006f41
 8006f34:	08006f53 	.word	0x08006f53
 8006f38:	08006f41 	.word	0x08006f41
 8006f3c:	08006fd7 	.word	0x08006fd7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d046      	beq.n	8006fda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f50:	e043      	b.n	8006fda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f5a:	d140      	bne.n	8006fde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f60:	e03d      	b.n	8006fde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f6a:	d121      	bne.n	8006fb0 <DMA_CheckFifoParam+0xa8>
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	d837      	bhi.n	8006fe2 <DMA_CheckFifoParam+0xda>
 8006f72:	a201      	add	r2, pc, #4	; (adr r2, 8006f78 <DMA_CheckFifoParam+0x70>)
 8006f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f78:	08006f89 	.word	0x08006f89
 8006f7c:	08006f8f 	.word	0x08006f8f
 8006f80:	08006f89 	.word	0x08006f89
 8006f84:	08006fa1 	.word	0x08006fa1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f8c:	e030      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d025      	beq.n	8006fe6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f9e:	e022      	b.n	8006fe6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006fa8:	d11f      	bne.n	8006fea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006fae:	e01c      	b.n	8006fea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d903      	bls.n	8006fbe <DMA_CheckFifoParam+0xb6>
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b03      	cmp	r3, #3
 8006fba:	d003      	beq.n	8006fc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006fbc:	e018      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	73fb      	strb	r3, [r7, #15]
      break;
 8006fc2:	e015      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00e      	beq.n	8006fee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8006fd4:	e00b      	b.n	8006fee <DMA_CheckFifoParam+0xe6>
      break;
 8006fd6:	bf00      	nop
 8006fd8:	e00a      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fda:	bf00      	nop
 8006fdc:	e008      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fde:	bf00      	nop
 8006fe0:	e006      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fe2:	bf00      	nop
 8006fe4:	e004      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fe6:	bf00      	nop
 8006fe8:	e002      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      break;   
 8006fea:	bf00      	nop
 8006fec:	e000      	b.n	8006ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fee:	bf00      	nop
    }
  } 
  
  return status; 
 8006ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3714      	adds	r7, #20
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop

08007000 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b082      	sub	sp, #8
 8007004:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800700a:	4b4b      	ldr	r3, [pc, #300]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8007012:	2b00      	cmp	r3, #0
 8007014:	d020      	beq.n	8007058 <HAL_FLASH_IRQHandler+0x58>
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8007016:	4b49      	ldr	r3, [pc, #292]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d107      	bne.n	8007030 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8007020:	4b46      	ldr	r3, [pc, #280]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8007026:	4b45      	ldr	r3, [pc, #276]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007028:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800702c:	60da      	str	r2, [r3, #12]
 800702e:	e00b      	b.n	8007048 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8007030:	4b42      	ldr	r3, [pc, #264]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b02      	cmp	r3, #2
 8007038:	d103      	bne.n	8007042 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800703a:	4b40      	ldr	r3, [pc, #256]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	607b      	str	r3, [r7, #4]
 8007040:	e002      	b.n	8007048 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8007042:	4b3e      	ldr	r3, [pc, #248]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8007048:	f000 f88e 	bl	8007168 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f881 	bl	8007154 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8007052:	4b3a      	ldr	r3, [pc, #232]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007054:	2200      	movs	r2, #0
 8007056:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8007058:	4b37      	ldr	r3, [pc, #220]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d04a      	beq.n	80070fa <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007064:	4b34      	ldr	r3, [pc, #208]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 8007066:	2201      	movs	r2, #1
 8007068:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800706a:	4b34      	ldr	r3, [pc, #208]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b01      	cmp	r3, #1
 8007072:	d12d      	bne.n	80070d0 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8007074:	4b31      	ldr	r3, [pc, #196]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	3b01      	subs	r3, #1
 800707a:	4a30      	ldr	r2, [pc, #192]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 800707c:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 800707e:	4b2f      	ldr	r3, [pc, #188]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d015      	beq.n	80070b2 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8007086:	4b2d      	ldr	r3, [pc, #180]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f857 	bl	8007140 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8007092:	4b2a      	ldr	r3, [pc, #168]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	3301      	adds	r3, #1
 8007098:	4a28      	ldr	r2, [pc, #160]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 800709a:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 800709c:	4b27      	ldr	r3, [pc, #156]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 80070a2:	4b26      	ldr	r3, [pc, #152]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070a4:	7a1b      	ldrb	r3, [r3, #8]
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	4619      	mov	r1, r3
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f8c2 	bl	8007234 <FLASH_Erase_Sector>
 80070b0:	e023      	b.n	80070fa <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 80070b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80070b6:	607b      	str	r3, [r7, #4]
 80070b8:	4a20      	ldr	r2, [pc, #128]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80070be:	4b1f      	ldr	r3, [pc, #124]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80070c4:	f000 f8fe 	bl	80072c4 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 f839 	bl	8007140 <HAL_FLASH_EndOfOperationCallback>
 80070ce:	e014      	b.n	80070fa <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 80070d0:	4b1a      	ldr	r3, [pc, #104]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	d107      	bne.n	80070ea <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80070da:	f000 f8f3 	bl	80072c4 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 80070de:	4b17      	ldr	r3, [pc, #92]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 f82c 	bl	8007140 <HAL_FLASH_EndOfOperationCallback>
 80070e8:	e004      	b.n	80070f4 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80070ea:	4b14      	ldr	r3, [pc, #80]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070ec:	695b      	ldr	r3, [r3, #20]
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 f826 	bl	8007140 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80070f4:	4b11      	ldr	r3, [pc, #68]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070f6:	2200      	movs	r2, #0
 80070f8:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80070fa:	4b10      	ldr	r3, [pc, #64]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2b00      	cmp	r3, #0
 8007102:	d114      	bne.n	800712e <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8007104:	4b0c      	ldr	r3, [pc, #48]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 8007106:	691b      	ldr	r3, [r3, #16]
 8007108:	4a0b      	ldr	r2, [pc, #44]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 800710a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800710e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8007110:	4b09      	ldr	r3, [pc, #36]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	4a08      	ldr	r2, [pc, #32]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 8007116:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800711a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800711c:	4b06      	ldr	r3, [pc, #24]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	4a05      	ldr	r2, [pc, #20]	; (8007138 <HAL_FLASH_IRQHandler+0x138>)
 8007122:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007126:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8007128:	4b04      	ldr	r3, [pc, #16]	; (800713c <HAL_FLASH_IRQHandler+0x13c>)
 800712a:	2200      	movs	r2, #0
 800712c:	761a      	strb	r2, [r3, #24]
  }
}
 800712e:	bf00      	nop
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	40023c00 	.word	0x40023c00
 800713c:	20001e94 	.word	0x20001e94

08007140 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8007168:	b480      	push	{r7}
 800716a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800716c:	4b2f      	ldr	r3, [pc, #188]	; (800722c <FLASH_SetErrorCode+0xc4>)
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f003 0310 	and.w	r3, r3, #16
 8007174:	2b00      	cmp	r3, #0
 8007176:	d008      	beq.n	800718a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007178:	4b2d      	ldr	r3, [pc, #180]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 800717a:	69db      	ldr	r3, [r3, #28]
 800717c:	f043 0310 	orr.w	r3, r3, #16
 8007180:	4a2b      	ldr	r2, [pc, #172]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 8007182:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007184:	4b29      	ldr	r3, [pc, #164]	; (800722c <FLASH_SetErrorCode+0xc4>)
 8007186:	2210      	movs	r2, #16
 8007188:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800718a:	4b28      	ldr	r3, [pc, #160]	; (800722c <FLASH_SetErrorCode+0xc4>)
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	f003 0320 	and.w	r3, r3, #32
 8007192:	2b00      	cmp	r3, #0
 8007194:	d008      	beq.n	80071a8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8007196:	4b26      	ldr	r3, [pc, #152]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	f043 0308 	orr.w	r3, r3, #8
 800719e:	4a24      	ldr	r2, [pc, #144]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071a0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80071a2:	4b22      	ldr	r3, [pc, #136]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071a4:	2220      	movs	r2, #32
 80071a6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80071a8:	4b20      	ldr	r3, [pc, #128]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d008      	beq.n	80071c6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80071b4:	4b1e      	ldr	r3, [pc, #120]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071b6:	69db      	ldr	r3, [r3, #28]
 80071b8:	f043 0304 	orr.w	r3, r3, #4
 80071bc:	4a1c      	ldr	r2, [pc, #112]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071be:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80071c0:	4b1a      	ldr	r3, [pc, #104]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071c2:	2240      	movs	r2, #64	; 0x40
 80071c4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80071c6:	4b19      	ldr	r3, [pc, #100]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d008      	beq.n	80071e4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80071d2:	4b17      	ldr	r3, [pc, #92]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071d4:	69db      	ldr	r3, [r3, #28]
 80071d6:	f043 0302 	orr.w	r3, r3, #2
 80071da:	4a15      	ldr	r2, [pc, #84]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071dc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80071de:	4b13      	ldr	r3, [pc, #76]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071e0:	2280      	movs	r2, #128	; 0x80
 80071e2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80071e4:	4b11      	ldr	r3, [pc, #68]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d009      	beq.n	8007204 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80071f0:	4b0f      	ldr	r3, [pc, #60]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071f2:	69db      	ldr	r3, [r3, #28]
 80071f4:	f043 0301 	orr.w	r3, r3, #1
 80071f8:	4a0d      	ldr	r2, [pc, #52]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 80071fa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80071fc:	4b0b      	ldr	r3, [pc, #44]	; (800722c <FLASH_SetErrorCode+0xc4>)
 80071fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007202:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007204:	4b09      	ldr	r3, [pc, #36]	; (800722c <FLASH_SetErrorCode+0xc4>)
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b00      	cmp	r3, #0
 800720e:	d008      	beq.n	8007222 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007210:	4b07      	ldr	r3, [pc, #28]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 8007212:	69db      	ldr	r3, [r3, #28]
 8007214:	f043 0320 	orr.w	r3, r3, #32
 8007218:	4a05      	ldr	r2, [pc, #20]	; (8007230 <FLASH_SetErrorCode+0xc8>)
 800721a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800721c:	4b03      	ldr	r3, [pc, #12]	; (800722c <FLASH_SetErrorCode+0xc4>)
 800721e:	2202      	movs	r2, #2
 8007220:	60da      	str	r2, [r3, #12]
  }
}
 8007222:	bf00      	nop
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr
 800722c:	40023c00 	.word	0x40023c00
 8007230:	20001e94 	.word	0x20001e94

08007234 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007240:	2300      	movs	r3, #0
 8007242:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007244:	78fb      	ldrb	r3, [r7, #3]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d102      	bne.n	8007250 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]
 800724e:	e010      	b.n	8007272 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007250:	78fb      	ldrb	r3, [r7, #3]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d103      	bne.n	800725e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007256:	f44f 7380 	mov.w	r3, #256	; 0x100
 800725a:	60fb      	str	r3, [r7, #12]
 800725c:	e009      	b.n	8007272 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800725e:	78fb      	ldrb	r3, [r7, #3]
 8007260:	2b02      	cmp	r3, #2
 8007262:	d103      	bne.n	800726c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007264:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007268:	60fb      	str	r3, [r7, #12]
 800726a:	e002      	b.n	8007272 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800726c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007270:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007272:	4b13      	ldr	r3, [pc, #76]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 8007274:	691b      	ldr	r3, [r3, #16]
 8007276:	4a12      	ldr	r2, [pc, #72]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 8007278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800727c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800727e:	4b10      	ldr	r3, [pc, #64]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 8007280:	691a      	ldr	r2, [r3, #16]
 8007282:	490f      	ldr	r1, [pc, #60]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	4313      	orrs	r3, r2
 8007288:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800728a:	4b0d      	ldr	r3, [pc, #52]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	4a0c      	ldr	r2, [pc, #48]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 8007290:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007294:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007296:	4b0a      	ldr	r3, [pc, #40]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 8007298:	691a      	ldr	r2, [r3, #16]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	00db      	lsls	r3, r3, #3
 800729e:	4313      	orrs	r3, r2
 80072a0:	4a07      	ldr	r2, [pc, #28]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 80072a2:	f043 0302 	orr.w	r3, r3, #2
 80072a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80072a8:	4b05      	ldr	r3, [pc, #20]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	4a04      	ldr	r2, [pc, #16]	; (80072c0 <FLASH_Erase_Sector+0x8c>)
 80072ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072b2:	6113      	str	r3, [r2, #16]
}
 80072b4:	bf00      	nop
 80072b6:	3714      	adds	r7, #20
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr
 80072c0:	40023c00 	.word	0x40023c00

080072c4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80072c4:	b480      	push	{r7}
 80072c6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80072c8:	4b20      	ldr	r3, [pc, #128]	; (800734c <FLASH_FlushCaches+0x88>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d017      	beq.n	8007304 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80072d4:	4b1d      	ldr	r3, [pc, #116]	; (800734c <FLASH_FlushCaches+0x88>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a1c      	ldr	r2, [pc, #112]	; (800734c <FLASH_FlushCaches+0x88>)
 80072da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072de:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80072e0:	4b1a      	ldr	r3, [pc, #104]	; (800734c <FLASH_FlushCaches+0x88>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a19      	ldr	r2, [pc, #100]	; (800734c <FLASH_FlushCaches+0x88>)
 80072e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	4b17      	ldr	r3, [pc, #92]	; (800734c <FLASH_FlushCaches+0x88>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a16      	ldr	r2, [pc, #88]	; (800734c <FLASH_FlushCaches+0x88>)
 80072f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072f6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80072f8:	4b14      	ldr	r3, [pc, #80]	; (800734c <FLASH_FlushCaches+0x88>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a13      	ldr	r2, [pc, #76]	; (800734c <FLASH_FlushCaches+0x88>)
 80072fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007302:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8007304:	4b11      	ldr	r3, [pc, #68]	; (800734c <FLASH_FlushCaches+0x88>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800730c:	2b00      	cmp	r3, #0
 800730e:	d017      	beq.n	8007340 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8007310:	4b0e      	ldr	r3, [pc, #56]	; (800734c <FLASH_FlushCaches+0x88>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a0d      	ldr	r2, [pc, #52]	; (800734c <FLASH_FlushCaches+0x88>)
 8007316:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800731a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800731c:	4b0b      	ldr	r3, [pc, #44]	; (800734c <FLASH_FlushCaches+0x88>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a0a      	ldr	r2, [pc, #40]	; (800734c <FLASH_FlushCaches+0x88>)
 8007322:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	4b08      	ldr	r3, [pc, #32]	; (800734c <FLASH_FlushCaches+0x88>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a07      	ldr	r2, [pc, #28]	; (800734c <FLASH_FlushCaches+0x88>)
 800732e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007332:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007334:	4b05      	ldr	r3, [pc, #20]	; (800734c <FLASH_FlushCaches+0x88>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a04      	ldr	r2, [pc, #16]	; (800734c <FLASH_FlushCaches+0x88>)
 800733a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800733e:	6013      	str	r3, [r2, #0]
  }
}
 8007340:	bf00      	nop
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	40023c00 	.word	0x40023c00

08007350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007350:	b480      	push	{r7}
 8007352:	b089      	sub	sp, #36	; 0x24
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800735a:	2300      	movs	r3, #0
 800735c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800735e:	2300      	movs	r3, #0
 8007360:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007362:	2300      	movs	r3, #0
 8007364:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007366:	2300      	movs	r3, #0
 8007368:	61fb      	str	r3, [r7, #28]
 800736a:	e159      	b.n	8007620 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800736c:	2201      	movs	r2, #1
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	fa02 f303 	lsl.w	r3, r2, r3
 8007374:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	4013      	ands	r3, r2
 800737e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	429a      	cmp	r2, r3
 8007386:	f040 8148 	bne.w	800761a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	f003 0303 	and.w	r3, r3, #3
 8007392:	2b01      	cmp	r3, #1
 8007394:	d005      	beq.n	80073a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d130      	bne.n	8007404 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	005b      	lsls	r3, r3, #1
 80073ac:	2203      	movs	r2, #3
 80073ae:	fa02 f303 	lsl.w	r3, r2, r3
 80073b2:	43db      	mvns	r3, r3
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	4013      	ands	r3, r2
 80073b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	68da      	ldr	r2, [r3, #12]
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	005b      	lsls	r3, r3, #1
 80073c2:	fa02 f303 	lsl.w	r3, r2, r3
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	69ba      	ldr	r2, [r7, #24]
 80073d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80073d8:	2201      	movs	r2, #1
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	fa02 f303 	lsl.w	r3, r2, r3
 80073e0:	43db      	mvns	r3, r3
 80073e2:	69ba      	ldr	r2, [r7, #24]
 80073e4:	4013      	ands	r3, r2
 80073e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	091b      	lsrs	r3, r3, #4
 80073ee:	f003 0201 	and.w	r2, r3, #1
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	fa02 f303 	lsl.w	r3, r2, r3
 80073f8:	69ba      	ldr	r2, [r7, #24]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	69ba      	ldr	r2, [r7, #24]
 8007402:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	f003 0303 	and.w	r3, r3, #3
 800740c:	2b03      	cmp	r3, #3
 800740e:	d017      	beq.n	8007440 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	005b      	lsls	r3, r3, #1
 800741a:	2203      	movs	r2, #3
 800741c:	fa02 f303 	lsl.w	r3, r2, r3
 8007420:	43db      	mvns	r3, r3
 8007422:	69ba      	ldr	r2, [r7, #24]
 8007424:	4013      	ands	r3, r2
 8007426:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	689a      	ldr	r2, [r3, #8]
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	005b      	lsls	r3, r3, #1
 8007430:	fa02 f303 	lsl.w	r3, r2, r3
 8007434:	69ba      	ldr	r2, [r7, #24]
 8007436:	4313      	orrs	r3, r2
 8007438:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	69ba      	ldr	r2, [r7, #24]
 800743e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f003 0303 	and.w	r3, r3, #3
 8007448:	2b02      	cmp	r3, #2
 800744a:	d123      	bne.n	8007494 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	08da      	lsrs	r2, r3, #3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	3208      	adds	r2, #8
 8007454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007458:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	f003 0307 	and.w	r3, r3, #7
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	220f      	movs	r2, #15
 8007464:	fa02 f303 	lsl.w	r3, r2, r3
 8007468:	43db      	mvns	r3, r3
 800746a:	69ba      	ldr	r2, [r7, #24]
 800746c:	4013      	ands	r3, r2
 800746e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	691a      	ldr	r2, [r3, #16]
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	f003 0307 	and.w	r3, r3, #7
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	fa02 f303 	lsl.w	r3, r2, r3
 8007480:	69ba      	ldr	r2, [r7, #24]
 8007482:	4313      	orrs	r3, r2
 8007484:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	08da      	lsrs	r2, r3, #3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	3208      	adds	r2, #8
 800748e:	69b9      	ldr	r1, [r7, #24]
 8007490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	005b      	lsls	r3, r3, #1
 800749e:	2203      	movs	r2, #3
 80074a0:	fa02 f303 	lsl.w	r3, r2, r3
 80074a4:	43db      	mvns	r3, r3
 80074a6:	69ba      	ldr	r2, [r7, #24]
 80074a8:	4013      	ands	r3, r2
 80074aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f003 0203 	and.w	r2, r3, #3
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	fa02 f303 	lsl.w	r3, r2, r3
 80074bc:	69ba      	ldr	r2, [r7, #24]
 80074be:	4313      	orrs	r3, r2
 80074c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 80a2 	beq.w	800761a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074d6:	2300      	movs	r3, #0
 80074d8:	60fb      	str	r3, [r7, #12]
 80074da:	4b57      	ldr	r3, [pc, #348]	; (8007638 <HAL_GPIO_Init+0x2e8>)
 80074dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074de:	4a56      	ldr	r2, [pc, #344]	; (8007638 <HAL_GPIO_Init+0x2e8>)
 80074e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074e4:	6453      	str	r3, [r2, #68]	; 0x44
 80074e6:	4b54      	ldr	r3, [pc, #336]	; (8007638 <HAL_GPIO_Init+0x2e8>)
 80074e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074ee:	60fb      	str	r3, [r7, #12]
 80074f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80074f2:	4a52      	ldr	r2, [pc, #328]	; (800763c <HAL_GPIO_Init+0x2ec>)
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	089b      	lsrs	r3, r3, #2
 80074f8:	3302      	adds	r3, #2
 80074fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	f003 0303 	and.w	r3, r3, #3
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	220f      	movs	r2, #15
 800750a:	fa02 f303 	lsl.w	r3, r2, r3
 800750e:	43db      	mvns	r3, r3
 8007510:	69ba      	ldr	r2, [r7, #24]
 8007512:	4013      	ands	r3, r2
 8007514:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a49      	ldr	r2, [pc, #292]	; (8007640 <HAL_GPIO_Init+0x2f0>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d019      	beq.n	8007552 <HAL_GPIO_Init+0x202>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a48      	ldr	r2, [pc, #288]	; (8007644 <HAL_GPIO_Init+0x2f4>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d013      	beq.n	800754e <HAL_GPIO_Init+0x1fe>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a47      	ldr	r2, [pc, #284]	; (8007648 <HAL_GPIO_Init+0x2f8>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00d      	beq.n	800754a <HAL_GPIO_Init+0x1fa>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a46      	ldr	r2, [pc, #280]	; (800764c <HAL_GPIO_Init+0x2fc>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d007      	beq.n	8007546 <HAL_GPIO_Init+0x1f6>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a45      	ldr	r2, [pc, #276]	; (8007650 <HAL_GPIO_Init+0x300>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d101      	bne.n	8007542 <HAL_GPIO_Init+0x1f2>
 800753e:	2304      	movs	r3, #4
 8007540:	e008      	b.n	8007554 <HAL_GPIO_Init+0x204>
 8007542:	2307      	movs	r3, #7
 8007544:	e006      	b.n	8007554 <HAL_GPIO_Init+0x204>
 8007546:	2303      	movs	r3, #3
 8007548:	e004      	b.n	8007554 <HAL_GPIO_Init+0x204>
 800754a:	2302      	movs	r3, #2
 800754c:	e002      	b.n	8007554 <HAL_GPIO_Init+0x204>
 800754e:	2301      	movs	r3, #1
 8007550:	e000      	b.n	8007554 <HAL_GPIO_Init+0x204>
 8007552:	2300      	movs	r3, #0
 8007554:	69fa      	ldr	r2, [r7, #28]
 8007556:	f002 0203 	and.w	r2, r2, #3
 800755a:	0092      	lsls	r2, r2, #2
 800755c:	4093      	lsls	r3, r2
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	4313      	orrs	r3, r2
 8007562:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007564:	4935      	ldr	r1, [pc, #212]	; (800763c <HAL_GPIO_Init+0x2ec>)
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	089b      	lsrs	r3, r3, #2
 800756a:	3302      	adds	r3, #2
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007572:	4b38      	ldr	r3, [pc, #224]	; (8007654 <HAL_GPIO_Init+0x304>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	43db      	mvns	r3, r3
 800757c:	69ba      	ldr	r2, [r7, #24]
 800757e:	4013      	ands	r3, r2
 8007580:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800758a:	2b00      	cmp	r3, #0
 800758c:	d003      	beq.n	8007596 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800758e:	69ba      	ldr	r2, [r7, #24]
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	4313      	orrs	r3, r2
 8007594:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007596:	4a2f      	ldr	r2, [pc, #188]	; (8007654 <HAL_GPIO_Init+0x304>)
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800759c:	4b2d      	ldr	r3, [pc, #180]	; (8007654 <HAL_GPIO_Init+0x304>)
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	43db      	mvns	r3, r3
 80075a6:	69ba      	ldr	r2, [r7, #24]
 80075a8:	4013      	ands	r3, r2
 80075aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d003      	beq.n	80075c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	4313      	orrs	r3, r2
 80075be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80075c0:	4a24      	ldr	r2, [pc, #144]	; (8007654 <HAL_GPIO_Init+0x304>)
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80075c6:	4b23      	ldr	r3, [pc, #140]	; (8007654 <HAL_GPIO_Init+0x304>)
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	43db      	mvns	r3, r3
 80075d0:	69ba      	ldr	r2, [r7, #24]
 80075d2:	4013      	ands	r3, r2
 80075d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d003      	beq.n	80075ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80075e2:	69ba      	ldr	r2, [r7, #24]
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80075ea:	4a1a      	ldr	r2, [pc, #104]	; (8007654 <HAL_GPIO_Init+0x304>)
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80075f0:	4b18      	ldr	r3, [pc, #96]	; (8007654 <HAL_GPIO_Init+0x304>)
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	43db      	mvns	r3, r3
 80075fa:	69ba      	ldr	r2, [r7, #24]
 80075fc:	4013      	ands	r3, r2
 80075fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007608:	2b00      	cmp	r3, #0
 800760a:	d003      	beq.n	8007614 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800760c:	69ba      	ldr	r2, [r7, #24]
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	4313      	orrs	r3, r2
 8007612:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007614:	4a0f      	ldr	r2, [pc, #60]	; (8007654 <HAL_GPIO_Init+0x304>)
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	3301      	adds	r3, #1
 800761e:	61fb      	str	r3, [r7, #28]
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	2b0f      	cmp	r3, #15
 8007624:	f67f aea2 	bls.w	800736c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007628:	bf00      	nop
 800762a:	bf00      	nop
 800762c:	3724      	adds	r7, #36	; 0x24
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	40023800 	.word	0x40023800
 800763c:	40013800 	.word	0x40013800
 8007640:	40020000 	.word	0x40020000
 8007644:	40020400 	.word	0x40020400
 8007648:	40020800 	.word	0x40020800
 800764c:	40020c00 	.word	0x40020c00
 8007650:	40021000 	.word	0x40021000
 8007654:	40013c00 	.word	0x40013c00

08007658 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	460b      	mov	r3, r1
 8007662:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	691a      	ldr	r2, [r3, #16]
 8007668:	887b      	ldrh	r3, [r7, #2]
 800766a:	4013      	ands	r3, r2
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007670:	2301      	movs	r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
 8007674:	e001      	b.n	800767a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007676:	2300      	movs	r3, #0
 8007678:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800767a:	7bfb      	ldrb	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3714      	adds	r7, #20
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	460b      	mov	r3, r1
 8007692:	807b      	strh	r3, [r7, #2]
 8007694:	4613      	mov	r3, r2
 8007696:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007698:	787b      	ldrb	r3, [r7, #1]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d003      	beq.n	80076a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800769e:	887a      	ldrh	r2, [r7, #2]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80076a4:	e003      	b.n	80076ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80076a6:	887b      	ldrh	r3, [r7, #2]
 80076a8:	041a      	lsls	r2, r3, #16
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	619a      	str	r2, [r3, #24]
}
 80076ae:	bf00      	nop
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr

080076ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80076ba:	b480      	push	{r7}
 80076bc:	b085      	sub	sp, #20
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
 80076c2:	460b      	mov	r3, r1
 80076c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80076cc:	887a      	ldrh	r2, [r7, #2]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	4013      	ands	r3, r2
 80076d2:	041a      	lsls	r2, r3, #16
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	43d9      	mvns	r1, r3
 80076d8:	887b      	ldrh	r3, [r7, #2]
 80076da:	400b      	ands	r3, r1
 80076dc:	431a      	orrs	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	619a      	str	r2, [r3, #24]
}
 80076e2:	bf00      	nop
 80076e4:	3714      	adds	r7, #20
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
	...

080076f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	4603      	mov	r3, r0
 80076f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80076fa:	4b08      	ldr	r3, [pc, #32]	; (800771c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80076fc:	695a      	ldr	r2, [r3, #20]
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	4013      	ands	r3, r2
 8007702:	2b00      	cmp	r3, #0
 8007704:	d006      	beq.n	8007714 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007706:	4a05      	ldr	r2, [pc, #20]	; (800771c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007708:	88fb      	ldrh	r3, [r7, #6]
 800770a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800770c:	88fb      	ldrh	r3, [r7, #6]
 800770e:	4618      	mov	r0, r3
 8007710:	f7fc fc2e 	bl	8003f70 <HAL_GPIO_EXTI_Callback>
  }
}
 8007714:	bf00      	nop
 8007716:	3708      	adds	r7, #8
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}
 800771c:	40013c00 	.word	0x40013c00

08007720 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d101      	bne.n	8007732 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e12b      	b.n	800798a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007738:	b2db      	uxtb	r3, r3
 800773a:	2b00      	cmp	r3, #0
 800773c:	d106      	bne.n	800774c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f7fd fcf6 	bl	8005138 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2224      	movs	r2, #36	; 0x24
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0201 	bic.w	r2, r2, #1
 8007762:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007772:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007782:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007784:	f002 ff2c 	bl	800a5e0 <HAL_RCC_GetPCLK1Freq>
 8007788:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	4a81      	ldr	r2, [pc, #516]	; (8007994 <HAL_I2C_Init+0x274>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d807      	bhi.n	80077a4 <HAL_I2C_Init+0x84>
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4a80      	ldr	r2, [pc, #512]	; (8007998 <HAL_I2C_Init+0x278>)
 8007798:	4293      	cmp	r3, r2
 800779a:	bf94      	ite	ls
 800779c:	2301      	movls	r3, #1
 800779e:	2300      	movhi	r3, #0
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	e006      	b.n	80077b2 <HAL_I2C_Init+0x92>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	4a7d      	ldr	r2, [pc, #500]	; (800799c <HAL_I2C_Init+0x27c>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	bf94      	ite	ls
 80077ac:	2301      	movls	r3, #1
 80077ae:	2300      	movhi	r3, #0
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d001      	beq.n	80077ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e0e7      	b.n	800798a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	4a78      	ldr	r2, [pc, #480]	; (80079a0 <HAL_I2C_Init+0x280>)
 80077be:	fba2 2303 	umull	r2, r3, r2, r3
 80077c2:	0c9b      	lsrs	r3, r3, #18
 80077c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	430a      	orrs	r2, r1
 80077d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	6a1b      	ldr	r3, [r3, #32]
 80077e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	4a6a      	ldr	r2, [pc, #424]	; (8007994 <HAL_I2C_Init+0x274>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d802      	bhi.n	80077f4 <HAL_I2C_Init+0xd4>
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	3301      	adds	r3, #1
 80077f2:	e009      	b.n	8007808 <HAL_I2C_Init+0xe8>
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80077fa:	fb02 f303 	mul.w	r3, r2, r3
 80077fe:	4a69      	ldr	r2, [pc, #420]	; (80079a4 <HAL_I2C_Init+0x284>)
 8007800:	fba2 2303 	umull	r2, r3, r2, r3
 8007804:	099b      	lsrs	r3, r3, #6
 8007806:	3301      	adds	r3, #1
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	6812      	ldr	r2, [r2, #0]
 800780c:	430b      	orrs	r3, r1
 800780e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800781a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	495c      	ldr	r1, [pc, #368]	; (8007994 <HAL_I2C_Init+0x274>)
 8007824:	428b      	cmp	r3, r1
 8007826:	d819      	bhi.n	800785c <HAL_I2C_Init+0x13c>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	1e59      	subs	r1, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	fbb1 f3f3 	udiv	r3, r1, r3
 8007836:	1c59      	adds	r1, r3, #1
 8007838:	f640 73fc 	movw	r3, #4092	; 0xffc
 800783c:	400b      	ands	r3, r1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <HAL_I2C_Init+0x138>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	1e59      	subs	r1, r3, #1
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	005b      	lsls	r3, r3, #1
 800784c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007850:	3301      	adds	r3, #1
 8007852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007856:	e051      	b.n	80078fc <HAL_I2C_Init+0x1dc>
 8007858:	2304      	movs	r3, #4
 800785a:	e04f      	b.n	80078fc <HAL_I2C_Init+0x1dc>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d111      	bne.n	8007888 <HAL_I2C_Init+0x168>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	1e58      	subs	r0, r3, #1
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6859      	ldr	r1, [r3, #4]
 800786c:	460b      	mov	r3, r1
 800786e:	005b      	lsls	r3, r3, #1
 8007870:	440b      	add	r3, r1
 8007872:	fbb0 f3f3 	udiv	r3, r0, r3
 8007876:	3301      	adds	r3, #1
 8007878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800787c:	2b00      	cmp	r3, #0
 800787e:	bf0c      	ite	eq
 8007880:	2301      	moveq	r3, #1
 8007882:	2300      	movne	r3, #0
 8007884:	b2db      	uxtb	r3, r3
 8007886:	e012      	b.n	80078ae <HAL_I2C_Init+0x18e>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	1e58      	subs	r0, r3, #1
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6859      	ldr	r1, [r3, #4]
 8007890:	460b      	mov	r3, r1
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	440b      	add	r3, r1
 8007896:	0099      	lsls	r1, r3, #2
 8007898:	440b      	add	r3, r1
 800789a:	fbb0 f3f3 	udiv	r3, r0, r3
 800789e:	3301      	adds	r3, #1
 80078a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	bf0c      	ite	eq
 80078a8:	2301      	moveq	r3, #1
 80078aa:	2300      	movne	r3, #0
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <HAL_I2C_Init+0x196>
 80078b2:	2301      	movs	r3, #1
 80078b4:	e022      	b.n	80078fc <HAL_I2C_Init+0x1dc>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10e      	bne.n	80078dc <HAL_I2C_Init+0x1bc>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	1e58      	subs	r0, r3, #1
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6859      	ldr	r1, [r3, #4]
 80078c6:	460b      	mov	r3, r1
 80078c8:	005b      	lsls	r3, r3, #1
 80078ca:	440b      	add	r3, r1
 80078cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80078d0:	3301      	adds	r3, #1
 80078d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078da:	e00f      	b.n	80078fc <HAL_I2C_Init+0x1dc>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	1e58      	subs	r0, r3, #1
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6859      	ldr	r1, [r3, #4]
 80078e4:	460b      	mov	r3, r1
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	440b      	add	r3, r1
 80078ea:	0099      	lsls	r1, r3, #2
 80078ec:	440b      	add	r3, r1
 80078ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80078f2:	3301      	adds	r3, #1
 80078f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80078fc:	6879      	ldr	r1, [r7, #4]
 80078fe:	6809      	ldr	r1, [r1, #0]
 8007900:	4313      	orrs	r3, r2
 8007902:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	69da      	ldr	r2, [r3, #28]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a1b      	ldr	r3, [r3, #32]
 8007916:	431a      	orrs	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	430a      	orrs	r2, r1
 800791e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800792a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	6911      	ldr	r1, [r2, #16]
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	68d2      	ldr	r2, [r2, #12]
 8007936:	4311      	orrs	r1, r2
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	6812      	ldr	r2, [r2, #0]
 800793c:	430b      	orrs	r3, r1
 800793e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	695a      	ldr	r2, [r3, #20]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	431a      	orrs	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f042 0201 	orr.w	r2, r2, #1
 800796a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2220      	movs	r2, #32
 8007976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	000186a0 	.word	0x000186a0
 8007998:	001e847f 	.word	0x001e847f
 800799c:	003d08ff 	.word	0x003d08ff
 80079a0:	431bde83 	.word	0x431bde83
 80079a4:	10624dd3 	.word	0x10624dd3

080079a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af02      	add	r7, sp, #8
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	607a      	str	r2, [r7, #4]
 80079b2:	461a      	mov	r2, r3
 80079b4:	460b      	mov	r3, r1
 80079b6:	817b      	strh	r3, [r7, #10]
 80079b8:	4613      	mov	r3, r2
 80079ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079bc:	f7fe f8aa 	bl	8005b14 <HAL_GetTick>
 80079c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b20      	cmp	r3, #32
 80079cc:	f040 80e0 	bne.w	8007b90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	9300      	str	r3, [sp, #0]
 80079d4:	2319      	movs	r3, #25
 80079d6:	2201      	movs	r2, #1
 80079d8:	4970      	ldr	r1, [pc, #448]	; (8007b9c <HAL_I2C_Master_Transmit+0x1f4>)
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f002 f80c 	bl	80099f8 <I2C_WaitOnFlagUntilTimeout>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80079e6:	2302      	movs	r3, #2
 80079e8:	e0d3      	b.n	8007b92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d101      	bne.n	80079f8 <HAL_I2C_Master_Transmit+0x50>
 80079f4:	2302      	movs	r3, #2
 80079f6:	e0cc      	b.n	8007b92 <HAL_I2C_Master_Transmit+0x1ea>
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d007      	beq.n	8007a1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f042 0201 	orr.w	r2, r2, #1
 8007a1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2221      	movs	r2, #33	; 0x21
 8007a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2210      	movs	r2, #16
 8007a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	893a      	ldrh	r2, [r7, #8]
 8007a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	4a50      	ldr	r2, [pc, #320]	; (8007ba0 <HAL_I2C_Master_Transmit+0x1f8>)
 8007a5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a60:	8979      	ldrh	r1, [r7, #10]
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	6a3a      	ldr	r2, [r7, #32]
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f001 fd8a 	bl	8009580 <I2C_MasterRequestWrite>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e08d      	b.n	8007b92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a76:	2300      	movs	r3, #0
 8007a78:	613b      	str	r3, [r7, #16]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	695b      	ldr	r3, [r3, #20]
 8007a80:	613b      	str	r3, [r7, #16]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	699b      	ldr	r3, [r3, #24]
 8007a88:	613b      	str	r3, [r7, #16]
 8007a8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007a8c:	e066      	b.n	8007b5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	6a39      	ldr	r1, [r7, #32]
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f002 f886 	bl	8009ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00d      	beq.n	8007aba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa2:	2b04      	cmp	r3, #4
 8007aa4:	d107      	bne.n	8007ab6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ab4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e06b      	b.n	8007b92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007abe:	781a      	ldrb	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aca:	1c5a      	adds	r2, r3, #1
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	695b      	ldr	r3, [r3, #20]
 8007af0:	f003 0304 	and.w	r3, r3, #4
 8007af4:	2b04      	cmp	r3, #4
 8007af6:	d11b      	bne.n	8007b30 <HAL_I2C_Master_Transmit+0x188>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d017      	beq.n	8007b30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b04:	781a      	ldrb	r2, [r3, #0]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b10:	1c5a      	adds	r2, r3, #1
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	b29a      	uxth	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b30:	697a      	ldr	r2, [r7, #20]
 8007b32:	6a39      	ldr	r1, [r7, #32]
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f002 f876 	bl	8009c26 <I2C_WaitOnBTFFlagUntilTimeout>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00d      	beq.n	8007b5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b44:	2b04      	cmp	r3, #4
 8007b46:	d107      	bne.n	8007b58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e01a      	b.n	8007b92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d194      	bne.n	8007a8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	e000      	b.n	8007b92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007b90:	2302      	movs	r3, #2
  }
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3718      	adds	r7, #24
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	00100002 	.word	0x00100002
 8007ba0:	ffff0000 	.word	0xffff0000

08007ba4 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b086      	sub	sp, #24
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	607a      	str	r2, [r7, #4]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	817b      	strh	r3, [r7, #10]
 8007bb4:	4613      	mov	r3, r2
 8007bb6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b20      	cmp	r3, #32
 8007bc6:	f040 810d 	bne.w	8007de4 <HAL_I2C_Master_Receive_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8007bca:	4b89      	ldr	r3, [pc, #548]	; (8007df0 <HAL_I2C_Master_Receive_DMA+0x24c>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	08db      	lsrs	r3, r3, #3
 8007bd0:	4a88      	ldr	r2, [pc, #544]	; (8007df4 <HAL_I2C_Master_Receive_DMA+0x250>)
 8007bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd6:	0a1a      	lsrs	r2, r3, #8
 8007bd8:	4613      	mov	r3, r2
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	4413      	add	r3, r2
 8007bde:	009a      	lsls	r2, r3, #2
 8007be0:	4413      	add	r3, r2
 8007be2:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	3b01      	subs	r3, #1
 8007be8:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d116      	bne.n	8007c1e <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2220      	movs	r2, #32
 8007bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0a:	f043 0220 	orr.w	r2, r3, #32
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e0e3      	b.n	8007de6 <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d0db      	beq.n	8007be4 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d101      	bne.n	8007c3a <HAL_I2C_Master_Receive_DMA+0x96>
 8007c36:	2302      	movs	r3, #2
 8007c38:	e0d5      	b.n	8007de6 <HAL_I2C_Master_Receive_DMA+0x242>
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0301 	and.w	r3, r3, #1
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d007      	beq.n	8007c60 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2222      	movs	r2, #34	; 0x22
 8007c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2210      	movs	r2, #16
 8007c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2200      	movs	r2, #0
 8007c84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	893a      	ldrh	r2, [r7, #8]
 8007c90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4a56      	ldr	r2, [pc, #344]	; (8007df8 <HAL_I2C_Master_Receive_DMA+0x254>)
 8007ca0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8007ca2:	897a      	ldrh	r2, [r7, #10]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d07b      	beq.n	8007da8 <HAL_I2C_Master_Receive_DMA+0x204>
    {
      if (hi2c->hdmarx != NULL)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d02a      	beq.n	8007d0e <HAL_I2C_Master_Receive_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbc:	4a4f      	ldr	r2, [pc, #316]	; (8007dfc <HAL_I2C_Master_Receive_DMA+0x258>)
 8007cbe:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc4:	4a4e      	ldr	r2, [pc, #312]	; (8007e00 <HAL_I2C_Master_Receive_DMA+0x25c>)
 8007cc6:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ccc:	2200      	movs	r2, #0
 8007cce:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cdc:	2200      	movs	r2, #0
 8007cde:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3310      	adds	r3, #16
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cfe:	f7fe fdbd 	bl	800687c <HAL_DMA_Start_IT>
 8007d02:	4603      	mov	r3, r0
 8007d04:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007d06:	7dfb      	ldrb	r3, [r7, #23]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d139      	bne.n	8007d80 <HAL_I2C_Master_Receive_DMA+0x1dc>
 8007d0c:	e013      	b.n	8007d36 <HAL_I2C_Master_Receive_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2220      	movs	r2, #32
 8007d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d22:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e057      	b.n	8007de6 <HAL_I2C_Master_Receive_DMA+0x242>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d44:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d54:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8007d6c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	685a      	ldr	r2, [r3, #4]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d7c:	605a      	str	r2, [r3, #4]
 8007d7e:	e02f      	b.n	8007de0 <HAL_I2C_Master_Receive_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2220      	movs	r2, #32
 8007d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d94:	f043 0210 	orr.w	r2, r3, #16
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e01e      	b.n	8007de6 <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	685a      	ldr	r2, [r3, #4]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8007dbe:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007dce:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dde:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8007de0:	2300      	movs	r3, #0
 8007de2:	e000      	b.n	8007de6 <HAL_I2C_Master_Receive_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8007de4:	2302      	movs	r3, #2
  }
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3718      	adds	r7, #24
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	2000006c 	.word	0x2000006c
 8007df4:	14f8b589 	.word	0x14f8b589
 8007df8:	ffff0000 	.word	0xffff0000
 8007dfc:	08009685 	.word	0x08009685
 8007e00:	0800982f 	.word	0x0800982f

08007e04 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b088      	sub	sp, #32
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e1c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e24:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e2c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007e2e:	7bfb      	ldrb	r3, [r7, #15]
 8007e30:	2b10      	cmp	r3, #16
 8007e32:	d003      	beq.n	8007e3c <HAL_I2C_EV_IRQHandler+0x38>
 8007e34:	7bfb      	ldrb	r3, [r7, #15]
 8007e36:	2b40      	cmp	r3, #64	; 0x40
 8007e38:	f040 80c1 	bne.w	8007fbe <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	f003 0301 	and.w	r3, r3, #1
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d10d      	bne.n	8007e72 <HAL_I2C_EV_IRQHandler+0x6e>
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007e5c:	d003      	beq.n	8007e66 <HAL_I2C_EV_IRQHandler+0x62>
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007e64:	d101      	bne.n	8007e6a <HAL_I2C_EV_IRQHandler+0x66>
 8007e66:	2301      	movs	r3, #1
 8007e68:	e000      	b.n	8007e6c <HAL_I2C_EV_IRQHandler+0x68>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	f000 8132 	beq.w	80080d6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e72:	69fb      	ldr	r3, [r7, #28]
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d00c      	beq.n	8007e96 <HAL_I2C_EV_IRQHandler+0x92>
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	0a5b      	lsrs	r3, r3, #9
 8007e80:	f003 0301 	and.w	r3, r3, #1
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d006      	beq.n	8007e96 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f001 ff6e 	bl	8009d6a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 fd5b 	bl	800894a <I2C_Master_SB>
 8007e94:	e092      	b.n	8007fbc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	08db      	lsrs	r3, r3, #3
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d009      	beq.n	8007eb6 <HAL_I2C_EV_IRQHandler+0xb2>
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	0a5b      	lsrs	r3, r3, #9
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fdd1 	bl	8008a56 <I2C_Master_ADD10>
 8007eb4:	e082      	b.n	8007fbc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	085b      	lsrs	r3, r3, #1
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d009      	beq.n	8007ed6 <HAL_I2C_EV_IRQHandler+0xd2>
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	0a5b      	lsrs	r3, r3, #9
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 fdeb 	bl	8008aaa <I2C_Master_ADDR>
 8007ed4:	e072      	b.n	8007fbc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8007ed6:	69bb      	ldr	r3, [r7, #24]
 8007ed8:	089b      	lsrs	r3, r3, #2
 8007eda:	f003 0301 	and.w	r3, r3, #1
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d03b      	beq.n	8007f5a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ef0:	f000 80f3 	beq.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	09db      	lsrs	r3, r3, #7
 8007ef8:	f003 0301 	and.w	r3, r3, #1
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00f      	beq.n	8007f20 <HAL_I2C_EV_IRQHandler+0x11c>
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	0a9b      	lsrs	r3, r3, #10
 8007f04:	f003 0301 	and.w	r3, r3, #1
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d009      	beq.n	8007f20 <HAL_I2C_EV_IRQHandler+0x11c>
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	089b      	lsrs	r3, r3, #2
 8007f10:	f003 0301 	and.w	r3, r3, #1
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d103      	bne.n	8007f20 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 f9d5 	bl	80082c8 <I2C_MasterTransmit_TXE>
 8007f1e:	e04d      	b.n	8007fbc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	089b      	lsrs	r3, r3, #2
 8007f24:	f003 0301 	and.w	r3, r3, #1
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	f000 80d6 	beq.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	0a5b      	lsrs	r3, r3, #9
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f000 80cf 	beq.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007f3c:	7bbb      	ldrb	r3, [r7, #14]
 8007f3e:	2b21      	cmp	r3, #33	; 0x21
 8007f40:	d103      	bne.n	8007f4a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 fa5c 	bl	8008400 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f48:	e0c7      	b.n	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8007f4a:	7bfb      	ldrb	r3, [r7, #15]
 8007f4c:	2b40      	cmp	r3, #64	; 0x40
 8007f4e:	f040 80c4 	bne.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 faca 	bl	80084ec <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f58:	e0bf      	b.n	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f68:	f000 80b7 	beq.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	099b      	lsrs	r3, r3, #6
 8007f70:	f003 0301 	and.w	r3, r3, #1
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00f      	beq.n	8007f98 <HAL_I2C_EV_IRQHandler+0x194>
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	0a9b      	lsrs	r3, r3, #10
 8007f7c:	f003 0301 	and.w	r3, r3, #1
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d009      	beq.n	8007f98 <HAL_I2C_EV_IRQHandler+0x194>
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	089b      	lsrs	r3, r3, #2
 8007f88:	f003 0301 	and.w	r3, r3, #1
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d103      	bne.n	8007f98 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fb3f 	bl	8008614 <I2C_MasterReceive_RXNE>
 8007f96:	e011      	b.n	8007fbc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	089b      	lsrs	r3, r3, #2
 8007f9c:	f003 0301 	and.w	r3, r3, #1
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f000 809a 	beq.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	0a5b      	lsrs	r3, r3, #9
 8007faa:	f003 0301 	and.w	r3, r3, #1
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	f000 8093 	beq.w	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 fbde 	bl	8008776 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fba:	e08e      	b.n	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
 8007fbc:	e08d      	b.n	80080da <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d004      	beq.n	8007fd0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	695b      	ldr	r3, [r3, #20]
 8007fcc:	61fb      	str	r3, [r7, #28]
 8007fce:	e007      	b.n	8007fe0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	699b      	ldr	r3, [r3, #24]
 8007fd6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	085b      	lsrs	r3, r3, #1
 8007fe4:	f003 0301 	and.w	r3, r3, #1
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d012      	beq.n	8008012 <HAL_I2C_EV_IRQHandler+0x20e>
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	0a5b      	lsrs	r3, r3, #9
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d00c      	beq.n	8008012 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d003      	beq.n	8008008 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008008:	69b9      	ldr	r1, [r7, #24]
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 ff9c 	bl	8008f48 <I2C_Slave_ADDR>
 8008010:	e066      	b.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	091b      	lsrs	r3, r3, #4
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d009      	beq.n	8008032 <HAL_I2C_EV_IRQHandler+0x22e>
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	0a5b      	lsrs	r3, r3, #9
 8008022:	f003 0301 	and.w	r3, r3, #1
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 ffd6 	bl	8008fdc <I2C_Slave_STOPF>
 8008030:	e056      	b.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008032:	7bbb      	ldrb	r3, [r7, #14]
 8008034:	2b21      	cmp	r3, #33	; 0x21
 8008036:	d002      	beq.n	800803e <HAL_I2C_EV_IRQHandler+0x23a>
 8008038:	7bbb      	ldrb	r3, [r7, #14]
 800803a:	2b29      	cmp	r3, #41	; 0x29
 800803c:	d125      	bne.n	800808a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800803e:	69fb      	ldr	r3, [r7, #28]
 8008040:	09db      	lsrs	r3, r3, #7
 8008042:	f003 0301 	and.w	r3, r3, #1
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00f      	beq.n	800806a <HAL_I2C_EV_IRQHandler+0x266>
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	0a9b      	lsrs	r3, r3, #10
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d009      	beq.n	800806a <HAL_I2C_EV_IRQHandler+0x266>
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	089b      	lsrs	r3, r3, #2
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b00      	cmp	r3, #0
 8008060:	d103      	bne.n	800806a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 feb2 	bl	8008dcc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008068:	e039      	b.n	80080de <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	089b      	lsrs	r3, r3, #2
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	d033      	beq.n	80080de <HAL_I2C_EV_IRQHandler+0x2da>
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	0a5b      	lsrs	r3, r3, #9
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d02d      	beq.n	80080de <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fedf 	bl	8008e46 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008088:	e029      	b.n	80080de <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	099b      	lsrs	r3, r3, #6
 800808e:	f003 0301 	and.w	r3, r3, #1
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00f      	beq.n	80080b6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	0a9b      	lsrs	r3, r3, #10
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d009      	beq.n	80080b6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	089b      	lsrs	r3, r3, #2
 80080a6:	f003 0301 	and.w	r3, r3, #1
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d103      	bne.n	80080b6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 feea 	bl	8008e88 <I2C_SlaveReceive_RXNE>
 80080b4:	e014      	b.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	089b      	lsrs	r3, r3, #2
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00e      	beq.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	0a5b      	lsrs	r3, r3, #9
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d008      	beq.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 ff18 	bl	8008f04 <I2C_SlaveReceive_BTF>
 80080d4:	e004      	b.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80080d6:	bf00      	nop
 80080d8:	e002      	b.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080da:	bf00      	nop
 80080dc:	e000      	b.n	80080e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80080de:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80080e0:	3720      	adds	r7, #32
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b08a      	sub	sp, #40	; 0x28
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	695b      	ldr	r3, [r3, #20]
 80080f4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80080fe:	2300      	movs	r3, #0
 8008100:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008108:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	0a1b      	lsrs	r3, r3, #8
 800810e:	f003 0301 	and.w	r3, r3, #1
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00e      	beq.n	8008134 <HAL_I2C_ER_IRQHandler+0x4e>
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	0a1b      	lsrs	r3, r3, #8
 800811a:	f003 0301 	and.w	r3, r3, #1
 800811e:	2b00      	cmp	r3, #0
 8008120:	d008      	beq.n	8008134 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008124:	f043 0301 	orr.w	r3, r3, #1
 8008128:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008132:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	0a5b      	lsrs	r3, r3, #9
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00e      	beq.n	800815e <HAL_I2C_ER_IRQHandler+0x78>
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	0a1b      	lsrs	r3, r3, #8
 8008144:	f003 0301 	and.w	r3, r3, #1
 8008148:	2b00      	cmp	r3, #0
 800814a:	d008      	beq.n	800815e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	f043 0302 	orr.w	r3, r3, #2
 8008152:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800815c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800815e:	6a3b      	ldr	r3, [r7, #32]
 8008160:	0a9b      	lsrs	r3, r3, #10
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d03f      	beq.n	80081ea <HAL_I2C_ER_IRQHandler+0x104>
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	0a1b      	lsrs	r3, r3, #8
 800816e:	f003 0301 	and.w	r3, r3, #1
 8008172:	2b00      	cmp	r3, #0
 8008174:	d039      	beq.n	80081ea <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8008176:	7efb      	ldrb	r3, [r7, #27]
 8008178:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800817e:	b29b      	uxth	r3, r3
 8008180:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008188:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800818e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008190:	7ebb      	ldrb	r3, [r7, #26]
 8008192:	2b20      	cmp	r3, #32
 8008194:	d112      	bne.n	80081bc <HAL_I2C_ER_IRQHandler+0xd6>
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d10f      	bne.n	80081bc <HAL_I2C_ER_IRQHandler+0xd6>
 800819c:	7cfb      	ldrb	r3, [r7, #19]
 800819e:	2b21      	cmp	r3, #33	; 0x21
 80081a0:	d008      	beq.n	80081b4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80081a2:	7cfb      	ldrb	r3, [r7, #19]
 80081a4:	2b29      	cmp	r3, #41	; 0x29
 80081a6:	d005      	beq.n	80081b4 <HAL_I2C_ER_IRQHandler+0xce>
 80081a8:	7cfb      	ldrb	r3, [r7, #19]
 80081aa:	2b28      	cmp	r3, #40	; 0x28
 80081ac:	d106      	bne.n	80081bc <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2b21      	cmp	r3, #33	; 0x21
 80081b2:	d103      	bne.n	80081bc <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f001 f841 	bl	800923c <I2C_Slave_AF>
 80081ba:	e016      	b.n	80081ea <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80081c4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80081c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c8:	f043 0304 	orr.w	r3, r3, #4
 80081cc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80081ce:	7efb      	ldrb	r3, [r7, #27]
 80081d0:	2b10      	cmp	r3, #16
 80081d2:	d002      	beq.n	80081da <HAL_I2C_ER_IRQHandler+0xf4>
 80081d4:	7efb      	ldrb	r3, [r7, #27]
 80081d6:	2b40      	cmp	r3, #64	; 0x40
 80081d8:	d107      	bne.n	80081ea <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081e8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80081ea:	6a3b      	ldr	r3, [r7, #32]
 80081ec:	0adb      	lsrs	r3, r3, #11
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00e      	beq.n	8008214 <HAL_I2C_ER_IRQHandler+0x12e>
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	0a1b      	lsrs	r3, r3, #8
 80081fa:	f003 0301 	and.w	r3, r3, #1
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d008      	beq.n	8008214 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008204:	f043 0308 	orr.w	r3, r3, #8
 8008208:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8008212:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008216:	2b00      	cmp	r3, #0
 8008218:	d008      	beq.n	800822c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800821e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008220:	431a      	orrs	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f001 f878 	bl	800931c <I2C_ITError>
  }
}
 800822c:	bf00      	nop
 800822e:	3728      	adds	r7, #40	; 0x28
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800823c:	bf00      	nop
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	460b      	mov	r3, r1
 8008266:	70fb      	strb	r3, [r7, #3]
 8008268:	4613      	mov	r3, r2
 800826a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80082bc:	bf00      	nop
 80082be:	370c      	adds	r7, #12
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr

080082c8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d150      	bne.n	8008390 <I2C_MasterTransmit_TXE+0xc8>
 80082ee:	7bfb      	ldrb	r3, [r7, #15]
 80082f0:	2b21      	cmp	r3, #33	; 0x21
 80082f2:	d14d      	bne.n	8008390 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2b08      	cmp	r3, #8
 80082f8:	d01d      	beq.n	8008336 <I2C_MasterTransmit_TXE+0x6e>
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	2b20      	cmp	r3, #32
 80082fe:	d01a      	beq.n	8008336 <I2C_MasterTransmit_TXE+0x6e>
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008306:	d016      	beq.n	8008336 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	685a      	ldr	r2, [r3, #4]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008316:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2211      	movs	r2, #17
 800831c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2220      	movs	r2, #32
 800832a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7fc fa48 	bl	80047c4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008334:	e060      	b.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	685a      	ldr	r2, [r3, #4]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008344:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008354:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2220      	movs	r2, #32
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b40      	cmp	r3, #64	; 0x40
 800836e:	d107      	bne.n	8008380 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff ff87 	bl	800828c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800837e:	e03b      	b.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f7fc fa1b 	bl	80047c4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800838e:	e033      	b.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008390:	7bfb      	ldrb	r3, [r7, #15]
 8008392:	2b21      	cmp	r3, #33	; 0x21
 8008394:	d005      	beq.n	80083a2 <I2C_MasterTransmit_TXE+0xda>
 8008396:	7bbb      	ldrb	r3, [r7, #14]
 8008398:	2b40      	cmp	r3, #64	; 0x40
 800839a:	d12d      	bne.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800839c:	7bfb      	ldrb	r3, [r7, #15]
 800839e:	2b22      	cmp	r3, #34	; 0x22
 80083a0:	d12a      	bne.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d108      	bne.n	80083be <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083ba:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80083bc:	e01c      	b.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	2b40      	cmp	r3, #64	; 0x40
 80083c8:	d103      	bne.n	80083d2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 f88e 	bl	80084ec <I2C_MemoryTransmit_TXE_BTF>
}
 80083d0:	e012      	b.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d6:	781a      	ldrb	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e2:	1c5a      	adds	r2, r3, #1
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	3b01      	subs	r3, #1
 80083f0:	b29a      	uxth	r2, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80083f6:	e7ff      	b.n	80083f8 <I2C_MasterTransmit_TXE+0x130>
 80083f8:	bf00      	nop
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008414:	b2db      	uxtb	r3, r3
 8008416:	2b21      	cmp	r3, #33	; 0x21
 8008418:	d164      	bne.n	80084e4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800841e:	b29b      	uxth	r3, r3
 8008420:	2b00      	cmp	r3, #0
 8008422:	d012      	beq.n	800844a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008428:	781a      	ldrb	r2, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008434:	1c5a      	adds	r2, r3, #1
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800843e:	b29b      	uxth	r3, r3
 8008440:	3b01      	subs	r3, #1
 8008442:	b29a      	uxth	r2, r3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8008448:	e04c      	b.n	80084e4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2b08      	cmp	r3, #8
 800844e:	d01d      	beq.n	800848c <I2C_MasterTransmit_BTF+0x8c>
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2b20      	cmp	r3, #32
 8008454:	d01a      	beq.n	800848c <I2C_MasterTransmit_BTF+0x8c>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800845c:	d016      	beq.n	800848c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	685a      	ldr	r2, [r3, #4]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800846c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2211      	movs	r2, #17
 8008472:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2220      	movs	r2, #32
 8008480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f7fc f99d 	bl	80047c4 <HAL_I2C_MasterTxCpltCallback>
}
 800848a:	e02b      	b.n	80084e4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685a      	ldr	r2, [r3, #4]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800849a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084aa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2220      	movs	r2, #32
 80084b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	2b40      	cmp	r3, #64	; 0x40
 80084c4:	d107      	bne.n	80084d6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f7ff fedc 	bl	800828c <HAL_I2C_MemTxCpltCallback>
}
 80084d4:	e006      	b.n	80084e4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7fc f970 	bl	80047c4 <HAL_I2C_MasterTxCpltCallback>
}
 80084e4:	bf00      	nop
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084fa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008500:	2b00      	cmp	r3, #0
 8008502:	d11d      	bne.n	8008540 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008508:	2b01      	cmp	r3, #1
 800850a:	d10b      	bne.n	8008524 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008510:	b2da      	uxtb	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800851c:	1c9a      	adds	r2, r3, #2
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8008522:	e073      	b.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008528:	b29b      	uxth	r3, r3
 800852a:	121b      	asrs	r3, r3, #8
 800852c:	b2da      	uxtb	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008538:	1c5a      	adds	r2, r3, #1
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800853e:	e065      	b.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008544:	2b01      	cmp	r3, #1
 8008546:	d10b      	bne.n	8008560 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800854c:	b2da      	uxtb	r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008558:	1c5a      	adds	r2, r3, #1
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800855e:	e055      	b.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008564:	2b02      	cmp	r3, #2
 8008566:	d151      	bne.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008568:	7bfb      	ldrb	r3, [r7, #15]
 800856a:	2b22      	cmp	r3, #34	; 0x22
 800856c:	d10d      	bne.n	800858a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800857c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008582:	1c5a      	adds	r2, r3, #1
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008588:	e040      	b.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d015      	beq.n	80085c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008594:	7bfb      	ldrb	r3, [r7, #15]
 8008596:	2b21      	cmp	r3, #33	; 0x21
 8008598:	d112      	bne.n	80085c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800859e:	781a      	ldrb	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085aa:	1c5a      	adds	r2, r3, #1
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	3b01      	subs	r3, #1
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80085be:	e025      	b.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d120      	bne.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80085ca:	7bfb      	ldrb	r3, [r7, #15]
 80085cc:	2b21      	cmp	r3, #33	; 0x21
 80085ce:	d11d      	bne.n	800860c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685a      	ldr	r2, [r3, #4]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80085de:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2220      	movs	r2, #32
 80085fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f7ff fe40 	bl	800828c <HAL_I2C_MemTxCpltCallback>
}
 800860c:	bf00      	nop
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008622:	b2db      	uxtb	r3, r3
 8008624:	2b22      	cmp	r3, #34	; 0x22
 8008626:	f040 80a2 	bne.w	800876e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800862e:	b29b      	uxth	r3, r3
 8008630:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2b03      	cmp	r3, #3
 8008636:	d921      	bls.n	800867c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	691a      	ldr	r2, [r3, #16]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008642:	b2d2      	uxtb	r2, r2
 8008644:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008654:	b29b      	uxth	r3, r3
 8008656:	3b01      	subs	r3, #1
 8008658:	b29a      	uxth	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008662:	b29b      	uxth	r3, r3
 8008664:	2b03      	cmp	r3, #3
 8008666:	f040 8082 	bne.w	800876e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	685a      	ldr	r2, [r3, #4]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008678:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800867a:	e078      	b.n	800876e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008680:	2b02      	cmp	r3, #2
 8008682:	d074      	beq.n	800876e <I2C_MasterReceive_RXNE+0x15a>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2b01      	cmp	r3, #1
 8008688:	d002      	beq.n	8008690 <I2C_MasterReceive_RXNE+0x7c>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d16e      	bne.n	800876e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f001 fb09 	bl	8009ca8 <I2C_WaitOnSTOPRequestThroughIT>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d142      	bne.n	8008722 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086aa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685a      	ldr	r2, [r3, #4]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80086ba:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	691a      	ldr	r2, [r3, #16]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c6:	b2d2      	uxtb	r2, r2
 80086c8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ce:	1c5a      	adds	r2, r3, #1
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086d8:	b29b      	uxth	r3, r3
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29a      	uxth	r2, r3
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2220      	movs	r2, #32
 80086e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	2b40      	cmp	r3, #64	; 0x40
 80086f4:	d10a      	bne.n	800870c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2200      	movs	r2, #0
 8008702:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f7ff fdcb 	bl	80082a0 <HAL_I2C_MemRxCpltCallback>
}
 800870a:	e030      	b.n	800876e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2200      	movs	r2, #0
 8008710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2212      	movs	r2, #18
 8008718:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f7fc f868 	bl	80047f0 <HAL_I2C_MasterRxCpltCallback>
}
 8008720:	e025      	b.n	800876e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	685a      	ldr	r2, [r3, #4]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008730:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	691a      	ldr	r2, [r3, #16]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873c:	b2d2      	uxtb	r2, r2
 800873e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008744:	1c5a      	adds	r2, r3, #1
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800874e:	b29b      	uxth	r3, r3
 8008750:	3b01      	subs	r3, #1
 8008752:	b29a      	uxth	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2220      	movs	r2, #32
 800875c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f7fc f811 	bl	8004790 <HAL_I2C_ErrorCallback>
}
 800876e:	bf00      	nop
 8008770:	3710      	adds	r7, #16
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b084      	sub	sp, #16
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008782:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008788:	b29b      	uxth	r3, r3
 800878a:	2b04      	cmp	r3, #4
 800878c:	d11b      	bne.n	80087c6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	685a      	ldr	r2, [r3, #4]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800879c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	691a      	ldr	r2, [r3, #16]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a8:	b2d2      	uxtb	r2, r2
 80087aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b0:	1c5a      	adds	r2, r3, #1
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	3b01      	subs	r3, #1
 80087be:	b29a      	uxth	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80087c4:	e0bd      	b.n	8008942 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	2b03      	cmp	r3, #3
 80087ce:	d129      	bne.n	8008824 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087de:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2b04      	cmp	r3, #4
 80087e4:	d00a      	beq.n	80087fc <I2C_MasterReceive_BTF+0x86>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2b02      	cmp	r3, #2
 80087ea:	d007      	beq.n	80087fc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087fa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	691a      	ldr	r2, [r3, #16]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008806:	b2d2      	uxtb	r2, r2
 8008808:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	1c5a      	adds	r2, r3, #1
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008818:	b29b      	uxth	r3, r3
 800881a:	3b01      	subs	r3, #1
 800881c:	b29a      	uxth	r2, r3
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8008822:	e08e      	b.n	8008942 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008828:	b29b      	uxth	r3, r3
 800882a:	2b02      	cmp	r3, #2
 800882c:	d176      	bne.n	800891c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2b01      	cmp	r3, #1
 8008832:	d002      	beq.n	800883a <I2C_MasterReceive_BTF+0xc4>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b10      	cmp	r3, #16
 8008838:	d108      	bne.n	800884c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008848:	601a      	str	r2, [r3, #0]
 800884a:	e019      	b.n	8008880 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2b04      	cmp	r3, #4
 8008850:	d002      	beq.n	8008858 <I2C_MasterReceive_BTF+0xe2>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2b02      	cmp	r3, #2
 8008856:	d108      	bne.n	800886a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008866:	601a      	str	r2, [r3, #0]
 8008868:	e00a      	b.n	8008880 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2b10      	cmp	r3, #16
 800886e:	d007      	beq.n	8008880 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800887e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	691a      	ldr	r2, [r3, #16]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800888a:	b2d2      	uxtb	r2, r2
 800888c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008892:	1c5a      	adds	r2, r3, #1
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800889c:	b29b      	uxth	r3, r3
 800889e:	3b01      	subs	r3, #1
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	691a      	ldr	r2, [r3, #16]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b0:	b2d2      	uxtb	r2, r2
 80088b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b8:	1c5a      	adds	r2, r3, #1
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	3b01      	subs	r3, #1
 80088c6:	b29a      	uxth	r2, r3
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	685a      	ldr	r2, [r3, #4]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80088da:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2220      	movs	r2, #32
 80088e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	2b40      	cmp	r3, #64	; 0x40
 80088ee:	d10a      	bne.n	8008906 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f7ff fcce 	bl	80082a0 <HAL_I2C_MemRxCpltCallback>
}
 8008904:	e01d      	b.n	8008942 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2212      	movs	r2, #18
 8008912:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f7fb ff6b 	bl	80047f0 <HAL_I2C_MasterRxCpltCallback>
}
 800891a:	e012      	b.n	8008942 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	691a      	ldr	r2, [r3, #16]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008926:	b2d2      	uxtb	r2, r2
 8008928:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008938:	b29b      	uxth	r3, r3
 800893a:	3b01      	subs	r3, #1
 800893c:	b29a      	uxth	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8008942:	bf00      	nop
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800894a:	b480      	push	{r7}
 800894c:	b083      	sub	sp, #12
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b40      	cmp	r3, #64	; 0x40
 800895c:	d117      	bne.n	800898e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008962:	2b00      	cmp	r3, #0
 8008964:	d109      	bne.n	800897a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800896a:	b2db      	uxtb	r3, r3
 800896c:	461a      	mov	r2, r3
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008976:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008978:	e067      	b.n	8008a4a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800897e:	b2db      	uxtb	r3, r3
 8008980:	f043 0301 	orr.w	r3, r3, #1
 8008984:	b2da      	uxtb	r2, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	611a      	str	r2, [r3, #16]
}
 800898c:	e05d      	b.n	8008a4a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008996:	d133      	bne.n	8008a00 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	2b21      	cmp	r3, #33	; 0x21
 80089a2:	d109      	bne.n	80089b8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	461a      	mov	r2, r3
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80089b4:	611a      	str	r2, [r3, #16]
 80089b6:	e008      	b.n	80089ca <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	f043 0301 	orr.w	r3, r3, #1
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d004      	beq.n	80089dc <I2C_Master_SB+0x92>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d108      	bne.n	80089ee <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d032      	beq.n	8008a4a <I2C_Master_SB+0x100>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d02d      	beq.n	8008a4a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	685a      	ldr	r2, [r3, #4]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089fc:	605a      	str	r2, [r3, #4]
}
 80089fe:	e024      	b.n	8008a4a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d10e      	bne.n	8008a26 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	11db      	asrs	r3, r3, #7
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	f003 0306 	and.w	r3, r3, #6
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	f063 030f 	orn	r3, r3, #15
 8008a1c:	b2da      	uxtb	r2, r3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	611a      	str	r2, [r3, #16]
}
 8008a24:	e011      	b.n	8008a4a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d10d      	bne.n	8008a4a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	11db      	asrs	r3, r3, #7
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	f003 0306 	and.w	r3, r3, #6
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	f063 030e 	orn	r3, r3, #14
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	611a      	str	r2, [r3, #16]
}
 8008a4a:	bf00      	nop
 8008a4c:	370c      	adds	r7, #12
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008a56:	b480      	push	{r7}
 8008a58:	b083      	sub	sp, #12
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a62:	b2da      	uxtb	r2, r3
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d004      	beq.n	8008a7c <I2C_Master_ADD10+0x26>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d108      	bne.n	8008a8e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d00c      	beq.n	8008a9e <I2C_Master_ADD10+0x48>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d007      	beq.n	8008a9e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a9c:	605a      	str	r2, [r3, #4]
  }
}
 8008a9e:	bf00      	nop
 8008aa0:	370c      	adds	r7, #12
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008aaa:	b480      	push	{r7}
 8008aac:	b091      	sub	sp, #68	; 0x44
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ab8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ac6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b22      	cmp	r3, #34	; 0x22
 8008ad2:	f040 8169 	bne.w	8008da8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d10f      	bne.n	8008afe <I2C_Master_ADDR+0x54>
 8008ade:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008ae2:	2b40      	cmp	r3, #64	; 0x40
 8008ae4:	d10b      	bne.n	8008afe <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	633b      	str	r3, [r7, #48]	; 0x30
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	695b      	ldr	r3, [r3, #20]
 8008af0:	633b      	str	r3, [r7, #48]	; 0x30
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	633b      	str	r3, [r7, #48]	; 0x30
 8008afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afc:	e160      	b.n	8008dc0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d11d      	bne.n	8008b42 <I2C_Master_ADDR+0x98>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008b0e:	d118      	bne.n	8008b42 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b10:	2300      	movs	r3, #0
 8008b12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	695b      	ldr	r3, [r3, #20]
 8008b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699b      	ldr	r3, [r3, #24]
 8008b22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b34:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	651a      	str	r2, [r3, #80]	; 0x50
 8008b40:	e13e      	b.n	8008dc0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d113      	bne.n	8008b74 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	699b      	ldr	r3, [r3, #24]
 8008b5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b60:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	681a      	ldr	r2, [r3, #0]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b70:	601a      	str	r2, [r3, #0]
 8008b72:	e115      	b.n	8008da0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	f040 808a 	bne.w	8008c94 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b82:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b86:	d137      	bne.n	8008bf8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b96:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ba6:	d113      	bne.n	8008bd0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bb6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bb8:	2300      	movs	r3, #0
 8008bba:	627b      	str	r3, [r7, #36]	; 0x24
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	699b      	ldr	r3, [r3, #24]
 8008bca:	627b      	str	r3, [r7, #36]	; 0x24
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bce:	e0e7      	b.n	8008da0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	623b      	str	r3, [r7, #32]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	623b      	str	r3, [r7, #32]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	699b      	ldr	r3, [r3, #24]
 8008be2:	623b      	str	r3, [r7, #32]
 8008be4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bf4:	601a      	str	r2, [r3, #0]
 8008bf6:	e0d3      	b.n	8008da0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfa:	2b08      	cmp	r3, #8
 8008bfc:	d02e      	beq.n	8008c5c <I2C_Master_ADDR+0x1b2>
 8008bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c00:	2b20      	cmp	r3, #32
 8008c02:	d02b      	beq.n	8008c5c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c06:	2b12      	cmp	r3, #18
 8008c08:	d102      	bne.n	8008c10 <I2C_Master_ADDR+0x166>
 8008c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d125      	bne.n	8008c5c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c12:	2b04      	cmp	r3, #4
 8008c14:	d00e      	beq.n	8008c34 <I2C_Master_ADDR+0x18a>
 8008c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d00b      	beq.n	8008c34 <I2C_Master_ADDR+0x18a>
 8008c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c1e:	2b10      	cmp	r3, #16
 8008c20:	d008      	beq.n	8008c34 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c30:	601a      	str	r2, [r3, #0]
 8008c32:	e007      	b.n	8008c44 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c42:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c44:	2300      	movs	r3, #0
 8008c46:	61fb      	str	r3, [r7, #28]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	61fb      	str	r3, [r7, #28]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	61fb      	str	r3, [r7, #28]
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	e0a1      	b.n	8008da0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c6a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	61bb      	str	r3, [r7, #24]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	61bb      	str	r3, [r7, #24]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	699b      	ldr	r3, [r3, #24]
 8008c7e:	61bb      	str	r3, [r7, #24]
 8008c80:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c90:	601a      	str	r2, [r3, #0]
 8008c92:	e085      	b.n	8008da0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	2b02      	cmp	r3, #2
 8008c9c:	d14d      	bne.n	8008d3a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca0:	2b04      	cmp	r3, #4
 8008ca2:	d016      	beq.n	8008cd2 <I2C_Master_ADDR+0x228>
 8008ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d013      	beq.n	8008cd2 <I2C_Master_ADDR+0x228>
 8008caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cac:	2b10      	cmp	r3, #16
 8008cae:	d010      	beq.n	8008cd2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cbe:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008cce:	601a      	str	r2, [r3, #0]
 8008cd0:	e007      	b.n	8008ce2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ce0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008cec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cf0:	d117      	bne.n	8008d22 <I2C_Master_ADDR+0x278>
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008cf8:	d00b      	beq.n	8008d12 <I2C_Master_ADDR+0x268>
 8008cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d008      	beq.n	8008d12 <I2C_Master_ADDR+0x268>
 8008d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d02:	2b08      	cmp	r3, #8
 8008d04:	d005      	beq.n	8008d12 <I2C_Master_ADDR+0x268>
 8008d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d08:	2b10      	cmp	r3, #16
 8008d0a:	d002      	beq.n	8008d12 <I2C_Master_ADDR+0x268>
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0e:	2b20      	cmp	r3, #32
 8008d10:	d107      	bne.n	8008d22 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008d20:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d22:	2300      	movs	r3, #0
 8008d24:	617b      	str	r3, [r7, #20]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	695b      	ldr	r3, [r3, #20]
 8008d2c:	617b      	str	r3, [r7, #20]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	e032      	b.n	8008da0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008d48:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d58:	d117      	bne.n	8008d8a <I2C_Master_ADDR+0x2e0>
 8008d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d60:	d00b      	beq.n	8008d7a <I2C_Master_ADDR+0x2d0>
 8008d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d008      	beq.n	8008d7a <I2C_Master_ADDR+0x2d0>
 8008d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d6a:	2b08      	cmp	r3, #8
 8008d6c:	d005      	beq.n	8008d7a <I2C_Master_ADDR+0x2d0>
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d70:	2b10      	cmp	r3, #16
 8008d72:	d002      	beq.n	8008d7a <I2C_Master_ADDR+0x2d0>
 8008d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d76:	2b20      	cmp	r3, #32
 8008d78:	d107      	bne.n	8008d8a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008d88:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	613b      	str	r3, [r7, #16]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	695b      	ldr	r3, [r3, #20]
 8008d94:	613b      	str	r3, [r7, #16]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	613b      	str	r3, [r7, #16]
 8008d9e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008da6:	e00b      	b.n	8008dc0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008da8:	2300      	movs	r3, #0
 8008daa:	60fb      	str	r3, [r7, #12]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	695b      	ldr	r3, [r3, #20]
 8008db2:	60fb      	str	r3, [r7, #12]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	699b      	ldr	r3, [r3, #24]
 8008dba:	60fb      	str	r3, [r7, #12]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
}
 8008dbe:	e7ff      	b.n	8008dc0 <I2C_Master_ADDR+0x316>
 8008dc0:	bf00      	nop
 8008dc2:	3744      	adds	r7, #68	; 0x44
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dda:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d02b      	beq.n	8008e3e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dea:	781a      	ldrb	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df6:	1c5a      	adds	r2, r3, #1
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	3b01      	subs	r3, #1
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d114      	bne.n	8008e3e <I2C_SlaveTransmit_TXE+0x72>
 8008e14:	7bfb      	ldrb	r3, [r7, #15]
 8008e16:	2b29      	cmp	r3, #41	; 0x29
 8008e18:	d111      	bne.n	8008e3e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e28:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2221      	movs	r2, #33	; 0x21
 8008e2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2228      	movs	r2, #40	; 0x28
 8008e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f7ff f9fb 	bl	8008234 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008e3e:	bf00      	nop
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008e46:	b480      	push	{r7}
 8008e48:	b083      	sub	sp, #12
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d011      	beq.n	8008e7c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e5c:	781a      	ldrb	r2, [r3, #0]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e96:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e9c:	b29b      	uxth	r3, r3
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d02c      	beq.n	8008efc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	691a      	ldr	r2, [r3, #16]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eac:	b2d2      	uxtb	r2, r2
 8008eae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb4:	1c5a      	adds	r2, r3, #1
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d114      	bne.n	8008efc <I2C_SlaveReceive_RXNE+0x74>
 8008ed2:	7bfb      	ldrb	r3, [r7, #15]
 8008ed4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ed6:	d111      	bne.n	8008efc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	685a      	ldr	r2, [r3, #4]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ee6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2222      	movs	r2, #34	; 0x22
 8008eec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2228      	movs	r2, #40	; 0x28
 8008ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7ff f9a6 	bl	8008248 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008efc:	bf00      	nop
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b083      	sub	sp, #12
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d012      	beq.n	8008f3c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	691a      	ldr	r2, [r3, #16]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f20:	b2d2      	uxtb	r2, r2
 8008f22:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f28:	1c5a      	adds	r2, r3, #1
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	3b01      	subs	r3, #1
 8008f36:	b29a      	uxth	r2, r3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008f52:	2300      	movs	r3, #0
 8008f54:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008f62:	2b28      	cmp	r3, #40	; 0x28
 8008f64:	d127      	bne.n	8008fb6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	685a      	ldr	r2, [r3, #4]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f74:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	089b      	lsrs	r3, r3, #2
 8008f7a:	f003 0301 	and.w	r3, r3, #1
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008f82:	2301      	movs	r3, #1
 8008f84:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	09db      	lsrs	r3, r3, #7
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d103      	bne.n	8008f9a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	81bb      	strh	r3, [r7, #12]
 8008f98:	e002      	b.n	8008fa0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008fa8:	89ba      	ldrh	r2, [r7, #12]
 8008faa:	7bfb      	ldrb	r3, [r7, #15]
 8008fac:	4619      	mov	r1, r3
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f7ff f954 	bl	800825c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008fb4:	e00e      	b.n	8008fd4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	60bb      	str	r3, [r7, #8]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	695b      	ldr	r3, [r3, #20]
 8008fc0:	60bb      	str	r3, [r7, #8]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	60bb      	str	r3, [r7, #8]
 8008fca:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008fd4:	bf00      	nop
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fea:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	685a      	ldr	r2, [r3, #4]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008ffa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	60bb      	str	r3, [r7, #8]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	695b      	ldr	r3, [r3, #20]
 8009006:	60bb      	str	r3, [r7, #8]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f042 0201 	orr.w	r2, r2, #1
 8009016:	601a      	str	r2, [r3, #0]
 8009018:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009028:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009034:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009038:	d172      	bne.n	8009120 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800903a:	7bfb      	ldrb	r3, [r7, #15]
 800903c:	2b22      	cmp	r3, #34	; 0x22
 800903e:	d002      	beq.n	8009046 <I2C_Slave_STOPF+0x6a>
 8009040:	7bfb      	ldrb	r3, [r7, #15]
 8009042:	2b2a      	cmp	r3, #42	; 0x2a
 8009044:	d135      	bne.n	80090b2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	b29a      	uxth	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009058:	b29b      	uxth	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	d005      	beq.n	800906a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009062:	f043 0204 	orr.w	r2, r3, #4
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009078:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800907e:	4618      	mov	r0, r3
 8009080:	f7fd fec4 	bl	8006e0c <HAL_DMA_GetState>
 8009084:	4603      	mov	r3, r0
 8009086:	2b01      	cmp	r3, #1
 8009088:	d049      	beq.n	800911e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908e:	4a69      	ldr	r2, [pc, #420]	; (8009234 <I2C_Slave_STOPF+0x258>)
 8009090:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009096:	4618      	mov	r0, r3
 8009098:	f7fd fcb8 	bl	8006a0c <HAL_DMA_Abort_IT>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d03d      	beq.n	800911e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090a8:	687a      	ldr	r2, [r7, #4]
 80090aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80090ac:	4610      	mov	r0, r2
 80090ae:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80090b0:	e035      	b.n	800911e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d005      	beq.n	80090d6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ce:	f043 0204 	orr.w	r2, r3, #4
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	685a      	ldr	r2, [r3, #4]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090e4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7fd fe8e 	bl	8006e0c <HAL_DMA_GetState>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d014      	beq.n	8009120 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090fa:	4a4e      	ldr	r2, [pc, #312]	; (8009234 <I2C_Slave_STOPF+0x258>)
 80090fc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009102:	4618      	mov	r0, r3
 8009104:	f7fd fc82 	bl	8006a0c <HAL_DMA_Abort_IT>
 8009108:	4603      	mov	r3, r0
 800910a:	2b00      	cmp	r3, #0
 800910c:	d008      	beq.n	8009120 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009118:	4610      	mov	r0, r2
 800911a:	4798      	blx	r3
 800911c:	e000      	b.n	8009120 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800911e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009124:	b29b      	uxth	r3, r3
 8009126:	2b00      	cmp	r3, #0
 8009128:	d03e      	beq.n	80091a8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	695b      	ldr	r3, [r3, #20]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b04      	cmp	r3, #4
 8009136:	d112      	bne.n	800915e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	691a      	ldr	r2, [r3, #16]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009142:	b2d2      	uxtb	r2, r2
 8009144:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800914a:	1c5a      	adds	r2, r3, #1
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009154:	b29b      	uxth	r3, r3
 8009156:	3b01      	subs	r3, #1
 8009158:	b29a      	uxth	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009168:	2b40      	cmp	r3, #64	; 0x40
 800916a:	d112      	bne.n	8009192 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	691a      	ldr	r2, [r3, #16]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009176:	b2d2      	uxtb	r2, r2
 8009178:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917e:	1c5a      	adds	r2, r3, #1
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009188:	b29b      	uxth	r3, r3
 800918a:	3b01      	subs	r3, #1
 800918c:	b29a      	uxth	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009196:	b29b      	uxth	r3, r3
 8009198:	2b00      	cmp	r3, #0
 800919a:	d005      	beq.n	80091a8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a0:	f043 0204 	orr.w	r2, r3, #4
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d003      	beq.n	80091b8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 f8b3 	bl	800931c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80091b6:	e039      	b.n	800922c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80091b8:	7bfb      	ldrb	r3, [r7, #15]
 80091ba:	2b2a      	cmp	r3, #42	; 0x2a
 80091bc:	d109      	bne.n	80091d2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2228      	movs	r2, #40	; 0x28
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f7ff f83b 	bl	8008248 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	2b28      	cmp	r3, #40	; 0x28
 80091dc:	d111      	bne.n	8009202 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a15      	ldr	r2, [pc, #84]	; (8009238 <I2C_Slave_STOPF+0x25c>)
 80091e2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2220      	movs	r2, #32
 80091ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7ff f83c 	bl	8008278 <HAL_I2C_ListenCpltCallback>
}
 8009200:	e014      	b.n	800922c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009206:	2b22      	cmp	r3, #34	; 0x22
 8009208:	d002      	beq.n	8009210 <I2C_Slave_STOPF+0x234>
 800920a:	7bfb      	ldrb	r3, [r7, #15]
 800920c:	2b22      	cmp	r3, #34	; 0x22
 800920e:	d10d      	bne.n	800922c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2220      	movs	r2, #32
 800921a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f7ff f80e 	bl	8008248 <HAL_I2C_SlaveRxCpltCallback>
}
 800922c:	bf00      	nop
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}
 8009234:	080098a9 	.word	0x080098a9
 8009238:	ffff0000 	.word	0xffff0000

0800923c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800924a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009250:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	2b08      	cmp	r3, #8
 8009256:	d002      	beq.n	800925e <I2C_Slave_AF+0x22>
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	2b20      	cmp	r3, #32
 800925c:	d129      	bne.n	80092b2 <I2C_Slave_AF+0x76>
 800925e:	7bfb      	ldrb	r3, [r7, #15]
 8009260:	2b28      	cmp	r3, #40	; 0x28
 8009262:	d126      	bne.n	80092b2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	4a2c      	ldr	r2, [pc, #176]	; (8009318 <I2C_Slave_AF+0xdc>)
 8009268:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	685a      	ldr	r2, [r3, #4]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009278:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009282:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009292:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2220      	movs	r2, #32
 800929e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7fe ffe4 	bl	8008278 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80092b0:	e02e      	b.n	8009310 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80092b2:	7bfb      	ldrb	r3, [r7, #15]
 80092b4:	2b21      	cmp	r3, #33	; 0x21
 80092b6:	d126      	bne.n	8009306 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a17      	ldr	r2, [pc, #92]	; (8009318 <I2C_Slave_AF+0xdc>)
 80092bc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2221      	movs	r2, #33	; 0x21
 80092c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2220      	movs	r2, #32
 80092c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	685a      	ldr	r2, [r3, #4]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80092e2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80092ec:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092fc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f7fe ff98 	bl	8008234 <HAL_I2C_SlaveTxCpltCallback>
}
 8009304:	e004      	b.n	8009310 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800930e:	615a      	str	r2, [r3, #20]
}
 8009310:	bf00      	nop
 8009312:	3710      	adds	r7, #16
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	ffff0000 	.word	0xffff0000

0800931c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800932a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009332:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009334:	7bbb      	ldrb	r3, [r7, #14]
 8009336:	2b10      	cmp	r3, #16
 8009338:	d002      	beq.n	8009340 <I2C_ITError+0x24>
 800933a:	7bbb      	ldrb	r3, [r7, #14]
 800933c:	2b40      	cmp	r3, #64	; 0x40
 800933e:	d10a      	bne.n	8009356 <I2C_ITError+0x3a>
 8009340:	7bfb      	ldrb	r3, [r7, #15]
 8009342:	2b22      	cmp	r3, #34	; 0x22
 8009344:	d107      	bne.n	8009356 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009354:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009356:	7bfb      	ldrb	r3, [r7, #15]
 8009358:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800935c:	2b28      	cmp	r3, #40	; 0x28
 800935e:	d107      	bne.n	8009370 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2228      	movs	r2, #40	; 0x28
 800936a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800936e:	e015      	b.n	800939c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800937a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800937e:	d00a      	beq.n	8009396 <I2C_ITError+0x7a>
 8009380:	7bfb      	ldrb	r3, [r7, #15]
 8009382:	2b60      	cmp	r3, #96	; 0x60
 8009384:	d007      	beq.n	8009396 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2220      	movs	r2, #32
 800938a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2200      	movs	r2, #0
 800939a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093aa:	d162      	bne.n	8009472 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	685a      	ldr	r2, [r3, #4]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80093ba:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d020      	beq.n	800940c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ce:	4a6a      	ldr	r2, [pc, #424]	; (8009578 <I2C_ITError+0x25c>)
 80093d0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fd fb18 	bl	8006a0c <HAL_DMA_Abort_IT>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 8089 	beq.w	80094f6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	681a      	ldr	r2, [r3, #0]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f022 0201 	bic.w	r2, r2, #1
 80093f2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2220      	movs	r2, #32
 80093f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009406:	4610      	mov	r0, r2
 8009408:	4798      	blx	r3
 800940a:	e074      	b.n	80094f6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009410:	4a59      	ldr	r2, [pc, #356]	; (8009578 <I2C_ITError+0x25c>)
 8009412:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009418:	4618      	mov	r0, r3
 800941a:	f7fd faf7 	bl	8006a0c <HAL_DMA_Abort_IT>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d068      	beq.n	80094f6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	695b      	ldr	r3, [r3, #20]
 800942a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800942e:	2b40      	cmp	r3, #64	; 0x40
 8009430:	d10b      	bne.n	800944a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	691a      	ldr	r2, [r3, #16]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800943c:	b2d2      	uxtb	r2, r2
 800943e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009444:	1c5a      	adds	r2, r3, #1
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f022 0201 	bic.w	r2, r2, #1
 8009458:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2220      	movs	r2, #32
 800945e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009468:	687a      	ldr	r2, [r7, #4]
 800946a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800946c:	4610      	mov	r0, r2
 800946e:	4798      	blx	r3
 8009470:	e041      	b.n	80094f6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b60      	cmp	r3, #96	; 0x60
 800947c:	d125      	bne.n	80094ca <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2220      	movs	r2, #32
 8009482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2200      	movs	r2, #0
 800948a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	695b      	ldr	r3, [r3, #20]
 8009492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009496:	2b40      	cmp	r3, #64	; 0x40
 8009498:	d10b      	bne.n	80094b2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	691a      	ldr	r2, [r3, #16]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a4:	b2d2      	uxtb	r2, r2
 80094a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ac:	1c5a      	adds	r2, r3, #1
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	681a      	ldr	r2, [r3, #0]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f022 0201 	bic.w	r2, r2, #1
 80094c0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f7fe fef6 	bl	80082b4 <HAL_I2C_AbortCpltCallback>
 80094c8:	e015      	b.n	80094f6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	695b      	ldr	r3, [r3, #20]
 80094d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094d4:	2b40      	cmp	r3, #64	; 0x40
 80094d6:	d10b      	bne.n	80094f0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	691a      	ldr	r2, [r3, #16]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e2:	b2d2      	uxtb	r2, r2
 80094e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ea:	1c5a      	adds	r2, r3, #1
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f7fb f94d 	bl	8004790 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094fa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10e      	bne.n	8009524 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800950c:	2b00      	cmp	r3, #0
 800950e:	d109      	bne.n	8009524 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009516:	2b00      	cmp	r3, #0
 8009518:	d104      	bne.n	8009524 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009520:	2b00      	cmp	r3, #0
 8009522:	d007      	beq.n	8009534 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	685a      	ldr	r2, [r3, #4]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009532:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800953a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009540:	f003 0304 	and.w	r3, r3, #4
 8009544:	2b04      	cmp	r3, #4
 8009546:	d113      	bne.n	8009570 <I2C_ITError+0x254>
 8009548:	7bfb      	ldrb	r3, [r7, #15]
 800954a:	2b28      	cmp	r3, #40	; 0x28
 800954c:	d110      	bne.n	8009570 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	4a0a      	ldr	r2, [pc, #40]	; (800957c <I2C_ITError+0x260>)
 8009552:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2220      	movs	r2, #32
 800955e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f7fe fe84 	bl	8008278 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009570:	bf00      	nop
 8009572:	3710      	adds	r7, #16
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}
 8009578:	080098a9 	.word	0x080098a9
 800957c:	ffff0000 	.word	0xffff0000

08009580 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b088      	sub	sp, #32
 8009584:	af02      	add	r7, sp, #8
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	607a      	str	r2, [r7, #4]
 800958a:	603b      	str	r3, [r7, #0]
 800958c:	460b      	mov	r3, r1
 800958e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009594:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	2b08      	cmp	r3, #8
 800959a:	d006      	beq.n	80095aa <I2C_MasterRequestWrite+0x2a>
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d003      	beq.n	80095aa <I2C_MasterRequestWrite+0x2a>
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80095a8:	d108      	bne.n	80095bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095b8:	601a      	str	r2, [r3, #0]
 80095ba:	e00b      	b.n	80095d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c0:	2b12      	cmp	r3, #18
 80095c2:	d107      	bne.n	80095d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f000 fa09 	bl	80099f8 <I2C_WaitOnFlagUntilTimeout>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00d      	beq.n	8009608 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095fa:	d103      	bne.n	8009604 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009602:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009604:	2303      	movs	r3, #3
 8009606:	e035      	b.n	8009674 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009610:	d108      	bne.n	8009624 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009612:	897b      	ldrh	r3, [r7, #10]
 8009614:	b2db      	uxtb	r3, r3
 8009616:	461a      	mov	r2, r3
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009620:	611a      	str	r2, [r3, #16]
 8009622:	e01b      	b.n	800965c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009624:	897b      	ldrh	r3, [r7, #10]
 8009626:	11db      	asrs	r3, r3, #7
 8009628:	b2db      	uxtb	r3, r3
 800962a:	f003 0306 	and.w	r3, r3, #6
 800962e:	b2db      	uxtb	r3, r3
 8009630:	f063 030f 	orn	r3, r3, #15
 8009634:	b2da      	uxtb	r2, r3
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	490e      	ldr	r1, [pc, #56]	; (800967c <I2C_MasterRequestWrite+0xfc>)
 8009642:	68f8      	ldr	r0, [r7, #12]
 8009644:	f000 fa2f 	bl	8009aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d001      	beq.n	8009652 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e010      	b.n	8009674 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009652:	897b      	ldrh	r3, [r7, #10]
 8009654:	b2da      	uxtb	r2, r3
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	4907      	ldr	r1, [pc, #28]	; (8009680 <I2C_MasterRequestWrite+0x100>)
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f000 fa1f 	bl	8009aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d001      	beq.n	8009672 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e000      	b.n	8009674 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3718      	adds	r7, #24
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	00010008 	.word	0x00010008
 8009680:	00010002 	.word	0x00010002

08009684 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b086      	sub	sp, #24
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009690:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009698:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096a0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096a6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	685a      	ldr	r2, [r3, #4]
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80096b6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d003      	beq.n	80096c8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096c4:	2200      	movs	r2, #0
 80096c6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d003      	beq.n	80096d8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096d4:	2200      	movs	r2, #0
 80096d6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80096d8:	7cfb      	ldrb	r3, [r7, #19]
 80096da:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80096de:	2b21      	cmp	r3, #33	; 0x21
 80096e0:	d007      	beq.n	80096f2 <I2C_DMAXferCplt+0x6e>
 80096e2:	7cfb      	ldrb	r3, [r7, #19]
 80096e4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80096e8:	2b22      	cmp	r3, #34	; 0x22
 80096ea:	d131      	bne.n	8009750 <I2C_DMAXferCplt+0xcc>
 80096ec:	7cbb      	ldrb	r3, [r7, #18]
 80096ee:	2b20      	cmp	r3, #32
 80096f0:	d12e      	bne.n	8009750 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009700:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	2200      	movs	r2, #0
 8009706:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009708:	7cfb      	ldrb	r3, [r7, #19]
 800970a:	2b29      	cmp	r3, #41	; 0x29
 800970c:	d10a      	bne.n	8009724 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	2221      	movs	r2, #33	; 0x21
 8009712:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	2228      	movs	r2, #40	; 0x28
 8009718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800971c:	6978      	ldr	r0, [r7, #20]
 800971e:	f7fe fd89 	bl	8008234 <HAL_I2C_SlaveTxCpltCallback>
 8009722:	e00c      	b.n	800973e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009724:	7cfb      	ldrb	r3, [r7, #19]
 8009726:	2b2a      	cmp	r3, #42	; 0x2a
 8009728:	d109      	bne.n	800973e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2222      	movs	r2, #34	; 0x22
 800972e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	2228      	movs	r2, #40	; 0x28
 8009734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009738:	6978      	ldr	r0, [r7, #20]
 800973a:	f7fe fd85 	bl	8008248 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	685a      	ldr	r2, [r3, #4]
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800974c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800974e:	e06a      	b.n	8009826 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009756:	b2db      	uxtb	r3, r3
 8009758:	2b00      	cmp	r3, #0
 800975a:	d064      	beq.n	8009826 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009760:	b29b      	uxth	r3, r3
 8009762:	2b01      	cmp	r3, #1
 8009764:	d107      	bne.n	8009776 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009774:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	685a      	ldr	r2, [r3, #4]
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009784:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800978c:	d009      	beq.n	80097a2 <I2C_DMAXferCplt+0x11e>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2b08      	cmp	r3, #8
 8009792:	d006      	beq.n	80097a2 <I2C_DMAXferCplt+0x11e>
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800979a:	d002      	beq.n	80097a2 <I2C_DMAXferCplt+0x11e>
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2b20      	cmp	r3, #32
 80097a0:	d107      	bne.n	80097b2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097b0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	685a      	ldr	r2, [r3, #4]
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80097c0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	685a      	ldr	r2, [r3, #4]
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80097d0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	2200      	movs	r2, #0
 80097d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d003      	beq.n	80097e8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80097e0:	6978      	ldr	r0, [r7, #20]
 80097e2:	f7fa ffd5 	bl	8004790 <HAL_I2C_ErrorCallback>
}
 80097e6:	e01e      	b.n	8009826 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	2220      	movs	r2, #32
 80097ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	2b40      	cmp	r3, #64	; 0x40
 80097fa:	d10a      	bne.n	8009812 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	2200      	movs	r2, #0
 8009808:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800980a:	6978      	ldr	r0, [r7, #20]
 800980c:	f7fe fd48 	bl	80082a0 <HAL_I2C_MemRxCpltCallback>
}
 8009810:	e009      	b.n	8009826 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	2212      	movs	r2, #18
 800981e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8009820:	6978      	ldr	r0, [r7, #20]
 8009822:	f7fa ffe5 	bl	80047f0 <HAL_I2C_MasterRxCpltCallback>
}
 8009826:	bf00      	nop
 8009828:	3718      	adds	r7, #24
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b084      	sub	sp, #16
 8009832:	af00      	add	r7, sp, #0
 8009834:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800983a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009840:	2b00      	cmp	r3, #0
 8009842:	d003      	beq.n	800984c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009848:	2200      	movs	r2, #0
 800984a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009850:	2b00      	cmp	r3, #0
 8009852:	d003      	beq.n	800985c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009858:	2200      	movs	r2, #0
 800985a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f7fd fae3 	bl	8006e28 <HAL_DMA_GetError>
 8009862:	4603      	mov	r3, r0
 8009864:	2b02      	cmp	r3, #2
 8009866:	d01b      	beq.n	80098a0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009876:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2220      	movs	r2, #32
 8009882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009892:	f043 0210 	orr.w	r2, r3, #16
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f7fa ff78 	bl	8004790 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80098a0:	bf00      	nop
 80098a2:	3710      	adds	r7, #16
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b086      	sub	sp, #24
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098b0:	2300      	movs	r3, #0
 80098b2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098c0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80098c2:	4b4b      	ldr	r3, [pc, #300]	; (80099f0 <I2C_DMAAbort+0x148>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	08db      	lsrs	r3, r3, #3
 80098c8:	4a4a      	ldr	r2, [pc, #296]	; (80099f4 <I2C_DMAAbort+0x14c>)
 80098ca:	fba2 2303 	umull	r2, r3, r2, r3
 80098ce:	0a1a      	lsrs	r2, r3, #8
 80098d0:	4613      	mov	r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	4413      	add	r3, r2
 80098d6:	00da      	lsls	r2, r3, #3
 80098d8:	1ad3      	subs	r3, r2, r3
 80098da:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d106      	bne.n	80098f0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098e6:	f043 0220 	orr.w	r2, r3, #32
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80098ee:	e00a      	b.n	8009906 <I2C_DMAAbort+0x5e>
    }
    count--;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	3b01      	subs	r3, #1
 80098f4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009900:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009904:	d0ea      	beq.n	80098dc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009912:	2200      	movs	r2, #0
 8009914:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800991a:	2b00      	cmp	r3, #0
 800991c:	d003      	beq.n	8009926 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009922:	2200      	movs	r2, #0
 8009924:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009934:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	2200      	movs	r2, #0
 800993a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009940:	2b00      	cmp	r3, #0
 8009942:	d003      	beq.n	800994c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009948:	2200      	movs	r2, #0
 800994a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009950:	2b00      	cmp	r3, #0
 8009952:	d003      	beq.n	800995c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009958:	2200      	movs	r2, #0
 800995a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f022 0201 	bic.w	r2, r2, #1
 800996a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009972:	b2db      	uxtb	r3, r3
 8009974:	2b60      	cmp	r3, #96	; 0x60
 8009976:	d10e      	bne.n	8009996 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	2220      	movs	r2, #32
 800997c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	2200      	movs	r2, #0
 8009984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	2200      	movs	r2, #0
 800998c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800998e:	6978      	ldr	r0, [r7, #20]
 8009990:	f7fe fc90 	bl	80082b4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009994:	e027      	b.n	80099e6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009996:	7cfb      	ldrb	r3, [r7, #19]
 8009998:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800999c:	2b28      	cmp	r3, #40	; 0x28
 800999e:	d117      	bne.n	80099d0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681a      	ldr	r2, [r3, #0]
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f042 0201 	orr.w	r2, r2, #1
 80099ae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80099be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	2200      	movs	r2, #0
 80099c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	2228      	movs	r2, #40	; 0x28
 80099ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80099ce:	e007      	b.n	80099e0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	2220      	movs	r2, #32
 80099d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80099e0:	6978      	ldr	r0, [r7, #20]
 80099e2:	f7fa fed5 	bl	8004790 <HAL_I2C_ErrorCallback>
}
 80099e6:	bf00      	nop
 80099e8:	3718      	adds	r7, #24
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	2000006c 	.word	0x2000006c
 80099f4:	14f8b589 	.word	0x14f8b589

080099f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	603b      	str	r3, [r7, #0]
 8009a04:	4613      	mov	r3, r2
 8009a06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a08:	e025      	b.n	8009a56 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a10:	d021      	beq.n	8009a56 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a12:	f7fc f87f 	bl	8005b14 <HAL_GetTick>
 8009a16:	4602      	mov	r2, r0
 8009a18:	69bb      	ldr	r3, [r7, #24]
 8009a1a:	1ad3      	subs	r3, r2, r3
 8009a1c:	683a      	ldr	r2, [r7, #0]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d302      	bcc.n	8009a28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d116      	bne.n	8009a56 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2220      	movs	r2, #32
 8009a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a42:	f043 0220 	orr.w	r2, r3, #32
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e023      	b.n	8009a9e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	0c1b      	lsrs	r3, r3, #16
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d10d      	bne.n	8009a7c <I2C_WaitOnFlagUntilTimeout+0x84>
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	695b      	ldr	r3, [r3, #20]
 8009a66:	43da      	mvns	r2, r3
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	4013      	ands	r3, r2
 8009a6c:	b29b      	uxth	r3, r3
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	bf0c      	ite	eq
 8009a72:	2301      	moveq	r3, #1
 8009a74:	2300      	movne	r3, #0
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	461a      	mov	r2, r3
 8009a7a:	e00c      	b.n	8009a96 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	699b      	ldr	r3, [r3, #24]
 8009a82:	43da      	mvns	r2, r3
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	4013      	ands	r3, r2
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	bf0c      	ite	eq
 8009a8e:	2301      	moveq	r3, #1
 8009a90:	2300      	movne	r3, #0
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	461a      	mov	r2, r3
 8009a96:	79fb      	ldrb	r3, [r7, #7]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d0b6      	beq.n	8009a0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3710      	adds	r7, #16
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	b084      	sub	sp, #16
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	60f8      	str	r0, [r7, #12]
 8009aae:	60b9      	str	r1, [r7, #8]
 8009ab0:	607a      	str	r2, [r7, #4]
 8009ab2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009ab4:	e051      	b.n	8009b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	695b      	ldr	r3, [r3, #20]
 8009abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ac0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ac4:	d123      	bne.n	8009b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ad4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009ade:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2220      	movs	r2, #32
 8009aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009afa:	f043 0204 	orr.w	r2, r3, #4
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e046      	b.n	8009b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b14:	d021      	beq.n	8009b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b16:	f7fb fffd 	bl	8005b14 <HAL_GetTick>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d302      	bcc.n	8009b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d116      	bne.n	8009b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2220      	movs	r2, #32
 8009b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b46:	f043 0220 	orr.w	r2, r3, #32
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e020      	b.n	8009b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	0c1b      	lsrs	r3, r3, #16
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	2b01      	cmp	r3, #1
 8009b62:	d10c      	bne.n	8009b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	695b      	ldr	r3, [r3, #20]
 8009b6a:	43da      	mvns	r2, r3
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	4013      	ands	r3, r2
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	bf14      	ite	ne
 8009b76:	2301      	movne	r3, #1
 8009b78:	2300      	moveq	r3, #0
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	e00b      	b.n	8009b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	43da      	mvns	r2, r3
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	4013      	ands	r3, r2
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	bf14      	ite	ne
 8009b90:	2301      	movne	r3, #1
 8009b92:	2300      	moveq	r3, #0
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d18d      	bne.n	8009ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009b9a:	2300      	movs	r3, #0
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009bb0:	e02d      	b.n	8009c0e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009bb2:	68f8      	ldr	r0, [r7, #12]
 8009bb4:	f000 f8aa 	bl	8009d0c <I2C_IsAcknowledgeFailed>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	e02d      	b.n	8009c1e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009bc8:	d021      	beq.n	8009c0e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bca:	f7fb ffa3 	bl	8005b14 <HAL_GetTick>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	68ba      	ldr	r2, [r7, #8]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d302      	bcc.n	8009be0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d116      	bne.n	8009c0e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2200      	movs	r2, #0
 8009be4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2220      	movs	r2, #32
 8009bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bfa:	f043 0220 	orr.w	r2, r3, #32
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	e007      	b.n	8009c1e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	695b      	ldr	r3, [r3, #20]
 8009c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c18:	2b80      	cmp	r3, #128	; 0x80
 8009c1a:	d1ca      	bne.n	8009bb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b084      	sub	sp, #16
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	60f8      	str	r0, [r7, #12]
 8009c2e:	60b9      	str	r1, [r7, #8]
 8009c30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009c32:	e02d      	b.n	8009c90 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009c34:	68f8      	ldr	r0, [r7, #12]
 8009c36:	f000 f869 	bl	8009d0c <I2C_IsAcknowledgeFailed>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d001      	beq.n	8009c44 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e02d      	b.n	8009ca0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c4a:	d021      	beq.n	8009c90 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c4c:	f7fb ff62 	bl	8005b14 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	68ba      	ldr	r2, [r7, #8]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d302      	bcc.n	8009c62 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d116      	bne.n	8009c90 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2200      	movs	r2, #0
 8009c66:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2220      	movs	r2, #32
 8009c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2200      	movs	r2, #0
 8009c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c7c:	f043 0220 	orr.w	r2, r3, #32
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2200      	movs	r2, #0
 8009c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e007      	b.n	8009ca0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	695b      	ldr	r3, [r3, #20]
 8009c96:	f003 0304 	and.w	r3, r3, #4
 8009c9a:	2b04      	cmp	r3, #4
 8009c9c:	d1ca      	bne.n	8009c34 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009cb4:	4b13      	ldr	r3, [pc, #76]	; (8009d04 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	08db      	lsrs	r3, r3, #3
 8009cba:	4a13      	ldr	r2, [pc, #76]	; (8009d08 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc0:	0a1a      	lsrs	r2, r3, #8
 8009cc2:	4613      	mov	r3, r2
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	4413      	add	r3, r2
 8009cc8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d107      	bne.n	8009ce6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cda:	f043 0220 	orr.w	r2, r3, #32
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e008      	b.n	8009cf8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009cf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cf4:	d0e9      	beq.n	8009cca <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009cf6:	2300      	movs	r3, #0
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr
 8009d04:	2000006c 	.word	0x2000006c
 8009d08:	14f8b589 	.word	0x14f8b589

08009d0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d22:	d11b      	bne.n	8009d5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009d2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2200      	movs	r2, #0
 8009d32:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2220      	movs	r2, #32
 8009d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d48:	f043 0204 	orr.w	r2, r3, #4
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e000      	b.n	8009d5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	370c      	adds	r7, #12
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr

08009d6a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009d6a:	b480      	push	{r7}
 8009d6c:	b083      	sub	sp, #12
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d76:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8009d7a:	d103      	bne.n	8009d84 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2201      	movs	r2, #1
 8009d80:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009d82:	e007      	b.n	8009d94 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d88:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8009d8c:	d102      	bne.n	8009d94 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2208      	movs	r2, #8
 8009d92:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009d94:	bf00      	nop
 8009d96:	370c      	adds	r7, #12
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d101      	bne.n	8009db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e264      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f003 0301 	and.w	r3, r3, #1
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d075      	beq.n	8009eaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009dbe:	4ba3      	ldr	r3, [pc, #652]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	f003 030c 	and.w	r3, r3, #12
 8009dc6:	2b04      	cmp	r3, #4
 8009dc8:	d00c      	beq.n	8009de4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009dca:	4ba0      	ldr	r3, [pc, #640]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009dd2:	2b08      	cmp	r3, #8
 8009dd4:	d112      	bne.n	8009dfc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009dd6:	4b9d      	ldr	r3, [pc, #628]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009dde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009de2:	d10b      	bne.n	8009dfc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009de4:	4b99      	ldr	r3, [pc, #612]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d05b      	beq.n	8009ea8 <HAL_RCC_OscConfig+0x108>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d157      	bne.n	8009ea8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e23f      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e04:	d106      	bne.n	8009e14 <HAL_RCC_OscConfig+0x74>
 8009e06:	4b91      	ldr	r3, [pc, #580]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a90      	ldr	r2, [pc, #576]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e10:	6013      	str	r3, [r2, #0]
 8009e12:	e01d      	b.n	8009e50 <HAL_RCC_OscConfig+0xb0>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009e1c:	d10c      	bne.n	8009e38 <HAL_RCC_OscConfig+0x98>
 8009e1e:	4b8b      	ldr	r3, [pc, #556]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	4a8a      	ldr	r2, [pc, #552]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009e28:	6013      	str	r3, [r2, #0]
 8009e2a:	4b88      	ldr	r3, [pc, #544]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	4a87      	ldr	r2, [pc, #540]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	e00b      	b.n	8009e50 <HAL_RCC_OscConfig+0xb0>
 8009e38:	4b84      	ldr	r3, [pc, #528]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a83      	ldr	r2, [pc, #524]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e42:	6013      	str	r3, [r2, #0]
 8009e44:	4b81      	ldr	r3, [pc, #516]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a80      	ldr	r2, [pc, #512]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d013      	beq.n	8009e80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e58:	f7fb fe5c 	bl	8005b14 <HAL_GetTick>
 8009e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e5e:	e008      	b.n	8009e72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009e60:	f7fb fe58 	bl	8005b14 <HAL_GetTick>
 8009e64:	4602      	mov	r2, r0
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	2b64      	cmp	r3, #100	; 0x64
 8009e6c:	d901      	bls.n	8009e72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009e6e:	2303      	movs	r3, #3
 8009e70:	e204      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e72:	4b76      	ldr	r3, [pc, #472]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d0f0      	beq.n	8009e60 <HAL_RCC_OscConfig+0xc0>
 8009e7e:	e014      	b.n	8009eaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e80:	f7fb fe48 	bl	8005b14 <HAL_GetTick>
 8009e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e86:	e008      	b.n	8009e9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009e88:	f7fb fe44 	bl	8005b14 <HAL_GetTick>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	1ad3      	subs	r3, r2, r3
 8009e92:	2b64      	cmp	r3, #100	; 0x64
 8009e94:	d901      	bls.n	8009e9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009e96:	2303      	movs	r3, #3
 8009e98:	e1f0      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e9a:	4b6c      	ldr	r3, [pc, #432]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d1f0      	bne.n	8009e88 <HAL_RCC_OscConfig+0xe8>
 8009ea6:	e000      	b.n	8009eaa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ea8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f003 0302 	and.w	r3, r3, #2
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d063      	beq.n	8009f7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009eb6:	4b65      	ldr	r3, [pc, #404]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009eb8:	689b      	ldr	r3, [r3, #8]
 8009eba:	f003 030c 	and.w	r3, r3, #12
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d00b      	beq.n	8009eda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ec2:	4b62      	ldr	r3, [pc, #392]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009eca:	2b08      	cmp	r3, #8
 8009ecc:	d11c      	bne.n	8009f08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ece:	4b5f      	ldr	r3, [pc, #380]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d116      	bne.n	8009f08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009eda:	4b5c      	ldr	r3, [pc, #368]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f003 0302 	and.w	r3, r3, #2
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d005      	beq.n	8009ef2 <HAL_RCC_OscConfig+0x152>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d001      	beq.n	8009ef2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	e1c4      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ef2:	4b56      	ldr	r3, [pc, #344]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	691b      	ldr	r3, [r3, #16]
 8009efe:	00db      	lsls	r3, r3, #3
 8009f00:	4952      	ldr	r1, [pc, #328]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009f02:	4313      	orrs	r3, r2
 8009f04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009f06:	e03a      	b.n	8009f7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	68db      	ldr	r3, [r3, #12]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d020      	beq.n	8009f52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009f10:	4b4f      	ldr	r3, [pc, #316]	; (800a050 <HAL_RCC_OscConfig+0x2b0>)
 8009f12:	2201      	movs	r2, #1
 8009f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f16:	f7fb fdfd 	bl	8005b14 <HAL_GetTick>
 8009f1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f1c:	e008      	b.n	8009f30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009f1e:	f7fb fdf9 	bl	8005b14 <HAL_GetTick>
 8009f22:	4602      	mov	r2, r0
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	1ad3      	subs	r3, r2, r3
 8009f28:	2b02      	cmp	r3, #2
 8009f2a:	d901      	bls.n	8009f30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	e1a5      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f30:	4b46      	ldr	r3, [pc, #280]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f003 0302 	and.w	r3, r3, #2
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d0f0      	beq.n	8009f1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f3c:	4b43      	ldr	r3, [pc, #268]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	691b      	ldr	r3, [r3, #16]
 8009f48:	00db      	lsls	r3, r3, #3
 8009f4a:	4940      	ldr	r1, [pc, #256]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	600b      	str	r3, [r1, #0]
 8009f50:	e015      	b.n	8009f7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f52:	4b3f      	ldr	r3, [pc, #252]	; (800a050 <HAL_RCC_OscConfig+0x2b0>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f58:	f7fb fddc 	bl	8005b14 <HAL_GetTick>
 8009f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f5e:	e008      	b.n	8009f72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009f60:	f7fb fdd8 	bl	8005b14 <HAL_GetTick>
 8009f64:	4602      	mov	r2, r0
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	d901      	bls.n	8009f72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009f6e:	2303      	movs	r3, #3
 8009f70:	e184      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f72:	4b36      	ldr	r3, [pc, #216]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 0302 	and.w	r3, r3, #2
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d1f0      	bne.n	8009f60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 0308 	and.w	r3, r3, #8
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d030      	beq.n	8009fec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	695b      	ldr	r3, [r3, #20]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d016      	beq.n	8009fc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f92:	4b30      	ldr	r3, [pc, #192]	; (800a054 <HAL_RCC_OscConfig+0x2b4>)
 8009f94:	2201      	movs	r2, #1
 8009f96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f98:	f7fb fdbc 	bl	8005b14 <HAL_GetTick>
 8009f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f9e:	e008      	b.n	8009fb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009fa0:	f7fb fdb8 	bl	8005b14 <HAL_GetTick>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	1ad3      	subs	r3, r2, r3
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	d901      	bls.n	8009fb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009fae:	2303      	movs	r3, #3
 8009fb0:	e164      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009fb2:	4b26      	ldr	r3, [pc, #152]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009fb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fb6:	f003 0302 	and.w	r3, r3, #2
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d0f0      	beq.n	8009fa0 <HAL_RCC_OscConfig+0x200>
 8009fbe:	e015      	b.n	8009fec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009fc0:	4b24      	ldr	r3, [pc, #144]	; (800a054 <HAL_RCC_OscConfig+0x2b4>)
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009fc6:	f7fb fda5 	bl	8005b14 <HAL_GetTick>
 8009fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009fcc:	e008      	b.n	8009fe0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009fce:	f7fb fda1 	bl	8005b14 <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	2b02      	cmp	r3, #2
 8009fda:	d901      	bls.n	8009fe0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e14d      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009fe0:	4b1a      	ldr	r3, [pc, #104]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 8009fe2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fe4:	f003 0302 	and.w	r3, r3, #2
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d1f0      	bne.n	8009fce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f003 0304 	and.w	r3, r3, #4
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 80a0 	beq.w	800a13a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ffe:	4b13      	ldr	r3, [pc, #76]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 800a000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a006:	2b00      	cmp	r3, #0
 800a008:	d10f      	bne.n	800a02a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a00a:	2300      	movs	r3, #0
 800a00c:	60bb      	str	r3, [r7, #8]
 800a00e:	4b0f      	ldr	r3, [pc, #60]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 800a010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a012:	4a0e      	ldr	r2, [pc, #56]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 800a014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a018:	6413      	str	r3, [r2, #64]	; 0x40
 800a01a:	4b0c      	ldr	r3, [pc, #48]	; (800a04c <HAL_RCC_OscConfig+0x2ac>)
 800a01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a022:	60bb      	str	r3, [r7, #8]
 800a024:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a026:	2301      	movs	r3, #1
 800a028:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a02a:	4b0b      	ldr	r3, [pc, #44]	; (800a058 <HAL_RCC_OscConfig+0x2b8>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a032:	2b00      	cmp	r3, #0
 800a034:	d121      	bne.n	800a07a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a036:	4b08      	ldr	r3, [pc, #32]	; (800a058 <HAL_RCC_OscConfig+0x2b8>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4a07      	ldr	r2, [pc, #28]	; (800a058 <HAL_RCC_OscConfig+0x2b8>)
 800a03c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a040:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a042:	f7fb fd67 	bl	8005b14 <HAL_GetTick>
 800a046:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a048:	e011      	b.n	800a06e <HAL_RCC_OscConfig+0x2ce>
 800a04a:	bf00      	nop
 800a04c:	40023800 	.word	0x40023800
 800a050:	42470000 	.word	0x42470000
 800a054:	42470e80 	.word	0x42470e80
 800a058:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a05c:	f7fb fd5a 	bl	8005b14 <HAL_GetTick>
 800a060:	4602      	mov	r2, r0
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	1ad3      	subs	r3, r2, r3
 800a066:	2b02      	cmp	r3, #2
 800a068:	d901      	bls.n	800a06e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a06a:	2303      	movs	r3, #3
 800a06c:	e106      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a06e:	4b85      	ldr	r3, [pc, #532]	; (800a284 <HAL_RCC_OscConfig+0x4e4>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a076:	2b00      	cmp	r3, #0
 800a078:	d0f0      	beq.n	800a05c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d106      	bne.n	800a090 <HAL_RCC_OscConfig+0x2f0>
 800a082:	4b81      	ldr	r3, [pc, #516]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a086:	4a80      	ldr	r2, [pc, #512]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a088:	f043 0301 	orr.w	r3, r3, #1
 800a08c:	6713      	str	r3, [r2, #112]	; 0x70
 800a08e:	e01c      	b.n	800a0ca <HAL_RCC_OscConfig+0x32a>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	2b05      	cmp	r3, #5
 800a096:	d10c      	bne.n	800a0b2 <HAL_RCC_OscConfig+0x312>
 800a098:	4b7b      	ldr	r3, [pc, #492]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a09a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a09c:	4a7a      	ldr	r2, [pc, #488]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a09e:	f043 0304 	orr.w	r3, r3, #4
 800a0a2:	6713      	str	r3, [r2, #112]	; 0x70
 800a0a4:	4b78      	ldr	r3, [pc, #480]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0a8:	4a77      	ldr	r2, [pc, #476]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0aa:	f043 0301 	orr.w	r3, r3, #1
 800a0ae:	6713      	str	r3, [r2, #112]	; 0x70
 800a0b0:	e00b      	b.n	800a0ca <HAL_RCC_OscConfig+0x32a>
 800a0b2:	4b75      	ldr	r3, [pc, #468]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0b6:	4a74      	ldr	r2, [pc, #464]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0b8:	f023 0301 	bic.w	r3, r3, #1
 800a0bc:	6713      	str	r3, [r2, #112]	; 0x70
 800a0be:	4b72      	ldr	r3, [pc, #456]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0c2:	4a71      	ldr	r2, [pc, #452]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0c4:	f023 0304 	bic.w	r3, r3, #4
 800a0c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d015      	beq.n	800a0fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0d2:	f7fb fd1f 	bl	8005b14 <HAL_GetTick>
 800a0d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0d8:	e00a      	b.n	800a0f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a0da:	f7fb fd1b 	bl	8005b14 <HAL_GetTick>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	1ad3      	subs	r3, r2, r3
 800a0e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d901      	bls.n	800a0f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a0ec:	2303      	movs	r3, #3
 800a0ee:	e0c5      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0f0:	4b65      	ldr	r3, [pc, #404]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a0f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0f4:	f003 0302 	and.w	r3, r3, #2
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d0ee      	beq.n	800a0da <HAL_RCC_OscConfig+0x33a>
 800a0fc:	e014      	b.n	800a128 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a0fe:	f7fb fd09 	bl	8005b14 <HAL_GetTick>
 800a102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a104:	e00a      	b.n	800a11c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a106:	f7fb fd05 	bl	8005b14 <HAL_GetTick>
 800a10a:	4602      	mov	r2, r0
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	f241 3288 	movw	r2, #5000	; 0x1388
 800a114:	4293      	cmp	r3, r2
 800a116:	d901      	bls.n	800a11c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a118:	2303      	movs	r3, #3
 800a11a:	e0af      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a11c:	4b5a      	ldr	r3, [pc, #360]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a11e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a120:	f003 0302 	and.w	r3, r3, #2
 800a124:	2b00      	cmp	r3, #0
 800a126:	d1ee      	bne.n	800a106 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a128:	7dfb      	ldrb	r3, [r7, #23]
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d105      	bne.n	800a13a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a12e:	4b56      	ldr	r3, [pc, #344]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a132:	4a55      	ldr	r2, [pc, #340]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a134:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a138:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	699b      	ldr	r3, [r3, #24]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	f000 809b 	beq.w	800a27a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a144:	4b50      	ldr	r3, [pc, #320]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	f003 030c 	and.w	r3, r3, #12
 800a14c:	2b08      	cmp	r3, #8
 800a14e:	d05c      	beq.n	800a20a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	699b      	ldr	r3, [r3, #24]
 800a154:	2b02      	cmp	r3, #2
 800a156:	d141      	bne.n	800a1dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a158:	4b4c      	ldr	r3, [pc, #304]	; (800a28c <HAL_RCC_OscConfig+0x4ec>)
 800a15a:	2200      	movs	r2, #0
 800a15c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a15e:	f7fb fcd9 	bl	8005b14 <HAL_GetTick>
 800a162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a164:	e008      	b.n	800a178 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a166:	f7fb fcd5 	bl	8005b14 <HAL_GetTick>
 800a16a:	4602      	mov	r2, r0
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	1ad3      	subs	r3, r2, r3
 800a170:	2b02      	cmp	r3, #2
 800a172:	d901      	bls.n	800a178 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a174:	2303      	movs	r3, #3
 800a176:	e081      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a178:	4b43      	ldr	r3, [pc, #268]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a180:	2b00      	cmp	r3, #0
 800a182:	d1f0      	bne.n	800a166 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	69da      	ldr	r2, [r3, #28]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6a1b      	ldr	r3, [r3, #32]
 800a18c:	431a      	orrs	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a192:	019b      	lsls	r3, r3, #6
 800a194:	431a      	orrs	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a19a:	085b      	lsrs	r3, r3, #1
 800a19c:	3b01      	subs	r3, #1
 800a19e:	041b      	lsls	r3, r3, #16
 800a1a0:	431a      	orrs	r2, r3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a6:	061b      	lsls	r3, r3, #24
 800a1a8:	4937      	ldr	r1, [pc, #220]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a1aa:	4313      	orrs	r3, r2
 800a1ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a1ae:	4b37      	ldr	r3, [pc, #220]	; (800a28c <HAL_RCC_OscConfig+0x4ec>)
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a1b4:	f7fb fcae 	bl	8005b14 <HAL_GetTick>
 800a1b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1ba:	e008      	b.n	800a1ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1bc:	f7fb fcaa 	bl	8005b14 <HAL_GetTick>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	1ad3      	subs	r3, r2, r3
 800a1c6:	2b02      	cmp	r3, #2
 800a1c8:	d901      	bls.n	800a1ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a1ca:	2303      	movs	r3, #3
 800a1cc:	e056      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1ce:	4b2e      	ldr	r3, [pc, #184]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d0f0      	beq.n	800a1bc <HAL_RCC_OscConfig+0x41c>
 800a1da:	e04e      	b.n	800a27a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1dc:	4b2b      	ldr	r3, [pc, #172]	; (800a28c <HAL_RCC_OscConfig+0x4ec>)
 800a1de:	2200      	movs	r2, #0
 800a1e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a1e2:	f7fb fc97 	bl	8005b14 <HAL_GetTick>
 800a1e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1e8:	e008      	b.n	800a1fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1ea:	f7fb fc93 	bl	8005b14 <HAL_GetTick>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	1ad3      	subs	r3, r2, r3
 800a1f4:	2b02      	cmp	r3, #2
 800a1f6:	d901      	bls.n	800a1fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	e03f      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1fc:	4b22      	ldr	r3, [pc, #136]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a204:	2b00      	cmp	r3, #0
 800a206:	d1f0      	bne.n	800a1ea <HAL_RCC_OscConfig+0x44a>
 800a208:	e037      	b.n	800a27a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	699b      	ldr	r3, [r3, #24]
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d101      	bne.n	800a216 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e032      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a216:	4b1c      	ldr	r3, [pc, #112]	; (800a288 <HAL_RCC_OscConfig+0x4e8>)
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d028      	beq.n	800a276 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a22e:	429a      	cmp	r2, r3
 800a230:	d121      	bne.n	800a276 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d11a      	bne.n	800a276 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a246:	4013      	ands	r3, r2
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a24c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a24e:	4293      	cmp	r3, r2
 800a250:	d111      	bne.n	800a276 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a25c:	085b      	lsrs	r3, r3, #1
 800a25e:	3b01      	subs	r3, #1
 800a260:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a262:	429a      	cmp	r2, r3
 800a264:	d107      	bne.n	800a276 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a270:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a272:	429a      	cmp	r2, r3
 800a274:	d001      	beq.n	800a27a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800a276:	2301      	movs	r3, #1
 800a278:	e000      	b.n	800a27c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800a27a:	2300      	movs	r3, #0
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3718      	adds	r7, #24
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}
 800a284:	40007000 	.word	0x40007000
 800a288:	40023800 	.word	0x40023800
 800a28c:	42470060 	.word	0x42470060

0800a290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d101      	bne.n	800a2a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	e0cc      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a2a4:	4b68      	ldr	r3, [pc, #416]	; (800a448 <HAL_RCC_ClockConfig+0x1b8>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 0307 	and.w	r3, r3, #7
 800a2ac:	683a      	ldr	r2, [r7, #0]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d90c      	bls.n	800a2cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2b2:	4b65      	ldr	r3, [pc, #404]	; (800a448 <HAL_RCC_ClockConfig+0x1b8>)
 800a2b4:	683a      	ldr	r2, [r7, #0]
 800a2b6:	b2d2      	uxtb	r2, r2
 800a2b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a2ba:	4b63      	ldr	r3, [pc, #396]	; (800a448 <HAL_RCC_ClockConfig+0x1b8>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f003 0307 	and.w	r3, r3, #7
 800a2c2:	683a      	ldr	r2, [r7, #0]
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d001      	beq.n	800a2cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e0b8      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f003 0302 	and.w	r3, r3, #2
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d020      	beq.n	800a31a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0304 	and.w	r3, r3, #4
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d005      	beq.n	800a2f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a2e4:	4b59      	ldr	r3, [pc, #356]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	4a58      	ldr	r2, [pc, #352]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a2ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a2ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 0308 	and.w	r3, r3, #8
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d005      	beq.n	800a308 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a2fc:	4b53      	ldr	r3, [pc, #332]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	4a52      	ldr	r2, [pc, #328]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a302:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a306:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a308:	4b50      	ldr	r3, [pc, #320]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	494d      	ldr	r1, [pc, #308]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a316:	4313      	orrs	r3, r2
 800a318:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 0301 	and.w	r3, r3, #1
 800a322:	2b00      	cmp	r3, #0
 800a324:	d044      	beq.n	800a3b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	d107      	bne.n	800a33e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a32e:	4b47      	ldr	r3, [pc, #284]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a336:	2b00      	cmp	r3, #0
 800a338:	d119      	bne.n	800a36e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	e07f      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	2b02      	cmp	r3, #2
 800a344:	d003      	beq.n	800a34e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a34a:	2b03      	cmp	r3, #3
 800a34c:	d107      	bne.n	800a35e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a34e:	4b3f      	ldr	r3, [pc, #252]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a356:	2b00      	cmp	r3, #0
 800a358:	d109      	bne.n	800a36e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e06f      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a35e:	4b3b      	ldr	r3, [pc, #236]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f003 0302 	and.w	r3, r3, #2
 800a366:	2b00      	cmp	r3, #0
 800a368:	d101      	bne.n	800a36e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	e067      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a36e:	4b37      	ldr	r3, [pc, #220]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f023 0203 	bic.w	r2, r3, #3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	4934      	ldr	r1, [pc, #208]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a37c:	4313      	orrs	r3, r2
 800a37e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a380:	f7fb fbc8 	bl	8005b14 <HAL_GetTick>
 800a384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a386:	e00a      	b.n	800a39e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a388:	f7fb fbc4 	bl	8005b14 <HAL_GetTick>
 800a38c:	4602      	mov	r2, r0
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	1ad3      	subs	r3, r2, r3
 800a392:	f241 3288 	movw	r2, #5000	; 0x1388
 800a396:	4293      	cmp	r3, r2
 800a398:	d901      	bls.n	800a39e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a39a:	2303      	movs	r3, #3
 800a39c:	e04f      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a39e:	4b2b      	ldr	r3, [pc, #172]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a3a0:	689b      	ldr	r3, [r3, #8]
 800a3a2:	f003 020c 	and.w	r2, r3, #12
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	009b      	lsls	r3, r3, #2
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d1eb      	bne.n	800a388 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a3b0:	4b25      	ldr	r3, [pc, #148]	; (800a448 <HAL_RCC_ClockConfig+0x1b8>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0307 	and.w	r3, r3, #7
 800a3b8:	683a      	ldr	r2, [r7, #0]
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d20c      	bcs.n	800a3d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a3be:	4b22      	ldr	r3, [pc, #136]	; (800a448 <HAL_RCC_ClockConfig+0x1b8>)
 800a3c0:	683a      	ldr	r2, [r7, #0]
 800a3c2:	b2d2      	uxtb	r2, r2
 800a3c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a3c6:	4b20      	ldr	r3, [pc, #128]	; (800a448 <HAL_RCC_ClockConfig+0x1b8>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f003 0307 	and.w	r3, r3, #7
 800a3ce:	683a      	ldr	r2, [r7, #0]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d001      	beq.n	800a3d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e032      	b.n	800a43e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f003 0304 	and.w	r3, r3, #4
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d008      	beq.n	800a3f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a3e4:	4b19      	ldr	r3, [pc, #100]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	68db      	ldr	r3, [r3, #12]
 800a3f0:	4916      	ldr	r1, [pc, #88]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 0308 	and.w	r3, r3, #8
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d009      	beq.n	800a416 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a402:	4b12      	ldr	r3, [pc, #72]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	00db      	lsls	r3, r3, #3
 800a410:	490e      	ldr	r1, [pc, #56]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a412:	4313      	orrs	r3, r2
 800a414:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a416:	f000 f821 	bl	800a45c <HAL_RCC_GetSysClockFreq>
 800a41a:	4602      	mov	r2, r0
 800a41c:	4b0b      	ldr	r3, [pc, #44]	; (800a44c <HAL_RCC_ClockConfig+0x1bc>)
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	091b      	lsrs	r3, r3, #4
 800a422:	f003 030f 	and.w	r3, r3, #15
 800a426:	490a      	ldr	r1, [pc, #40]	; (800a450 <HAL_RCC_ClockConfig+0x1c0>)
 800a428:	5ccb      	ldrb	r3, [r1, r3]
 800a42a:	fa22 f303 	lsr.w	r3, r2, r3
 800a42e:	4a09      	ldr	r2, [pc, #36]	; (800a454 <HAL_RCC_ClockConfig+0x1c4>)
 800a430:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a432:	4b09      	ldr	r3, [pc, #36]	; (800a458 <HAL_RCC_ClockConfig+0x1c8>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4618      	mov	r0, r3
 800a438:	f7fb fb28 	bl	8005a8c <HAL_InitTick>

  return HAL_OK;
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3710      	adds	r7, #16
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	40023c00 	.word	0x40023c00
 800a44c:	40023800 	.word	0x40023800
 800a450:	080146ac 	.word	0x080146ac
 800a454:	2000006c 	.word	0x2000006c
 800a458:	20000070 	.word	0x20000070

0800a45c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a45c:	b5b0      	push	{r4, r5, r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a462:	2100      	movs	r1, #0
 800a464:	6079      	str	r1, [r7, #4]
 800a466:	2100      	movs	r1, #0
 800a468:	60f9      	str	r1, [r7, #12]
 800a46a:	2100      	movs	r1, #0
 800a46c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a46e:	2100      	movs	r1, #0
 800a470:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a472:	4952      	ldr	r1, [pc, #328]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x160>)
 800a474:	6889      	ldr	r1, [r1, #8]
 800a476:	f001 010c 	and.w	r1, r1, #12
 800a47a:	2908      	cmp	r1, #8
 800a47c:	d00d      	beq.n	800a49a <HAL_RCC_GetSysClockFreq+0x3e>
 800a47e:	2908      	cmp	r1, #8
 800a480:	f200 8094 	bhi.w	800a5ac <HAL_RCC_GetSysClockFreq+0x150>
 800a484:	2900      	cmp	r1, #0
 800a486:	d002      	beq.n	800a48e <HAL_RCC_GetSysClockFreq+0x32>
 800a488:	2904      	cmp	r1, #4
 800a48a:	d003      	beq.n	800a494 <HAL_RCC_GetSysClockFreq+0x38>
 800a48c:	e08e      	b.n	800a5ac <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a48e:	4b4c      	ldr	r3, [pc, #304]	; (800a5c0 <HAL_RCC_GetSysClockFreq+0x164>)
 800a490:	60bb      	str	r3, [r7, #8]
       break;
 800a492:	e08e      	b.n	800a5b2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a494:	4b4b      	ldr	r3, [pc, #300]	; (800a5c4 <HAL_RCC_GetSysClockFreq+0x168>)
 800a496:	60bb      	str	r3, [r7, #8]
      break;
 800a498:	e08b      	b.n	800a5b2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a49a:	4948      	ldr	r1, [pc, #288]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x160>)
 800a49c:	6849      	ldr	r1, [r1, #4]
 800a49e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800a4a2:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a4a4:	4945      	ldr	r1, [pc, #276]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x160>)
 800a4a6:	6849      	ldr	r1, [r1, #4]
 800a4a8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800a4ac:	2900      	cmp	r1, #0
 800a4ae:	d024      	beq.n	800a4fa <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a4b0:	4942      	ldr	r1, [pc, #264]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x160>)
 800a4b2:	6849      	ldr	r1, [r1, #4]
 800a4b4:	0989      	lsrs	r1, r1, #6
 800a4b6:	4608      	mov	r0, r1
 800a4b8:	f04f 0100 	mov.w	r1, #0
 800a4bc:	f240 14ff 	movw	r4, #511	; 0x1ff
 800a4c0:	f04f 0500 	mov.w	r5, #0
 800a4c4:	ea00 0204 	and.w	r2, r0, r4
 800a4c8:	ea01 0305 	and.w	r3, r1, r5
 800a4cc:	493d      	ldr	r1, [pc, #244]	; (800a5c4 <HAL_RCC_GetSysClockFreq+0x168>)
 800a4ce:	fb01 f003 	mul.w	r0, r1, r3
 800a4d2:	2100      	movs	r1, #0
 800a4d4:	fb01 f102 	mul.w	r1, r1, r2
 800a4d8:	1844      	adds	r4, r0, r1
 800a4da:	493a      	ldr	r1, [pc, #232]	; (800a5c4 <HAL_RCC_GetSysClockFreq+0x168>)
 800a4dc:	fba2 0101 	umull	r0, r1, r2, r1
 800a4e0:	1863      	adds	r3, r4, r1
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	f04f 0300 	mov.w	r3, #0
 800a4ec:	f7f6 fbb4 	bl	8000c58 <__aeabi_uldivmod>
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	460b      	mov	r3, r1
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	60fb      	str	r3, [r7, #12]
 800a4f8:	e04a      	b.n	800a590 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a4fa:	4b30      	ldr	r3, [pc, #192]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x160>)
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	099b      	lsrs	r3, r3, #6
 800a500:	461a      	mov	r2, r3
 800a502:	f04f 0300 	mov.w	r3, #0
 800a506:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a50a:	f04f 0100 	mov.w	r1, #0
 800a50e:	ea02 0400 	and.w	r4, r2, r0
 800a512:	ea03 0501 	and.w	r5, r3, r1
 800a516:	4620      	mov	r0, r4
 800a518:	4629      	mov	r1, r5
 800a51a:	f04f 0200 	mov.w	r2, #0
 800a51e:	f04f 0300 	mov.w	r3, #0
 800a522:	014b      	lsls	r3, r1, #5
 800a524:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a528:	0142      	lsls	r2, r0, #5
 800a52a:	4610      	mov	r0, r2
 800a52c:	4619      	mov	r1, r3
 800a52e:	1b00      	subs	r0, r0, r4
 800a530:	eb61 0105 	sbc.w	r1, r1, r5
 800a534:	f04f 0200 	mov.w	r2, #0
 800a538:	f04f 0300 	mov.w	r3, #0
 800a53c:	018b      	lsls	r3, r1, #6
 800a53e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a542:	0182      	lsls	r2, r0, #6
 800a544:	1a12      	subs	r2, r2, r0
 800a546:	eb63 0301 	sbc.w	r3, r3, r1
 800a54a:	f04f 0000 	mov.w	r0, #0
 800a54e:	f04f 0100 	mov.w	r1, #0
 800a552:	00d9      	lsls	r1, r3, #3
 800a554:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a558:	00d0      	lsls	r0, r2, #3
 800a55a:	4602      	mov	r2, r0
 800a55c:	460b      	mov	r3, r1
 800a55e:	1912      	adds	r2, r2, r4
 800a560:	eb45 0303 	adc.w	r3, r5, r3
 800a564:	f04f 0000 	mov.w	r0, #0
 800a568:	f04f 0100 	mov.w	r1, #0
 800a56c:	0299      	lsls	r1, r3, #10
 800a56e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a572:	0290      	lsls	r0, r2, #10
 800a574:	4602      	mov	r2, r0
 800a576:	460b      	mov	r3, r1
 800a578:	4610      	mov	r0, r2
 800a57a:	4619      	mov	r1, r3
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	461a      	mov	r2, r3
 800a580:	f04f 0300 	mov.w	r3, #0
 800a584:	f7f6 fb68 	bl	8000c58 <__aeabi_uldivmod>
 800a588:	4602      	mov	r2, r0
 800a58a:	460b      	mov	r3, r1
 800a58c:	4613      	mov	r3, r2
 800a58e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a590:	4b0a      	ldr	r3, [pc, #40]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x160>)
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	0c1b      	lsrs	r3, r3, #16
 800a596:	f003 0303 	and.w	r3, r3, #3
 800a59a:	3301      	adds	r3, #1
 800a59c:	005b      	lsls	r3, r3, #1
 800a59e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a5a0:	68fa      	ldr	r2, [r7, #12]
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5a8:	60bb      	str	r3, [r7, #8]
      break;
 800a5aa:	e002      	b.n	800a5b2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a5ac:	4b04      	ldr	r3, [pc, #16]	; (800a5c0 <HAL_RCC_GetSysClockFreq+0x164>)
 800a5ae:	60bb      	str	r3, [r7, #8]
      break;
 800a5b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a5b2:	68bb      	ldr	r3, [r7, #8]
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3710      	adds	r7, #16
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bdb0      	pop	{r4, r5, r7, pc}
 800a5bc:	40023800 	.word	0x40023800
 800a5c0:	00f42400 	.word	0x00f42400
 800a5c4:	017d7840 	.word	0x017d7840

0800a5c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a5cc:	4b03      	ldr	r3, [pc, #12]	; (800a5dc <HAL_RCC_GetHCLKFreq+0x14>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	2000006c 	.word	0x2000006c

0800a5e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a5e4:	f7ff fff0 	bl	800a5c8 <HAL_RCC_GetHCLKFreq>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	4b05      	ldr	r3, [pc, #20]	; (800a600 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a5ec:	689b      	ldr	r3, [r3, #8]
 800a5ee:	0a9b      	lsrs	r3, r3, #10
 800a5f0:	f003 0307 	and.w	r3, r3, #7
 800a5f4:	4903      	ldr	r1, [pc, #12]	; (800a604 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a5f6:	5ccb      	ldrb	r3, [r1, r3]
 800a5f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	bd80      	pop	{r7, pc}
 800a600:	40023800 	.word	0x40023800
 800a604:	080146bc 	.word	0x080146bc

0800a608 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a60c:	f7ff ffdc 	bl	800a5c8 <HAL_RCC_GetHCLKFreq>
 800a610:	4602      	mov	r2, r0
 800a612:	4b05      	ldr	r3, [pc, #20]	; (800a628 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	0b5b      	lsrs	r3, r3, #13
 800a618:	f003 0307 	and.w	r3, r3, #7
 800a61c:	4903      	ldr	r1, [pc, #12]	; (800a62c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a61e:	5ccb      	ldrb	r3, [r1, r3]
 800a620:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a624:	4618      	mov	r0, r3
 800a626:	bd80      	pop	{r7, pc}
 800a628:	40023800 	.word	0x40023800
 800a62c:	080146bc 	.word	0x080146bc

0800a630 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b082      	sub	sp, #8
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d101      	bne.n	800a642 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a63e:	2301      	movs	r3, #1
 800a640:	e07b      	b.n	800a73a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a646:	2b00      	cmp	r3, #0
 800a648:	d108      	bne.n	800a65c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a652:	d009      	beq.n	800a668 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	61da      	str	r2, [r3, #28]
 800a65a:	e005      	b.n	800a668 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a674:	b2db      	uxtb	r3, r3
 800a676:	2b00      	cmp	r3, #0
 800a678:	d106      	bne.n	800a688 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7fa fe16 	bl	80052b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2202      	movs	r2, #2
 800a68c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	681a      	ldr	r2, [r3, #0]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a69e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a6b0:	431a      	orrs	r2, r3
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6ba:	431a      	orrs	r2, r3
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	691b      	ldr	r3, [r3, #16]
 800a6c0:	f003 0302 	and.w	r3, r3, #2
 800a6c4:	431a      	orrs	r2, r3
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	695b      	ldr	r3, [r3, #20]
 800a6ca:	f003 0301 	and.w	r3, r3, #1
 800a6ce:	431a      	orrs	r2, r3
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	699b      	ldr	r3, [r3, #24]
 800a6d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a6d8:	431a      	orrs	r2, r3
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	69db      	ldr	r3, [r3, #28]
 800a6de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a6e2:	431a      	orrs	r2, r3
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6a1b      	ldr	r3, [r3, #32]
 800a6e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6ec:	ea42 0103 	orr.w	r1, r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	430a      	orrs	r2, r1
 800a6fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	699b      	ldr	r3, [r3, #24]
 800a704:	0c1b      	lsrs	r3, r3, #16
 800a706:	f003 0104 	and.w	r1, r3, #4
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a70e:	f003 0210 	and.w	r2, r3, #16
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	430a      	orrs	r2, r1
 800a718:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	69da      	ldr	r2, [r3, #28]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a728:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2200      	movs	r2, #0
 800a72e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a738:	2300      	movs	r3, #0
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3708      	adds	r7, #8
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a742:	b580      	push	{r7, lr}
 800a744:	b088      	sub	sp, #32
 800a746:	af00      	add	r7, sp, #0
 800a748:	60f8      	str	r0, [r7, #12]
 800a74a:	60b9      	str	r1, [r7, #8]
 800a74c:	603b      	str	r3, [r7, #0]
 800a74e:	4613      	mov	r3, r2
 800a750:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a752:	2300      	movs	r3, #0
 800a754:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a75c:	2b01      	cmp	r3, #1
 800a75e:	d101      	bne.n	800a764 <HAL_SPI_Transmit+0x22>
 800a760:	2302      	movs	r3, #2
 800a762:	e126      	b.n	800a9b2 <HAL_SPI_Transmit+0x270>
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2201      	movs	r2, #1
 800a768:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a76c:	f7fb f9d2 	bl	8005b14 <HAL_GetTick>
 800a770:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a772:	88fb      	ldrh	r3, [r7, #6]
 800a774:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a77c:	b2db      	uxtb	r3, r3
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d002      	beq.n	800a788 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a782:	2302      	movs	r3, #2
 800a784:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a786:	e10b      	b.n	800a9a0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d002      	beq.n	800a794 <HAL_SPI_Transmit+0x52>
 800a78e:	88fb      	ldrh	r3, [r7, #6]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d102      	bne.n	800a79a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a798:	e102      	b.n	800a9a0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2203      	movs	r2, #3
 800a79e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	68ba      	ldr	r2, [r7, #8]
 800a7ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	88fa      	ldrh	r2, [r7, #6]
 800a7b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	88fa      	ldrh	r2, [r7, #6]
 800a7b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7e0:	d10f      	bne.n	800a802 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a800:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a80c:	2b40      	cmp	r3, #64	; 0x40
 800a80e:	d007      	beq.n	800a820 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a81e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a828:	d14b      	bne.n	800a8c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d002      	beq.n	800a838 <HAL_SPI_Transmit+0xf6>
 800a832:	8afb      	ldrh	r3, [r7, #22]
 800a834:	2b01      	cmp	r3, #1
 800a836:	d13e      	bne.n	800a8b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a83c:	881a      	ldrh	r2, [r3, #0]
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a848:	1c9a      	adds	r2, r3, #2
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a852:	b29b      	uxth	r3, r3
 800a854:	3b01      	subs	r3, #1
 800a856:	b29a      	uxth	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a85c:	e02b      	b.n	800a8b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	f003 0302 	and.w	r3, r3, #2
 800a868:	2b02      	cmp	r3, #2
 800a86a:	d112      	bne.n	800a892 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a870:	881a      	ldrh	r2, [r3, #0]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a87c:	1c9a      	adds	r2, r3, #2
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a886:	b29b      	uxth	r3, r3
 800a888:	3b01      	subs	r3, #1
 800a88a:	b29a      	uxth	r2, r3
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	86da      	strh	r2, [r3, #54]	; 0x36
 800a890:	e011      	b.n	800a8b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a892:	f7fb f93f 	bl	8005b14 <HAL_GetTick>
 800a896:	4602      	mov	r2, r0
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	683a      	ldr	r2, [r7, #0]
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d803      	bhi.n	800a8aa <HAL_SPI_Transmit+0x168>
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8a8:	d102      	bne.n	800a8b0 <HAL_SPI_Transmit+0x16e>
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d102      	bne.n	800a8b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800a8b0:	2303      	movs	r3, #3
 800a8b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a8b4:	e074      	b.n	800a9a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d1ce      	bne.n	800a85e <HAL_SPI_Transmit+0x11c>
 800a8c0:	e04c      	b.n	800a95c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d002      	beq.n	800a8d0 <HAL_SPI_Transmit+0x18e>
 800a8ca:	8afb      	ldrh	r3, [r7, #22]
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d140      	bne.n	800a952 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	330c      	adds	r3, #12
 800a8da:	7812      	ldrb	r2, [r2, #0]
 800a8dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8e2:	1c5a      	adds	r2, r3, #1
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	3b01      	subs	r3, #1
 800a8f0:	b29a      	uxth	r2, r3
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a8f6:	e02c      	b.n	800a952 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	f003 0302 	and.w	r3, r3, #2
 800a902:	2b02      	cmp	r3, #2
 800a904:	d113      	bne.n	800a92e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	330c      	adds	r3, #12
 800a910:	7812      	ldrb	r2, [r2, #0]
 800a912:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a918:	1c5a      	adds	r2, r3, #1
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a922:	b29b      	uxth	r3, r3
 800a924:	3b01      	subs	r3, #1
 800a926:	b29a      	uxth	r2, r3
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	86da      	strh	r2, [r3, #54]	; 0x36
 800a92c:	e011      	b.n	800a952 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a92e:	f7fb f8f1 	bl	8005b14 <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	683a      	ldr	r2, [r7, #0]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d803      	bhi.n	800a946 <HAL_SPI_Transmit+0x204>
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a944:	d102      	bne.n	800a94c <HAL_SPI_Transmit+0x20a>
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d102      	bne.n	800a952 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800a94c:	2303      	movs	r3, #3
 800a94e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a950:	e026      	b.n	800a9a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a956:	b29b      	uxth	r3, r3
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1cd      	bne.n	800a8f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a95c:	69ba      	ldr	r2, [r7, #24]
 800a95e:	6839      	ldr	r1, [r7, #0]
 800a960:	68f8      	ldr	r0, [r7, #12]
 800a962:	f000 f9d1 	bl	800ad08 <SPI_EndRxTxTransaction>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d002      	beq.n	800a972 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2220      	movs	r2, #32
 800a970:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10a      	bne.n	800a990 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a97a:	2300      	movs	r3, #0
 800a97c:	613b      	str	r3, [r7, #16]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	68db      	ldr	r3, [r3, #12]
 800a984:	613b      	str	r3, [r7, #16]
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	613b      	str	r3, [r7, #16]
 800a98e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a994:	2b00      	cmp	r3, #0
 800a996:	d002      	beq.n	800a99e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800a998:	2301      	movs	r3, #1
 800a99a:	77fb      	strb	r3, [r7, #31]
 800a99c:	e000      	b.n	800a9a0 <HAL_SPI_Transmit+0x25e>
  }

error:
 800a99e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a9b0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	3720      	adds	r7, #32
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
	...

0800a9bc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b088      	sub	sp, #32
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	685b      	ldr	r3, [r3, #4]
 800a9ca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	689b      	ldr	r3, [r3, #8]
 800a9d2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	099b      	lsrs	r3, r3, #6
 800a9d8:	f003 0301 	and.w	r3, r3, #1
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d10f      	bne.n	800aa00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d00a      	beq.n	800aa00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a9ea:	69fb      	ldr	r3, [r7, #28]
 800a9ec:	099b      	lsrs	r3, r3, #6
 800a9ee:	f003 0301 	and.w	r3, r3, #1
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d004      	beq.n	800aa00 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	4798      	blx	r3
    return;
 800a9fe:	e0d7      	b.n	800abb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	085b      	lsrs	r3, r3, #1
 800aa04:	f003 0301 	and.w	r3, r3, #1
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00a      	beq.n	800aa22 <HAL_SPI_IRQHandler+0x66>
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	09db      	lsrs	r3, r3, #7
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d004      	beq.n	800aa22 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	4798      	blx	r3
    return;
 800aa20:	e0c6      	b.n	800abb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	095b      	lsrs	r3, r3, #5
 800aa26:	f003 0301 	and.w	r3, r3, #1
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d10c      	bne.n	800aa48 <HAL_SPI_IRQHandler+0x8c>
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	099b      	lsrs	r3, r3, #6
 800aa32:	f003 0301 	and.w	r3, r3, #1
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d106      	bne.n	800aa48 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800aa3a:	69bb      	ldr	r3, [r7, #24]
 800aa3c:	0a1b      	lsrs	r3, r3, #8
 800aa3e:	f003 0301 	and.w	r3, r3, #1
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	f000 80b4 	beq.w	800abb0 <HAL_SPI_IRQHandler+0x1f4>
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	095b      	lsrs	r3, r3, #5
 800aa4c:	f003 0301 	and.w	r3, r3, #1
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f000 80ad 	beq.w	800abb0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aa56:	69bb      	ldr	r3, [r7, #24]
 800aa58:	099b      	lsrs	r3, r3, #6
 800aa5a:	f003 0301 	and.w	r3, r3, #1
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d023      	beq.n	800aaaa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	2b03      	cmp	r3, #3
 800aa6c:	d011      	beq.n	800aa92 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa72:	f043 0204 	orr.w	r2, r3, #4
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	617b      	str	r3, [r7, #20]
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	617b      	str	r3, [r7, #20]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	617b      	str	r3, [r7, #20]
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	e00b      	b.n	800aaaa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa92:	2300      	movs	r3, #0
 800aa94:	613b      	str	r3, [r7, #16]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	613b      	str	r3, [r7, #16]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	613b      	str	r3, [r7, #16]
 800aaa6:	693b      	ldr	r3, [r7, #16]
        return;
 800aaa8:	e082      	b.n	800abb0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800aaaa:	69bb      	ldr	r3, [r7, #24]
 800aaac:	095b      	lsrs	r3, r3, #5
 800aaae:	f003 0301 	and.w	r3, r3, #1
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d014      	beq.n	800aae0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaba:	f043 0201 	orr.w	r2, r3, #1
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aac2:	2300      	movs	r3, #0
 800aac4:	60fb      	str	r3, [r7, #12]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	60fb      	str	r3, [r7, #12]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	681a      	ldr	r2, [r3, #0]
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800aae0:	69bb      	ldr	r3, [r7, #24]
 800aae2:	0a1b      	lsrs	r3, r3, #8
 800aae4:	f003 0301 	and.w	r3, r3, #1
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d00c      	beq.n	800ab06 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaf0:	f043 0208 	orr.w	r2, r3, #8
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aaf8:	2300      	movs	r3, #0
 800aafa:	60bb      	str	r3, [r7, #8]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	60bb      	str	r3, [r7, #8]
 800ab04:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d04f      	beq.n	800abae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	685a      	ldr	r2, [r3, #4]
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ab1c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2201      	movs	r2, #1
 800ab22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ab26:	69fb      	ldr	r3, [r7, #28]
 800ab28:	f003 0302 	and.w	r3, r3, #2
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d104      	bne.n	800ab3a <HAL_SPI_IRQHandler+0x17e>
 800ab30:	69fb      	ldr	r3, [r7, #28]
 800ab32:	f003 0301 	and.w	r3, r3, #1
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d034      	beq.n	800aba4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f022 0203 	bic.w	r2, r2, #3
 800ab48:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d011      	beq.n	800ab76 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab56:	4a18      	ldr	r2, [pc, #96]	; (800abb8 <HAL_SPI_IRQHandler+0x1fc>)
 800ab58:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f7fb ff54 	bl	8006a0c <HAL_DMA_Abort_IT>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d005      	beq.n	800ab76 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d016      	beq.n	800abac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab82:	4a0d      	ldr	r2, [pc, #52]	; (800abb8 <HAL_SPI_IRQHandler+0x1fc>)
 800ab84:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f7fb ff3e 	bl	8006a0c <HAL_DMA_Abort_IT>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d00a      	beq.n	800abac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800aba2:	e003      	b.n	800abac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 f809 	bl	800abbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800abaa:	e000      	b.n	800abae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800abac:	bf00      	nop
    return;
 800abae:	bf00      	nop
  }
}
 800abb0:	3720      	adds	r7, #32
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	0800abd1 	.word	0x0800abd1

0800abbc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800abc4:	bf00      	nop
 800abc6:	370c      	adds	r7, #12
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr

0800abd0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abdc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	2200      	movs	r2, #0
 800abe2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2200      	movs	r2, #0
 800abe8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800abea:	68f8      	ldr	r0, [r7, #12]
 800abec:	f7ff ffe6 	bl	800abbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800abf0:	bf00      	nop
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b088      	sub	sp, #32
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	60f8      	str	r0, [r7, #12]
 800ac00:	60b9      	str	r1, [r7, #8]
 800ac02:	603b      	str	r3, [r7, #0]
 800ac04:	4613      	mov	r3, r2
 800ac06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ac08:	f7fa ff84 	bl	8005b14 <HAL_GetTick>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac10:	1a9b      	subs	r3, r3, r2
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	4413      	add	r3, r2
 800ac16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ac18:	f7fa ff7c 	bl	8005b14 <HAL_GetTick>
 800ac1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac1e:	4b39      	ldr	r3, [pc, #228]	; (800ad04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	015b      	lsls	r3, r3, #5
 800ac24:	0d1b      	lsrs	r3, r3, #20
 800ac26:	69fa      	ldr	r2, [r7, #28]
 800ac28:	fb02 f303 	mul.w	r3, r2, r3
 800ac2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac2e:	e054      	b.n	800acda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac36:	d050      	beq.n	800acda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac38:	f7fa ff6c 	bl	8005b14 <HAL_GetTick>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	69bb      	ldr	r3, [r7, #24]
 800ac40:	1ad3      	subs	r3, r2, r3
 800ac42:	69fa      	ldr	r2, [r7, #28]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d902      	bls.n	800ac4e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d13d      	bne.n	800acca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	685a      	ldr	r2, [r3, #4]
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ac5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac66:	d111      	bne.n	800ac8c <SPI_WaitFlagStateUntilTimeout+0x94>
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac70:	d004      	beq.n	800ac7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	689b      	ldr	r3, [r3, #8]
 800ac76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac7a:	d107      	bne.n	800ac8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac94:	d10f      	bne.n	800acb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aca4:	601a      	str	r2, [r3, #0]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	681a      	ldr	r2, [r3, #0]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800acb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2201      	movs	r2, #1
 800acba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2200      	movs	r2, #0
 800acc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800acc6:	2303      	movs	r3, #3
 800acc8:	e017      	b.n	800acfa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800acd0:	2300      	movs	r3, #0
 800acd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	3b01      	subs	r3, #1
 800acd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	689a      	ldr	r2, [r3, #8]
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	4013      	ands	r3, r2
 800ace4:	68ba      	ldr	r2, [r7, #8]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	bf0c      	ite	eq
 800acea:	2301      	moveq	r3, #1
 800acec:	2300      	movne	r3, #0
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	461a      	mov	r2, r3
 800acf2:	79fb      	ldrb	r3, [r7, #7]
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d19b      	bne.n	800ac30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3720      	adds	r7, #32
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	2000006c 	.word	0x2000006c

0800ad08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b088      	sub	sp, #32
 800ad0c:	af02      	add	r7, sp, #8
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ad14:	4b1b      	ldr	r3, [pc, #108]	; (800ad84 <SPI_EndRxTxTransaction+0x7c>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	4a1b      	ldr	r2, [pc, #108]	; (800ad88 <SPI_EndRxTxTransaction+0x80>)
 800ad1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ad1e:	0d5b      	lsrs	r3, r3, #21
 800ad20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ad24:	fb02 f303 	mul.w	r3, r2, r3
 800ad28:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad32:	d112      	bne.n	800ad5a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	9300      	str	r3, [sp, #0]
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	2180      	movs	r1, #128	; 0x80
 800ad3e:	68f8      	ldr	r0, [r7, #12]
 800ad40:	f7ff ff5a 	bl	800abf8 <SPI_WaitFlagStateUntilTimeout>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d016      	beq.n	800ad78 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad4e:	f043 0220 	orr.w	r2, r3, #32
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ad56:	2303      	movs	r3, #3
 800ad58:	e00f      	b.n	800ad7a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d00a      	beq.n	800ad76 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	3b01      	subs	r3, #1
 800ad64:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad70:	2b80      	cmp	r3, #128	; 0x80
 800ad72:	d0f2      	beq.n	800ad5a <SPI_EndRxTxTransaction+0x52>
 800ad74:	e000      	b.n	800ad78 <SPI_EndRxTxTransaction+0x70>
        break;
 800ad76:	bf00      	nop
  }

  return HAL_OK;
 800ad78:	2300      	movs	r3, #0
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3718      	adds	r7, #24
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	2000006c 	.word	0x2000006c
 800ad88:	165e9f81 	.word	0x165e9f81

0800ad8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d101      	bne.n	800ad9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e041      	b.n	800ae22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d106      	bne.n	800adb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2200      	movs	r2, #0
 800adae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f7fa fb00 	bl	80053b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2202      	movs	r2, #2
 800adbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	3304      	adds	r3, #4
 800adc8:	4619      	mov	r1, r3
 800adca:	4610      	mov	r0, r2
 800adcc:	f000 fa88 	bl	800b2e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2201      	movs	r2, #1
 800adec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2201      	movs	r2, #1
 800ae04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2201      	movs	r2, #1
 800ae14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3708      	adds	r7, #8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
	...

0800ae2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b085      	sub	sp, #20
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae3a:	b2db      	uxtb	r3, r3
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d001      	beq.n	800ae44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ae40:	2301      	movs	r3, #1
 800ae42:	e044      	b.n	800aece <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2202      	movs	r2, #2
 800ae48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	68da      	ldr	r2, [r3, #12]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f042 0201 	orr.w	r2, r2, #1
 800ae5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a1e      	ldr	r2, [pc, #120]	; (800aedc <HAL_TIM_Base_Start_IT+0xb0>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d018      	beq.n	800ae98 <HAL_TIM_Base_Start_IT+0x6c>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae6e:	d013      	beq.n	800ae98 <HAL_TIM_Base_Start_IT+0x6c>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a1a      	ldr	r2, [pc, #104]	; (800aee0 <HAL_TIM_Base_Start_IT+0xb4>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d00e      	beq.n	800ae98 <HAL_TIM_Base_Start_IT+0x6c>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a19      	ldr	r2, [pc, #100]	; (800aee4 <HAL_TIM_Base_Start_IT+0xb8>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d009      	beq.n	800ae98 <HAL_TIM_Base_Start_IT+0x6c>
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	4a17      	ldr	r2, [pc, #92]	; (800aee8 <HAL_TIM_Base_Start_IT+0xbc>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d004      	beq.n	800ae98 <HAL_TIM_Base_Start_IT+0x6c>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4a16      	ldr	r2, [pc, #88]	; (800aeec <HAL_TIM_Base_Start_IT+0xc0>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d111      	bne.n	800aebc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	f003 0307 	and.w	r3, r3, #7
 800aea2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2b06      	cmp	r3, #6
 800aea8:	d010      	beq.n	800aecc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f042 0201 	orr.w	r2, r2, #1
 800aeb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aeba:	e007      	b.n	800aecc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f042 0201 	orr.w	r2, r2, #1
 800aeca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aecc:	2300      	movs	r3, #0
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3714      	adds	r7, #20
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	40010000 	.word	0x40010000
 800aee0:	40000400 	.word	0x40000400
 800aee4:	40000800 	.word	0x40000800
 800aee8:	40000c00 	.word	0x40000c00
 800aeec:	40014000 	.word	0x40014000

0800aef0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	691b      	ldr	r3, [r3, #16]
 800aefe:	f003 0302 	and.w	r3, r3, #2
 800af02:	2b02      	cmp	r3, #2
 800af04:	d122      	bne.n	800af4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	f003 0302 	and.w	r3, r3, #2
 800af10:	2b02      	cmp	r3, #2
 800af12:	d11b      	bne.n	800af4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f06f 0202 	mvn.w	r2, #2
 800af1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2201      	movs	r2, #1
 800af22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	699b      	ldr	r3, [r3, #24]
 800af2a:	f003 0303 	and.w	r3, r3, #3
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d003      	beq.n	800af3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 f9b5 	bl	800b2a2 <HAL_TIM_IC_CaptureCallback>
 800af38:	e005      	b.n	800af46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 f9a7 	bl	800b28e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 f9b8 	bl	800b2b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	691b      	ldr	r3, [r3, #16]
 800af52:	f003 0304 	and.w	r3, r3, #4
 800af56:	2b04      	cmp	r3, #4
 800af58:	d122      	bne.n	800afa0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	f003 0304 	and.w	r3, r3, #4
 800af64:	2b04      	cmp	r3, #4
 800af66:	d11b      	bne.n	800afa0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f06f 0204 	mvn.w	r2, #4
 800af70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2202      	movs	r2, #2
 800af76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	699b      	ldr	r3, [r3, #24]
 800af7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af82:	2b00      	cmp	r3, #0
 800af84:	d003      	beq.n	800af8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 f98b 	bl	800b2a2 <HAL_TIM_IC_CaptureCallback>
 800af8c:	e005      	b.n	800af9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 f97d 	bl	800b28e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f000 f98e 	bl	800b2b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2200      	movs	r2, #0
 800af9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	f003 0308 	and.w	r3, r3, #8
 800afaa:	2b08      	cmp	r3, #8
 800afac:	d122      	bne.n	800aff4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	68db      	ldr	r3, [r3, #12]
 800afb4:	f003 0308 	and.w	r3, r3, #8
 800afb8:	2b08      	cmp	r3, #8
 800afba:	d11b      	bne.n	800aff4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f06f 0208 	mvn.w	r2, #8
 800afc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2204      	movs	r2, #4
 800afca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	69db      	ldr	r3, [r3, #28]
 800afd2:	f003 0303 	and.w	r3, r3, #3
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d003      	beq.n	800afe2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 f961 	bl	800b2a2 <HAL_TIM_IC_CaptureCallback>
 800afe0:	e005      	b.n	800afee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afe2:	6878      	ldr	r0, [r7, #4]
 800afe4:	f000 f953 	bl	800b28e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 f964 	bl	800b2b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	691b      	ldr	r3, [r3, #16]
 800affa:	f003 0310 	and.w	r3, r3, #16
 800affe:	2b10      	cmp	r3, #16
 800b000:	d122      	bne.n	800b048 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68db      	ldr	r3, [r3, #12]
 800b008:	f003 0310 	and.w	r3, r3, #16
 800b00c:	2b10      	cmp	r3, #16
 800b00e:	d11b      	bne.n	800b048 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f06f 0210 	mvn.w	r2, #16
 800b018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2208      	movs	r2, #8
 800b01e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	69db      	ldr	r3, [r3, #28]
 800b026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d003      	beq.n	800b036 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f937 	bl	800b2a2 <HAL_TIM_IC_CaptureCallback>
 800b034:	e005      	b.n	800b042 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 f929 	bl	800b28e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f000 f93a 	bl	800b2b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2200      	movs	r2, #0
 800b046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	691b      	ldr	r3, [r3, #16]
 800b04e:	f003 0301 	and.w	r3, r3, #1
 800b052:	2b01      	cmp	r3, #1
 800b054:	d10e      	bne.n	800b074 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	68db      	ldr	r3, [r3, #12]
 800b05c:	f003 0301 	and.w	r3, r3, #1
 800b060:	2b01      	cmp	r3, #1
 800b062:	d107      	bne.n	800b074 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f06f 0201 	mvn.w	r2, #1
 800b06c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7f9 fbd4 	bl	800481c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	691b      	ldr	r3, [r3, #16]
 800b07a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b07e:	2b80      	cmp	r3, #128	; 0x80
 800b080:	d10e      	bne.n	800b0a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	68db      	ldr	r3, [r3, #12]
 800b088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b08c:	2b80      	cmp	r3, #128	; 0x80
 800b08e:	d107      	bne.n	800b0a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 fab2 	bl	800b604 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	691b      	ldr	r3, [r3, #16]
 800b0a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0aa:	2b40      	cmp	r3, #64	; 0x40
 800b0ac:	d10e      	bne.n	800b0cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0b8:	2b40      	cmp	r3, #64	; 0x40
 800b0ba:	d107      	bne.n	800b0cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b0c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f8ff 	bl	800b2ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	691b      	ldr	r3, [r3, #16]
 800b0d2:	f003 0320 	and.w	r3, r3, #32
 800b0d6:	2b20      	cmp	r3, #32
 800b0d8:	d10e      	bne.n	800b0f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	68db      	ldr	r3, [r3, #12]
 800b0e0:	f003 0320 	and.w	r3, r3, #32
 800b0e4:	2b20      	cmp	r3, #32
 800b0e6:	d107      	bne.n	800b0f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f06f 0220 	mvn.w	r2, #32
 800b0f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 fa7c 	bl	800b5f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b0f8:	bf00      	nop
 800b0fa:	3708      	adds	r7, #8
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b114:	2b01      	cmp	r3, #1
 800b116:	d101      	bne.n	800b11c <HAL_TIM_ConfigClockSource+0x1c>
 800b118:	2302      	movs	r3, #2
 800b11a:	e0b4      	b.n	800b286 <HAL_TIM_ConfigClockSource+0x186>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2201      	movs	r2, #1
 800b120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2202      	movs	r2, #2
 800b128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	689b      	ldr	r3, [r3, #8]
 800b132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b13a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b142:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	68ba      	ldr	r2, [r7, #8]
 800b14a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b154:	d03e      	beq.n	800b1d4 <HAL_TIM_ConfigClockSource+0xd4>
 800b156:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b15a:	f200 8087 	bhi.w	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b15e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b162:	f000 8086 	beq.w	800b272 <HAL_TIM_ConfigClockSource+0x172>
 800b166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b16a:	d87f      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b16c:	2b70      	cmp	r3, #112	; 0x70
 800b16e:	d01a      	beq.n	800b1a6 <HAL_TIM_ConfigClockSource+0xa6>
 800b170:	2b70      	cmp	r3, #112	; 0x70
 800b172:	d87b      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b174:	2b60      	cmp	r3, #96	; 0x60
 800b176:	d050      	beq.n	800b21a <HAL_TIM_ConfigClockSource+0x11a>
 800b178:	2b60      	cmp	r3, #96	; 0x60
 800b17a:	d877      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b17c:	2b50      	cmp	r3, #80	; 0x50
 800b17e:	d03c      	beq.n	800b1fa <HAL_TIM_ConfigClockSource+0xfa>
 800b180:	2b50      	cmp	r3, #80	; 0x50
 800b182:	d873      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b184:	2b40      	cmp	r3, #64	; 0x40
 800b186:	d058      	beq.n	800b23a <HAL_TIM_ConfigClockSource+0x13a>
 800b188:	2b40      	cmp	r3, #64	; 0x40
 800b18a:	d86f      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b18c:	2b30      	cmp	r3, #48	; 0x30
 800b18e:	d064      	beq.n	800b25a <HAL_TIM_ConfigClockSource+0x15a>
 800b190:	2b30      	cmp	r3, #48	; 0x30
 800b192:	d86b      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b194:	2b20      	cmp	r3, #32
 800b196:	d060      	beq.n	800b25a <HAL_TIM_ConfigClockSource+0x15a>
 800b198:	2b20      	cmp	r3, #32
 800b19a:	d867      	bhi.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d05c      	beq.n	800b25a <HAL_TIM_ConfigClockSource+0x15a>
 800b1a0:	2b10      	cmp	r3, #16
 800b1a2:	d05a      	beq.n	800b25a <HAL_TIM_ConfigClockSource+0x15a>
 800b1a4:	e062      	b.n	800b26c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6818      	ldr	r0, [r3, #0]
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	6899      	ldr	r1, [r3, #8]
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	685a      	ldr	r2, [r3, #4]
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	f000 f98d 	bl	800b4d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	689b      	ldr	r3, [r3, #8]
 800b1c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b1c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	68ba      	ldr	r2, [r7, #8]
 800b1d0:	609a      	str	r2, [r3, #8]
      break;
 800b1d2:	e04f      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6818      	ldr	r0, [r3, #0]
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	6899      	ldr	r1, [r3, #8]
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	685a      	ldr	r2, [r3, #4]
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	68db      	ldr	r3, [r3, #12]
 800b1e4:	f000 f976 	bl	800b4d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	689a      	ldr	r2, [r3, #8]
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b1f6:	609a      	str	r2, [r3, #8]
      break;
 800b1f8:	e03c      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6818      	ldr	r0, [r3, #0]
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	6859      	ldr	r1, [r3, #4]
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	461a      	mov	r2, r3
 800b208:	f000 f8ea 	bl	800b3e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	2150      	movs	r1, #80	; 0x50
 800b212:	4618      	mov	r0, r3
 800b214:	f000 f943 	bl	800b49e <TIM_ITRx_SetConfig>
      break;
 800b218:	e02c      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6818      	ldr	r0, [r3, #0]
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	6859      	ldr	r1, [r3, #4]
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	461a      	mov	r2, r3
 800b228:	f000 f909 	bl	800b43e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	2160      	movs	r1, #96	; 0x60
 800b232:	4618      	mov	r0, r3
 800b234:	f000 f933 	bl	800b49e <TIM_ITRx_SetConfig>
      break;
 800b238:	e01c      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6818      	ldr	r0, [r3, #0]
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	6859      	ldr	r1, [r3, #4]
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	68db      	ldr	r3, [r3, #12]
 800b246:	461a      	mov	r2, r3
 800b248:	f000 f8ca 	bl	800b3e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2140      	movs	r1, #64	; 0x40
 800b252:	4618      	mov	r0, r3
 800b254:	f000 f923 	bl	800b49e <TIM_ITRx_SetConfig>
      break;
 800b258:	e00c      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4619      	mov	r1, r3
 800b264:	4610      	mov	r0, r2
 800b266:	f000 f91a 	bl	800b49e <TIM_ITRx_SetConfig>
      break;
 800b26a:	e003      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b26c:	2301      	movs	r3, #1
 800b26e:	73fb      	strb	r3, [r7, #15]
      break;
 800b270:	e000      	b.n	800b274 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b272:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2201      	movs	r2, #1
 800b278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b284:	7bfb      	ldrb	r3, [r7, #15]
}
 800b286:	4618      	mov	r0, r3
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b28e:	b480      	push	{r7}
 800b290:	b083      	sub	sp, #12
 800b292:	af00      	add	r7, sp, #0
 800b294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b296:	bf00      	nop
 800b298:	370c      	adds	r7, #12
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b2a2:	b480      	push	{r7}
 800b2a4:	b083      	sub	sp, #12
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b2aa:	bf00      	nop
 800b2ac:	370c      	adds	r7, #12
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b4:	4770      	bx	lr

0800b2b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	b083      	sub	sp, #12
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b2be:	bf00      	nop
 800b2c0:	370c      	adds	r7, #12
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr

0800b2ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b2ca:	b480      	push	{r7}
 800b2cc:	b083      	sub	sp, #12
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b2d2:	bf00      	nop
 800b2d4:	370c      	adds	r7, #12
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
	...

0800b2e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b085      	sub	sp, #20
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a34      	ldr	r2, [pc, #208]	; (800b3c4 <TIM_Base_SetConfig+0xe4>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d00f      	beq.n	800b318 <TIM_Base_SetConfig+0x38>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2fe:	d00b      	beq.n	800b318 <TIM_Base_SetConfig+0x38>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4a31      	ldr	r2, [pc, #196]	; (800b3c8 <TIM_Base_SetConfig+0xe8>)
 800b304:	4293      	cmp	r3, r2
 800b306:	d007      	beq.n	800b318 <TIM_Base_SetConfig+0x38>
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4a30      	ldr	r2, [pc, #192]	; (800b3cc <TIM_Base_SetConfig+0xec>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d003      	beq.n	800b318 <TIM_Base_SetConfig+0x38>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	4a2f      	ldr	r2, [pc, #188]	; (800b3d0 <TIM_Base_SetConfig+0xf0>)
 800b314:	4293      	cmp	r3, r2
 800b316:	d108      	bne.n	800b32a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b31e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	68fa      	ldr	r2, [r7, #12]
 800b326:	4313      	orrs	r3, r2
 800b328:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4a25      	ldr	r2, [pc, #148]	; (800b3c4 <TIM_Base_SetConfig+0xe4>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	d01b      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b338:	d017      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	4a22      	ldr	r2, [pc, #136]	; (800b3c8 <TIM_Base_SetConfig+0xe8>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d013      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	4a21      	ldr	r2, [pc, #132]	; (800b3cc <TIM_Base_SetConfig+0xec>)
 800b346:	4293      	cmp	r3, r2
 800b348:	d00f      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	4a20      	ldr	r2, [pc, #128]	; (800b3d0 <TIM_Base_SetConfig+0xf0>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d00b      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	4a1f      	ldr	r2, [pc, #124]	; (800b3d4 <TIM_Base_SetConfig+0xf4>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d007      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	4a1e      	ldr	r2, [pc, #120]	; (800b3d8 <TIM_Base_SetConfig+0xf8>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d003      	beq.n	800b36a <TIM_Base_SetConfig+0x8a>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4a1d      	ldr	r2, [pc, #116]	; (800b3dc <TIM_Base_SetConfig+0xfc>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d108      	bne.n	800b37c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b370:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	68db      	ldr	r3, [r3, #12]
 800b376:	68fa      	ldr	r2, [r7, #12]
 800b378:	4313      	orrs	r3, r2
 800b37a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	695b      	ldr	r3, [r3, #20]
 800b386:	4313      	orrs	r3, r2
 800b388:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	68fa      	ldr	r2, [r7, #12]
 800b38e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	689a      	ldr	r2, [r3, #8]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	4a08      	ldr	r2, [pc, #32]	; (800b3c4 <TIM_Base_SetConfig+0xe4>)
 800b3a4:	4293      	cmp	r3, r2
 800b3a6:	d103      	bne.n	800b3b0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	691a      	ldr	r2, [r3, #16]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	615a      	str	r2, [r3, #20]
}
 800b3b6:	bf00      	nop
 800b3b8:	3714      	adds	r7, #20
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	40010000 	.word	0x40010000
 800b3c8:	40000400 	.word	0x40000400
 800b3cc:	40000800 	.word	0x40000800
 800b3d0:	40000c00 	.word	0x40000c00
 800b3d4:	40014000 	.word	0x40014000
 800b3d8:	40014400 	.word	0x40014400
 800b3dc:	40014800 	.word	0x40014800

0800b3e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b087      	sub	sp, #28
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	60f8      	str	r0, [r7, #12]
 800b3e8:	60b9      	str	r1, [r7, #8]
 800b3ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	6a1b      	ldr	r3, [r3, #32]
 800b3f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	6a1b      	ldr	r3, [r3, #32]
 800b3f6:	f023 0201 	bic.w	r2, r3, #1
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	699b      	ldr	r3, [r3, #24]
 800b402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b40a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	011b      	lsls	r3, r3, #4
 800b410:	693a      	ldr	r2, [r7, #16]
 800b412:	4313      	orrs	r3, r2
 800b414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	f023 030a 	bic.w	r3, r3, #10
 800b41c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b41e:	697a      	ldr	r2, [r7, #20]
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	4313      	orrs	r3, r2
 800b424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	693a      	ldr	r2, [r7, #16]
 800b42a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	697a      	ldr	r2, [r7, #20]
 800b430:	621a      	str	r2, [r3, #32]
}
 800b432:	bf00      	nop
 800b434:	371c      	adds	r7, #28
 800b436:	46bd      	mov	sp, r7
 800b438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43c:	4770      	bx	lr

0800b43e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b43e:	b480      	push	{r7}
 800b440:	b087      	sub	sp, #28
 800b442:	af00      	add	r7, sp, #0
 800b444:	60f8      	str	r0, [r7, #12]
 800b446:	60b9      	str	r1, [r7, #8]
 800b448:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	6a1b      	ldr	r3, [r3, #32]
 800b44e:	f023 0210 	bic.w	r2, r3, #16
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	699b      	ldr	r3, [r3, #24]
 800b45a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	6a1b      	ldr	r3, [r3, #32]
 800b460:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b468:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	031b      	lsls	r3, r3, #12
 800b46e:	697a      	ldr	r2, [r7, #20]
 800b470:	4313      	orrs	r3, r2
 800b472:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b47a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	011b      	lsls	r3, r3, #4
 800b480:	693a      	ldr	r2, [r7, #16]
 800b482:	4313      	orrs	r3, r2
 800b484:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	697a      	ldr	r2, [r7, #20]
 800b48a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	693a      	ldr	r2, [r7, #16]
 800b490:	621a      	str	r2, [r3, #32]
}
 800b492:	bf00      	nop
 800b494:	371c      	adds	r7, #28
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b49e:	b480      	push	{r7}
 800b4a0:	b085      	sub	sp, #20
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
 800b4a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	4313      	orrs	r3, r2
 800b4bc:	f043 0307 	orr.w	r3, r3, #7
 800b4c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	68fa      	ldr	r2, [r7, #12]
 800b4c6:	609a      	str	r2, [r3, #8]
}
 800b4c8:	bf00      	nop
 800b4ca:	3714      	adds	r7, #20
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d2:	4770      	bx	lr

0800b4d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b087      	sub	sp, #28
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	607a      	str	r2, [r7, #4]
 800b4e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b4ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	021a      	lsls	r2, r3, #8
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	431a      	orrs	r2, r3
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	697a      	ldr	r2, [r7, #20]
 800b4fe:	4313      	orrs	r3, r2
 800b500:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	697a      	ldr	r2, [r7, #20]
 800b506:	609a      	str	r2, [r3, #8]
}
 800b508:	bf00      	nop
 800b50a:	371c      	adds	r7, #28
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b514:	b480      	push	{r7}
 800b516:	b085      	sub	sp, #20
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b524:	2b01      	cmp	r3, #1
 800b526:	d101      	bne.n	800b52c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b528:	2302      	movs	r3, #2
 800b52a:	e050      	b.n	800b5ce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2201      	movs	r2, #1
 800b530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2202      	movs	r2, #2
 800b538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b552:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	68fa      	ldr	r2, [r7, #12]
 800b55a:	4313      	orrs	r3, r2
 800b55c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68fa      	ldr	r2, [r7, #12]
 800b564:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a1c      	ldr	r2, [pc, #112]	; (800b5dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d018      	beq.n	800b5a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b578:	d013      	beq.n	800b5a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	4a18      	ldr	r2, [pc, #96]	; (800b5e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d00e      	beq.n	800b5a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	4a16      	ldr	r2, [pc, #88]	; (800b5e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d009      	beq.n	800b5a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	4a15      	ldr	r2, [pc, #84]	; (800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b594:	4293      	cmp	r3, r2
 800b596:	d004      	beq.n	800b5a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a13      	ldr	r2, [pc, #76]	; (800b5ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d10c      	bne.n	800b5bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b5a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	685b      	ldr	r3, [r3, #4]
 800b5ae:	68ba      	ldr	r2, [r7, #8]
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3714      	adds	r7, #20
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr
 800b5da:	bf00      	nop
 800b5dc:	40010000 	.word	0x40010000
 800b5e0:	40000400 	.word	0x40000400
 800b5e4:	40000800 	.word	0x40000800
 800b5e8:	40000c00 	.word	0x40000c00
 800b5ec:	40014000 	.word	0x40014000

0800b5f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b083      	sub	sp, #12
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b5f8:	bf00      	nop
 800b5fa:	370c      	adds	r7, #12
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr

0800b604 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b604:	b480      	push	{r7}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b60c:	bf00      	nop
 800b60e:	370c      	adds	r7, #12
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b082      	sub	sp, #8
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d101      	bne.n	800b62a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b626:	2301      	movs	r3, #1
 800b628:	e03f      	b.n	800b6aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b630:	b2db      	uxtb	r3, r3
 800b632:	2b00      	cmp	r3, #0
 800b634:	d106      	bne.n	800b644 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2200      	movs	r2, #0
 800b63a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f7f9 fee2 	bl	8005408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2224      	movs	r2, #36	; 0x24
 800b648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	68da      	ldr	r2, [r3, #12]
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b65a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f000 fe3b 	bl	800c2d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	691a      	ldr	r2, [r3, #16]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	695a      	ldr	r2, [r3, #20]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b680:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	68da      	ldr	r2, [r3, #12]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b690:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2200      	movs	r2, #0
 800b696:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2220      	movs	r2, #32
 800b69c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2220      	movs	r2, #32
 800b6a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b6a8:	2300      	movs	r3, #0
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3708      	adds	r7, #8
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b084      	sub	sp, #16
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	60f8      	str	r0, [r7, #12]
 800b6ba:	60b9      	str	r1, [r7, #8]
 800b6bc:	4613      	mov	r3, r2
 800b6be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	2b20      	cmp	r3, #32
 800b6ca:	d11d      	bne.n	800b708 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d002      	beq.n	800b6d8 <HAL_UART_Receive_IT+0x26>
 800b6d2:	88fb      	ldrh	r3, [r7, #6]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d101      	bne.n	800b6dc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b6d8:	2301      	movs	r3, #1
 800b6da:	e016      	b.n	800b70a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d101      	bne.n	800b6ea <HAL_UART_Receive_IT+0x38>
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	e00f      	b.n	800b70a <HAL_UART_Receive_IT+0x58>
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b6f8:	88fb      	ldrh	r3, [r7, #6]
 800b6fa:	461a      	mov	r2, r3
 800b6fc:	68b9      	ldr	r1, [r7, #8]
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f000 fbed 	bl	800bede <UART_Start_Receive_IT>
 800b704:	4603      	mov	r3, r0
 800b706:	e000      	b.n	800b70a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b708:	2302      	movs	r3, #2
  }
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3710      	adds	r7, #16
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}
	...

0800b714 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b08c      	sub	sp, #48	; 0x30
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	4613      	mov	r3, r2
 800b720:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	2b20      	cmp	r3, #32
 800b72c:	d165      	bne.n	800b7fa <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d002      	beq.n	800b73a <HAL_UART_Transmit_DMA+0x26>
 800b734:	88fb      	ldrh	r3, [r7, #6]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d101      	bne.n	800b73e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800b73a:	2301      	movs	r3, #1
 800b73c:	e05e      	b.n	800b7fc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b744:	2b01      	cmp	r3, #1
 800b746:	d101      	bne.n	800b74c <HAL_UART_Transmit_DMA+0x38>
 800b748:	2302      	movs	r3, #2
 800b74a:	e057      	b.n	800b7fc <HAL_UART_Transmit_DMA+0xe8>
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	2201      	movs	r2, #1
 800b750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	88fa      	ldrh	r2, [r7, #6]
 800b75e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	88fa      	ldrh	r2, [r7, #6]
 800b764:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	2200      	movs	r2, #0
 800b76a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	2221      	movs	r2, #33	; 0x21
 800b770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b778:	4a22      	ldr	r2, [pc, #136]	; (800b804 <HAL_UART_Transmit_DMA+0xf0>)
 800b77a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b780:	4a21      	ldr	r2, [pc, #132]	; (800b808 <HAL_UART_Transmit_DMA+0xf4>)
 800b782:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b788:	4a20      	ldr	r2, [pc, #128]	; (800b80c <HAL_UART_Transmit_DMA+0xf8>)
 800b78a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b790:	2200      	movs	r2, #0
 800b792:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800b794:	f107 0308 	add.w	r3, r7, #8
 800b798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7a0:	6819      	ldr	r1, [r3, #0]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	3304      	adds	r3, #4
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	88fb      	ldrh	r3, [r7, #6]
 800b7ac:	f7fb f866 	bl	800687c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b7b8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	3314      	adds	r3, #20
 800b7c8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	e853 3f00 	ldrex	r3, [r3]
 800b7d0:	617b      	str	r3, [r7, #20]
   return(result);
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	3314      	adds	r3, #20
 800b7e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7e2:	627a      	str	r2, [r7, #36]	; 0x24
 800b7e4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e6:	6a39      	ldr	r1, [r7, #32]
 800b7e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7ea:	e841 2300 	strex	r3, r2, [r1]
 800b7ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7f0:	69fb      	ldr	r3, [r7, #28]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d1e5      	bne.n	800b7c2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	e000      	b.n	800b7fc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800b7fa:	2302      	movs	r3, #2
  }
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3730      	adds	r7, #48	; 0x30
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}
 800b804:	0800bd95 	.word	0x0800bd95
 800b808:	0800be2f 	.word	0x0800be2f
 800b80c:	0800be4b 	.word	0x0800be4b

0800b810 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b0ba      	sub	sp, #232	; 0xe8
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	695b      	ldr	r3, [r3, #20]
 800b832:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b836:	2300      	movs	r3, #0
 800b838:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b83c:	2300      	movs	r3, #0
 800b83e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b846:	f003 030f 	and.w	r3, r3, #15
 800b84a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b84e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b852:	2b00      	cmp	r3, #0
 800b854:	d10f      	bne.n	800b876 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b85a:	f003 0320 	and.w	r3, r3, #32
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d009      	beq.n	800b876 <HAL_UART_IRQHandler+0x66>
 800b862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b866:	f003 0320 	and.w	r3, r3, #32
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d003      	beq.n	800b876 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 fc76 	bl	800c160 <UART_Receive_IT>
      return;
 800b874:	e256      	b.n	800bd24 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b876:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	f000 80de 	beq.w	800ba3c <HAL_UART_IRQHandler+0x22c>
 800b880:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b884:	f003 0301 	and.w	r3, r3, #1
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d106      	bne.n	800b89a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b88c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b890:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b894:	2b00      	cmp	r3, #0
 800b896:	f000 80d1 	beq.w	800ba3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b89a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b89e:	f003 0301 	and.w	r3, r3, #1
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d00b      	beq.n	800b8be <HAL_UART_IRQHandler+0xae>
 800b8a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b8aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d005      	beq.n	800b8be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8b6:	f043 0201 	orr.w	r2, r3, #1
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b8be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8c2:	f003 0304 	and.w	r3, r3, #4
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00b      	beq.n	800b8e2 <HAL_UART_IRQHandler+0xd2>
 800b8ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b8ce:	f003 0301 	and.w	r3, r3, #1
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d005      	beq.n	800b8e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8da:	f043 0202 	orr.w	r2, r3, #2
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b8e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8e6:	f003 0302 	and.w	r3, r3, #2
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00b      	beq.n	800b906 <HAL_UART_IRQHandler+0xf6>
 800b8ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b8f2:	f003 0301 	and.w	r3, r3, #1
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d005      	beq.n	800b906 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8fe:	f043 0204 	orr.w	r2, r3, #4
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b90a:	f003 0308 	and.w	r3, r3, #8
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d011      	beq.n	800b936 <HAL_UART_IRQHandler+0x126>
 800b912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b916:	f003 0320 	and.w	r3, r3, #32
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d105      	bne.n	800b92a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b91e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b922:	f003 0301 	and.w	r3, r3, #1
 800b926:	2b00      	cmp	r3, #0
 800b928:	d005      	beq.n	800b936 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b92e:	f043 0208 	orr.w	r2, r3, #8
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	f000 81ed 	beq.w	800bd1a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b944:	f003 0320 	and.w	r3, r3, #32
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d008      	beq.n	800b95e <HAL_UART_IRQHandler+0x14e>
 800b94c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b950:	f003 0320 	and.w	r3, r3, #32
 800b954:	2b00      	cmp	r3, #0
 800b956:	d002      	beq.n	800b95e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 fc01 	bl	800c160 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	695b      	ldr	r3, [r3, #20]
 800b964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b968:	2b40      	cmp	r3, #64	; 0x40
 800b96a:	bf0c      	ite	eq
 800b96c:	2301      	moveq	r3, #1
 800b96e:	2300      	movne	r3, #0
 800b970:	b2db      	uxtb	r3, r3
 800b972:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b97a:	f003 0308 	and.w	r3, r3, #8
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d103      	bne.n	800b98a <HAL_UART_IRQHandler+0x17a>
 800b982:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b986:	2b00      	cmp	r3, #0
 800b988:	d04f      	beq.n	800ba2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f000 fb09 	bl	800bfa2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	695b      	ldr	r3, [r3, #20]
 800b996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b99a:	2b40      	cmp	r3, #64	; 0x40
 800b99c:	d141      	bne.n	800ba22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	3314      	adds	r3, #20
 800b9a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b9ac:	e853 3f00 	ldrex	r3, [r3]
 800b9b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b9b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b9b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b9bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	3314      	adds	r3, #20
 800b9c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b9ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b9ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b9d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b9da:	e841 2300 	strex	r3, r2, [r1]
 800b9de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b9e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d1d9      	bne.n	800b99e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d013      	beq.n	800ba1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9f6:	4a7d      	ldr	r2, [pc, #500]	; (800bbec <HAL_UART_IRQHandler+0x3dc>)
 800b9f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7fb f804 	bl	8006a0c <HAL_DMA_Abort_IT>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d016      	beq.n	800ba38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ba14:	4610      	mov	r0, r2
 800ba16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba18:	e00e      	b.n	800ba38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f7f8 fe6c 	bl	80046f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba20:	e00a      	b.n	800ba38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f7f8 fe68 	bl	80046f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba28:	e006      	b.n	800ba38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f7f8 fe64 	bl	80046f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800ba36:	e170      	b.n	800bd1a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba38:	bf00      	nop
    return;
 800ba3a:	e16e      	b.n	800bd1a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	f040 814a 	bne.w	800bcda <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ba46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba4a:	f003 0310 	and.w	r3, r3, #16
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f000 8143 	beq.w	800bcda <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ba54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba58:	f003 0310 	and.w	r3, r3, #16
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	f000 813c 	beq.w	800bcda <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ba62:	2300      	movs	r3, #0
 800ba64:	60bb      	str	r3, [r7, #8]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	60bb      	str	r3, [r7, #8]
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	60bb      	str	r3, [r7, #8]
 800ba76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	695b      	ldr	r3, [r3, #20]
 800ba7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba82:	2b40      	cmp	r3, #64	; 0x40
 800ba84:	f040 80b4 	bne.w	800bbf0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ba94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f000 8140 	beq.w	800bd1e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800baa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800baa6:	429a      	cmp	r2, r3
 800baa8:	f080 8139 	bcs.w	800bd1e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bab2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bab8:	69db      	ldr	r3, [r3, #28]
 800baba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800babe:	f000 8088 	beq.w	800bbd2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	330c      	adds	r3, #12
 800bac8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bacc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bad0:	e853 3f00 	ldrex	r3, [r3]
 800bad4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bad8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800badc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bae0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	330c      	adds	r3, #12
 800baea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800baee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800baf2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bafa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bafe:	e841 2300 	strex	r3, r2, [r1]
 800bb02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bb06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d1d9      	bne.n	800bac2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	3314      	adds	r3, #20
 800bb14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb18:	e853 3f00 	ldrex	r3, [r3]
 800bb1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bb1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bb20:	f023 0301 	bic.w	r3, r3, #1
 800bb24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	3314      	adds	r3, #20
 800bb2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bb32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bb36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bb3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bb3e:	e841 2300 	strex	r3, r2, [r1]
 800bb42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bb44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d1e1      	bne.n	800bb0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	3314      	adds	r3, #20
 800bb50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bb54:	e853 3f00 	ldrex	r3, [r3]
 800bb58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bb5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	3314      	adds	r3, #20
 800bb6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bb6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bb70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bb74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bb76:	e841 2300 	strex	r3, r2, [r1]
 800bb7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bb7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d1e3      	bne.n	800bb4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2220      	movs	r2, #32
 800bb86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	330c      	adds	r3, #12
 800bb96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb9a:	e853 3f00 	ldrex	r3, [r3]
 800bb9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bba0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bba2:	f023 0310 	bic.w	r3, r3, #16
 800bba6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	330c      	adds	r3, #12
 800bbb0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bbb4:	65ba      	str	r2, [r7, #88]	; 0x58
 800bbb6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bbba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bbbc:	e841 2300 	strex	r3, r2, [r1]
 800bbc0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bbc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d1e3      	bne.n	800bb90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f7fa fead 	bl	800692c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	1ad3      	subs	r3, r2, r3
 800bbde:	b29b      	uxth	r3, r3
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 f8ac 	bl	800bd40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bbe8:	e099      	b.n	800bd1e <HAL_UART_IRQHandler+0x50e>
 800bbea:	bf00      	nop
 800bbec:	0800c069 	.word	0x0800c069
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	1ad3      	subs	r3, r2, r3
 800bbfc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bc04:	b29b      	uxth	r3, r3
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	f000 808b 	beq.w	800bd22 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800bc0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	f000 8086 	beq.w	800bd22 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	330c      	adds	r3, #12
 800bc1c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc20:	e853 3f00 	ldrex	r3, [r3]
 800bc24:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bc26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bc2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	330c      	adds	r3, #12
 800bc36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800bc3a:	647a      	str	r2, [r7, #68]	; 0x44
 800bc3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bc40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bc42:	e841 2300 	strex	r3, r2, [r1]
 800bc46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bc48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d1e3      	bne.n	800bc16 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	3314      	adds	r3, #20
 800bc54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc58:	e853 3f00 	ldrex	r3, [r3]
 800bc5c:	623b      	str	r3, [r7, #32]
   return(result);
 800bc5e:	6a3b      	ldr	r3, [r7, #32]
 800bc60:	f023 0301 	bic.w	r3, r3, #1
 800bc64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	3314      	adds	r3, #20
 800bc6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bc72:	633a      	str	r2, [r7, #48]	; 0x30
 800bc74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bc78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc7a:	e841 2300 	strex	r3, r2, [r1]
 800bc7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bc80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d1e3      	bne.n	800bc4e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2220      	movs	r2, #32
 800bc8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2200      	movs	r2, #0
 800bc92:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	330c      	adds	r3, #12
 800bc9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	e853 3f00 	ldrex	r3, [r3]
 800bca2:	60fb      	str	r3, [r7, #12]
   return(result);
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f023 0310 	bic.w	r3, r3, #16
 800bcaa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	330c      	adds	r3, #12
 800bcb4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800bcb8:	61fa      	str	r2, [r7, #28]
 800bcba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcbc:	69b9      	ldr	r1, [r7, #24]
 800bcbe:	69fa      	ldr	r2, [r7, #28]
 800bcc0:	e841 2300 	strex	r3, r2, [r1]
 800bcc4:	617b      	str	r3, [r7, #20]
   return(result);
 800bcc6:	697b      	ldr	r3, [r7, #20]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d1e3      	bne.n	800bc94 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bccc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f000 f834 	bl	800bd40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bcd8:	e023      	b.n	800bd22 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bcda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d009      	beq.n	800bcfa <HAL_UART_IRQHandler+0x4ea>
 800bce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bcea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d003      	beq.n	800bcfa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800bcf2:	6878      	ldr	r0, [r7, #4]
 800bcf4:	f000 f9cc 	bl	800c090 <UART_Transmit_IT>
    return;
 800bcf8:	e014      	b.n	800bd24 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bcfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d00e      	beq.n	800bd24 <HAL_UART_IRQHandler+0x514>
 800bd06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bd0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d008      	beq.n	800bd24 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800bd12:	6878      	ldr	r0, [r7, #4]
 800bd14:	f000 fa0c 	bl	800c130 <UART_EndTransmit_IT>
    return;
 800bd18:	e004      	b.n	800bd24 <HAL_UART_IRQHandler+0x514>
    return;
 800bd1a:	bf00      	nop
 800bd1c:	e002      	b.n	800bd24 <HAL_UART_IRQHandler+0x514>
      return;
 800bd1e:	bf00      	nop
 800bd20:	e000      	b.n	800bd24 <HAL_UART_IRQHandler+0x514>
      return;
 800bd22:	bf00      	nop
  }
}
 800bd24:	37e8      	adds	r7, #232	; 0xe8
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop

0800bd2c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
 800bd48:	460b      	mov	r3, r1
 800bd4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bd4c:	bf00      	nop
 800bd4e:	370c      	adds	r7, #12
 800bd50:	46bd      	mov	sp, r7
 800bd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd56:	4770      	bx	lr

0800bd58 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b085      	sub	sp, #20
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800bd60:	2300      	movs	r3, #0
 800bd62:	60fb      	str	r3, [r7, #12]
 800bd64:	2300      	movs	r3, #0
 800bd66:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd6e:	b2db      	uxtb	r3, r3
 800bd70:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	b2da      	uxtb	r2, r3
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	4313      	orrs	r3, r2
 800bd86:	b2db      	uxtb	r3, r3
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3714      	adds	r7, #20
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr

0800bd94 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b090      	sub	sp, #64	; 0x40
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bda0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d137      	bne.n	800be20 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800bdb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bdb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	3314      	adds	r3, #20
 800bdbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdc0:	e853 3f00 	ldrex	r3, [r3]
 800bdc4:	623b      	str	r3, [r7, #32]
   return(result);
 800bdc6:	6a3b      	ldr	r3, [r7, #32]
 800bdc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdcc:	63bb      	str	r3, [r7, #56]	; 0x38
 800bdce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	3314      	adds	r3, #20
 800bdd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bdd6:	633a      	str	r2, [r7, #48]	; 0x30
 800bdd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdde:	e841 2300 	strex	r3, r2, [r1]
 800bde2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1e5      	bne.n	800bdb6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bdea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	330c      	adds	r3, #12
 800bdf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	e853 3f00 	ldrex	r3, [r3]
 800bdf8:	60fb      	str	r3, [r7, #12]
   return(result);
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be00:	637b      	str	r3, [r7, #52]	; 0x34
 800be02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	330c      	adds	r3, #12
 800be08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be0a:	61fa      	str	r2, [r7, #28]
 800be0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be0e:	69b9      	ldr	r1, [r7, #24]
 800be10:	69fa      	ldr	r2, [r7, #28]
 800be12:	e841 2300 	strex	r3, r2, [r1]
 800be16:	617b      	str	r3, [r7, #20]
   return(result);
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d1e5      	bne.n	800bdea <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800be1e:	e002      	b.n	800be26 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800be20:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800be22:	f7f8 fc91 	bl	8004748 <HAL_UART_TxCpltCallback>
}
 800be26:	bf00      	nop
 800be28:	3740      	adds	r7, #64	; 0x40
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd80      	pop	{r7, pc}

0800be2e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800be2e:	b580      	push	{r7, lr}
 800be30:	b084      	sub	sp, #16
 800be32:	af00      	add	r7, sp, #0
 800be34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be3a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800be3c:	68f8      	ldr	r0, [r7, #12]
 800be3e:	f7ff ff75 	bl	800bd2c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be42:	bf00      	nop
 800be44:	3710      	adds	r7, #16
 800be46:	46bd      	mov	sp, r7
 800be48:	bd80      	pop	{r7, pc}

0800be4a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800be4a:	b580      	push	{r7, lr}
 800be4c:	b084      	sub	sp, #16
 800be4e:	af00      	add	r7, sp, #0
 800be50:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800be52:	2300      	movs	r3, #0
 800be54:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be5a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	695b      	ldr	r3, [r3, #20]
 800be62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be66:	2b80      	cmp	r3, #128	; 0x80
 800be68:	bf0c      	ite	eq
 800be6a:	2301      	moveq	r3, #1
 800be6c:	2300      	movne	r3, #0
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be78:	b2db      	uxtb	r3, r3
 800be7a:	2b21      	cmp	r3, #33	; 0x21
 800be7c:	d108      	bne.n	800be90 <UART_DMAError+0x46>
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d005      	beq.n	800be90 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800be84:	68bb      	ldr	r3, [r7, #8]
 800be86:	2200      	movs	r2, #0
 800be88:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800be8a:	68b8      	ldr	r0, [r7, #8]
 800be8c:	f000 f861 	bl	800bf52 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	695b      	ldr	r3, [r3, #20]
 800be96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be9a:	2b40      	cmp	r3, #64	; 0x40
 800be9c:	bf0c      	ite	eq
 800be9e:	2301      	moveq	r3, #1
 800bea0:	2300      	movne	r3, #0
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b22      	cmp	r3, #34	; 0x22
 800beb0:	d108      	bne.n	800bec4 <UART_DMAError+0x7a>
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d005      	beq.n	800bec4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	2200      	movs	r2, #0
 800bebc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800bebe:	68b8      	ldr	r0, [r7, #8]
 800bec0:	f000 f86f 	bl	800bfa2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bec8:	f043 0210 	orr.w	r2, r3, #16
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bed0:	68b8      	ldr	r0, [r7, #8]
 800bed2:	f7f8 fc11 	bl	80046f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bed6:	bf00      	nop
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bede:	b480      	push	{r7}
 800bee0:	b085      	sub	sp, #20
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	60f8      	str	r0, [r7, #12]
 800bee6:	60b9      	str	r1, [r7, #8]
 800bee8:	4613      	mov	r3, r2
 800beea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	68ba      	ldr	r2, [r7, #8]
 800bef0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	88fa      	ldrh	r2, [r7, #6]
 800bef6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	88fa      	ldrh	r2, [r7, #6]
 800befc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	2200      	movs	r2, #0
 800bf02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2222      	movs	r2, #34	; 0x22
 800bf08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	68da      	ldr	r2, [r3, #12]
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bf22:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	695a      	ldr	r2, [r3, #20]
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f042 0201 	orr.w	r2, r2, #1
 800bf32:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	68da      	ldr	r2, [r3, #12]
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f042 0220 	orr.w	r2, r2, #32
 800bf42:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bf44:	2300      	movs	r3, #0
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3714      	adds	r7, #20
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf50:	4770      	bx	lr

0800bf52 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bf52:	b480      	push	{r7}
 800bf54:	b089      	sub	sp, #36	; 0x24
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	330c      	adds	r3, #12
 800bf60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	e853 3f00 	ldrex	r3, [r3]
 800bf68:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bf70:	61fb      	str	r3, [r7, #28]
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	330c      	adds	r3, #12
 800bf78:	69fa      	ldr	r2, [r7, #28]
 800bf7a:	61ba      	str	r2, [r7, #24]
 800bf7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf7e:	6979      	ldr	r1, [r7, #20]
 800bf80:	69ba      	ldr	r2, [r7, #24]
 800bf82:	e841 2300 	strex	r3, r2, [r1]
 800bf86:	613b      	str	r3, [r7, #16]
   return(result);
 800bf88:	693b      	ldr	r3, [r7, #16]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d1e5      	bne.n	800bf5a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2220      	movs	r2, #32
 800bf92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800bf96:	bf00      	nop
 800bf98:	3724      	adds	r7, #36	; 0x24
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr

0800bfa2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bfa2:	b480      	push	{r7}
 800bfa4:	b095      	sub	sp, #84	; 0x54
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	330c      	adds	r3, #12
 800bfb0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfb4:	e853 3f00 	ldrex	r3, [r3]
 800bfb8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bfba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfbc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bfc0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	330c      	adds	r3, #12
 800bfc8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bfca:	643a      	str	r2, [r7, #64]	; 0x40
 800bfcc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bfd0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bfd2:	e841 2300 	strex	r3, r2, [r1]
 800bfd6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bfd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d1e5      	bne.n	800bfaa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	3314      	adds	r3, #20
 800bfe4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe6:	6a3b      	ldr	r3, [r7, #32]
 800bfe8:	e853 3f00 	ldrex	r3, [r3]
 800bfec:	61fb      	str	r3, [r7, #28]
   return(result);
 800bfee:	69fb      	ldr	r3, [r7, #28]
 800bff0:	f023 0301 	bic.w	r3, r3, #1
 800bff4:	64bb      	str	r3, [r7, #72]	; 0x48
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	3314      	adds	r3, #20
 800bffc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bffe:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c000:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c002:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c004:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c006:	e841 2300 	strex	r3, r2, [r1]
 800c00a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1e5      	bne.n	800bfde <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c016:	2b01      	cmp	r3, #1
 800c018:	d119      	bne.n	800c04e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	330c      	adds	r3, #12
 800c020:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	e853 3f00 	ldrex	r3, [r3]
 800c028:	60bb      	str	r3, [r7, #8]
   return(result);
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	f023 0310 	bic.w	r3, r3, #16
 800c030:	647b      	str	r3, [r7, #68]	; 0x44
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	330c      	adds	r3, #12
 800c038:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c03a:	61ba      	str	r2, [r7, #24]
 800c03c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03e:	6979      	ldr	r1, [r7, #20]
 800c040:	69ba      	ldr	r2, [r7, #24]
 800c042:	e841 2300 	strex	r3, r2, [r1]
 800c046:	613b      	str	r3, [r7, #16]
   return(result);
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e5      	bne.n	800c01a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2220      	movs	r2, #32
 800c052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c05c:	bf00      	nop
 800c05e:	3754      	adds	r7, #84	; 0x54
 800c060:	46bd      	mov	sp, r7
 800c062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c066:	4770      	bx	lr

0800c068 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b084      	sub	sp, #16
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c074:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2200      	movs	r2, #0
 800c07a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	2200      	movs	r2, #0
 800c080:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c082:	68f8      	ldr	r0, [r7, #12]
 800c084:	f7f8 fb38 	bl	80046f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c088:	bf00      	nop
 800c08a:	3710      	adds	r7, #16
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c090:	b480      	push	{r7}
 800c092:	b085      	sub	sp, #20
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	2b21      	cmp	r3, #33	; 0x21
 800c0a2:	d13e      	bne.n	800c122 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	689b      	ldr	r3, [r3, #8]
 800c0a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c0ac:	d114      	bne.n	800c0d8 <UART_Transmit_IT+0x48>
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	691b      	ldr	r3, [r3, #16]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d110      	bne.n	800c0d8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6a1b      	ldr	r3, [r3, #32]
 800c0ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	881b      	ldrh	r3, [r3, #0]
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c0ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6a1b      	ldr	r3, [r3, #32]
 800c0d0:	1c9a      	adds	r2, r3, #2
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	621a      	str	r2, [r3, #32]
 800c0d6:	e008      	b.n	800c0ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6a1b      	ldr	r3, [r3, #32]
 800c0dc:	1c59      	adds	r1, r3, #1
 800c0de:	687a      	ldr	r2, [r7, #4]
 800c0e0:	6211      	str	r1, [r2, #32]
 800c0e2:	781a      	ldrb	r2, [r3, #0]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	3b01      	subs	r3, #1
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d10f      	bne.n	800c11e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	68da      	ldr	r2, [r3, #12]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c10c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	68da      	ldr	r2, [r3, #12]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c11c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c11e:	2300      	movs	r3, #0
 800c120:	e000      	b.n	800c124 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c122:	2302      	movs	r3, #2
  }
}
 800c124:	4618      	mov	r0, r3
 800c126:	3714      	adds	r7, #20
 800c128:	46bd      	mov	sp, r7
 800c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12e:	4770      	bx	lr

0800c130 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	68da      	ldr	r2, [r3, #12]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c146:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2220      	movs	r2, #32
 800c14c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f7f8 faf9 	bl	8004748 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c156:	2300      	movs	r3, #0
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3708      	adds	r7, #8
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b08c      	sub	sp, #48	; 0x30
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	2b22      	cmp	r3, #34	; 0x22
 800c172:	f040 80ab 	bne.w	800c2cc <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	689b      	ldr	r3, [r3, #8]
 800c17a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c17e:	d117      	bne.n	800c1b0 <UART_Receive_IT+0x50>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	691b      	ldr	r3, [r3, #16]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d113      	bne.n	800c1b0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c188:	2300      	movs	r3, #0
 800c18a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c190:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	685b      	ldr	r3, [r3, #4]
 800c198:	b29b      	uxth	r3, r3
 800c19a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c19e:	b29a      	uxth	r2, r3
 800c1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1a8:	1c9a      	adds	r2, r3, #2
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	629a      	str	r2, [r3, #40]	; 0x28
 800c1ae:	e026      	b.n	800c1fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	689b      	ldr	r3, [r3, #8]
 800c1be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1c2:	d007      	beq.n	800c1d4 <UART_Receive_IT+0x74>
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d10a      	bne.n	800c1e2 <UART_Receive_IT+0x82>
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	691b      	ldr	r3, [r3, #16]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d106      	bne.n	800c1e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	685b      	ldr	r3, [r3, #4]
 800c1da:	b2da      	uxtb	r2, r3
 800c1dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1de:	701a      	strb	r2, [r3, #0]
 800c1e0:	e008      	b.n	800c1f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	b2db      	uxtb	r3, r3
 800c1ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c1ee:	b2da      	uxtb	r2, r3
 800c1f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1f8:	1c5a      	adds	r2, r3, #1
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c202:	b29b      	uxth	r3, r3
 800c204:	3b01      	subs	r3, #1
 800c206:	b29b      	uxth	r3, r3
 800c208:	687a      	ldr	r2, [r7, #4]
 800c20a:	4619      	mov	r1, r3
 800c20c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d15a      	bne.n	800c2c8 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	68da      	ldr	r2, [r3, #12]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	f022 0220 	bic.w	r2, r2, #32
 800c220:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	68da      	ldr	r2, [r3, #12]
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c230:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	695a      	ldr	r2, [r3, #20]
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f022 0201 	bic.w	r2, r2, #1
 800c240:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	2220      	movs	r2, #32
 800c246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c24e:	2b01      	cmp	r3, #1
 800c250:	d135      	bne.n	800c2be <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2200      	movs	r2, #0
 800c256:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	330c      	adds	r3, #12
 800c25e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c260:	697b      	ldr	r3, [r7, #20]
 800c262:	e853 3f00 	ldrex	r3, [r3]
 800c266:	613b      	str	r3, [r7, #16]
   return(result);
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	f023 0310 	bic.w	r3, r3, #16
 800c26e:	627b      	str	r3, [r7, #36]	; 0x24
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	330c      	adds	r3, #12
 800c276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c278:	623a      	str	r2, [r7, #32]
 800c27a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c27c:	69f9      	ldr	r1, [r7, #28]
 800c27e:	6a3a      	ldr	r2, [r7, #32]
 800c280:	e841 2300 	strex	r3, r2, [r1]
 800c284:	61bb      	str	r3, [r7, #24]
   return(result);
 800c286:	69bb      	ldr	r3, [r7, #24]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d1e5      	bne.n	800c258 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	f003 0310 	and.w	r3, r3, #16
 800c296:	2b10      	cmp	r3, #16
 800c298:	d10a      	bne.n	800c2b0 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c29a:	2300      	movs	r3, #0
 800c29c:	60fb      	str	r3, [r7, #12]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	60fb      	str	r3, [r7, #12]
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	685b      	ldr	r3, [r3, #4]
 800c2ac:	60fb      	str	r3, [r7, #12]
 800c2ae:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	6878      	ldr	r0, [r7, #4]
 800c2b8:	f7ff fd42 	bl	800bd40 <HAL_UARTEx_RxEventCallback>
 800c2bc:	e002      	b.n	800c2c4 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f7f8 f9e8 	bl	8004694 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	e002      	b.n	800c2ce <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	e000      	b.n	800c2ce <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c2cc:	2302      	movs	r3, #2
  }
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3730      	adds	r7, #48	; 0x30
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
	...

0800c2d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2dc:	b09f      	sub	sp, #124	; 0x7c
 800c2de:	af00      	add	r7, sp, #0
 800c2e0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c2e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	691b      	ldr	r3, [r3, #16]
 800c2e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c2ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2ee:	68d9      	ldr	r1, [r3, #12]
 800c2f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2f2:	681a      	ldr	r2, [r3, #0]
 800c2f4:	ea40 0301 	orr.w	r3, r0, r1
 800c2f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c2fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2fc:	689a      	ldr	r2, [r3, #8]
 800c2fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c300:	691b      	ldr	r3, [r3, #16]
 800c302:	431a      	orrs	r2, r3
 800c304:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c306:	695b      	ldr	r3, [r3, #20]
 800c308:	431a      	orrs	r2, r3
 800c30a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c30c:	69db      	ldr	r3, [r3, #28]
 800c30e:	4313      	orrs	r3, r2
 800c310:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800c312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	68db      	ldr	r3, [r3, #12]
 800c318:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c31c:	f021 010c 	bic.w	r1, r1, #12
 800c320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c322:	681a      	ldr	r2, [r3, #0]
 800c324:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c326:	430b      	orrs	r3, r1
 800c328:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c32a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	695b      	ldr	r3, [r3, #20]
 800c330:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c336:	6999      	ldr	r1, [r3, #24]
 800c338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	ea40 0301 	orr.w	r3, r0, r1
 800c340:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c342:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c344:	681a      	ldr	r2, [r3, #0]
 800c346:	4bc5      	ldr	r3, [pc, #788]	; (800c65c <UART_SetConfig+0x384>)
 800c348:	429a      	cmp	r2, r3
 800c34a:	d004      	beq.n	800c356 <UART_SetConfig+0x7e>
 800c34c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	4bc3      	ldr	r3, [pc, #780]	; (800c660 <UART_SetConfig+0x388>)
 800c352:	429a      	cmp	r2, r3
 800c354:	d103      	bne.n	800c35e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c356:	f7fe f957 	bl	800a608 <HAL_RCC_GetPCLK2Freq>
 800c35a:	6778      	str	r0, [r7, #116]	; 0x74
 800c35c:	e002      	b.n	800c364 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c35e:	f7fe f93f 	bl	800a5e0 <HAL_RCC_GetPCLK1Freq>
 800c362:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c366:	69db      	ldr	r3, [r3, #28]
 800c368:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c36c:	f040 80b6 	bne.w	800c4dc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c370:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c372:	461c      	mov	r4, r3
 800c374:	f04f 0500 	mov.w	r5, #0
 800c378:	4622      	mov	r2, r4
 800c37a:	462b      	mov	r3, r5
 800c37c:	1891      	adds	r1, r2, r2
 800c37e:	6439      	str	r1, [r7, #64]	; 0x40
 800c380:	415b      	adcs	r3, r3
 800c382:	647b      	str	r3, [r7, #68]	; 0x44
 800c384:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c388:	1912      	adds	r2, r2, r4
 800c38a:	eb45 0303 	adc.w	r3, r5, r3
 800c38e:	f04f 0000 	mov.w	r0, #0
 800c392:	f04f 0100 	mov.w	r1, #0
 800c396:	00d9      	lsls	r1, r3, #3
 800c398:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c39c:	00d0      	lsls	r0, r2, #3
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	1911      	adds	r1, r2, r4
 800c3a4:	6639      	str	r1, [r7, #96]	; 0x60
 800c3a6:	416b      	adcs	r3, r5
 800c3a8:	667b      	str	r3, [r7, #100]	; 0x64
 800c3aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3ac:	685b      	ldr	r3, [r3, #4]
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	f04f 0300 	mov.w	r3, #0
 800c3b4:	1891      	adds	r1, r2, r2
 800c3b6:	63b9      	str	r1, [r7, #56]	; 0x38
 800c3b8:	415b      	adcs	r3, r3
 800c3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c3c0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800c3c4:	f7f4 fc48 	bl	8000c58 <__aeabi_uldivmod>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	4ba5      	ldr	r3, [pc, #660]	; (800c664 <UART_SetConfig+0x38c>)
 800c3ce:	fba3 2302 	umull	r2, r3, r3, r2
 800c3d2:	095b      	lsrs	r3, r3, #5
 800c3d4:	011e      	lsls	r6, r3, #4
 800c3d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c3d8:	461c      	mov	r4, r3
 800c3da:	f04f 0500 	mov.w	r5, #0
 800c3de:	4622      	mov	r2, r4
 800c3e0:	462b      	mov	r3, r5
 800c3e2:	1891      	adds	r1, r2, r2
 800c3e4:	6339      	str	r1, [r7, #48]	; 0x30
 800c3e6:	415b      	adcs	r3, r3
 800c3e8:	637b      	str	r3, [r7, #52]	; 0x34
 800c3ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c3ee:	1912      	adds	r2, r2, r4
 800c3f0:	eb45 0303 	adc.w	r3, r5, r3
 800c3f4:	f04f 0000 	mov.w	r0, #0
 800c3f8:	f04f 0100 	mov.w	r1, #0
 800c3fc:	00d9      	lsls	r1, r3, #3
 800c3fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c402:	00d0      	lsls	r0, r2, #3
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	1911      	adds	r1, r2, r4
 800c40a:	65b9      	str	r1, [r7, #88]	; 0x58
 800c40c:	416b      	adcs	r3, r5
 800c40e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c412:	685b      	ldr	r3, [r3, #4]
 800c414:	461a      	mov	r2, r3
 800c416:	f04f 0300 	mov.w	r3, #0
 800c41a:	1891      	adds	r1, r2, r2
 800c41c:	62b9      	str	r1, [r7, #40]	; 0x28
 800c41e:	415b      	adcs	r3, r3
 800c420:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c422:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c426:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800c42a:	f7f4 fc15 	bl	8000c58 <__aeabi_uldivmod>
 800c42e:	4602      	mov	r2, r0
 800c430:	460b      	mov	r3, r1
 800c432:	4b8c      	ldr	r3, [pc, #560]	; (800c664 <UART_SetConfig+0x38c>)
 800c434:	fba3 1302 	umull	r1, r3, r3, r2
 800c438:	095b      	lsrs	r3, r3, #5
 800c43a:	2164      	movs	r1, #100	; 0x64
 800c43c:	fb01 f303 	mul.w	r3, r1, r3
 800c440:	1ad3      	subs	r3, r2, r3
 800c442:	00db      	lsls	r3, r3, #3
 800c444:	3332      	adds	r3, #50	; 0x32
 800c446:	4a87      	ldr	r2, [pc, #540]	; (800c664 <UART_SetConfig+0x38c>)
 800c448:	fba2 2303 	umull	r2, r3, r2, r3
 800c44c:	095b      	lsrs	r3, r3, #5
 800c44e:	005b      	lsls	r3, r3, #1
 800c450:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c454:	441e      	add	r6, r3
 800c456:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c458:	4618      	mov	r0, r3
 800c45a:	f04f 0100 	mov.w	r1, #0
 800c45e:	4602      	mov	r2, r0
 800c460:	460b      	mov	r3, r1
 800c462:	1894      	adds	r4, r2, r2
 800c464:	623c      	str	r4, [r7, #32]
 800c466:	415b      	adcs	r3, r3
 800c468:	627b      	str	r3, [r7, #36]	; 0x24
 800c46a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c46e:	1812      	adds	r2, r2, r0
 800c470:	eb41 0303 	adc.w	r3, r1, r3
 800c474:	f04f 0400 	mov.w	r4, #0
 800c478:	f04f 0500 	mov.w	r5, #0
 800c47c:	00dd      	lsls	r5, r3, #3
 800c47e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c482:	00d4      	lsls	r4, r2, #3
 800c484:	4622      	mov	r2, r4
 800c486:	462b      	mov	r3, r5
 800c488:	1814      	adds	r4, r2, r0
 800c48a:	653c      	str	r4, [r7, #80]	; 0x50
 800c48c:	414b      	adcs	r3, r1
 800c48e:	657b      	str	r3, [r7, #84]	; 0x54
 800c490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	461a      	mov	r2, r3
 800c496:	f04f 0300 	mov.w	r3, #0
 800c49a:	1891      	adds	r1, r2, r2
 800c49c:	61b9      	str	r1, [r7, #24]
 800c49e:	415b      	adcs	r3, r3
 800c4a0:	61fb      	str	r3, [r7, #28]
 800c4a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c4a6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800c4aa:	f7f4 fbd5 	bl	8000c58 <__aeabi_uldivmod>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4b6c      	ldr	r3, [pc, #432]	; (800c664 <UART_SetConfig+0x38c>)
 800c4b4:	fba3 1302 	umull	r1, r3, r3, r2
 800c4b8:	095b      	lsrs	r3, r3, #5
 800c4ba:	2164      	movs	r1, #100	; 0x64
 800c4bc:	fb01 f303 	mul.w	r3, r1, r3
 800c4c0:	1ad3      	subs	r3, r2, r3
 800c4c2:	00db      	lsls	r3, r3, #3
 800c4c4:	3332      	adds	r3, #50	; 0x32
 800c4c6:	4a67      	ldr	r2, [pc, #412]	; (800c664 <UART_SetConfig+0x38c>)
 800c4c8:	fba2 2303 	umull	r2, r3, r2, r3
 800c4cc:	095b      	lsrs	r3, r3, #5
 800c4ce:	f003 0207 	and.w	r2, r3, #7
 800c4d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	4432      	add	r2, r6
 800c4d8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c4da:	e0b9      	b.n	800c650 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c4dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c4de:	461c      	mov	r4, r3
 800c4e0:	f04f 0500 	mov.w	r5, #0
 800c4e4:	4622      	mov	r2, r4
 800c4e6:	462b      	mov	r3, r5
 800c4e8:	1891      	adds	r1, r2, r2
 800c4ea:	6139      	str	r1, [r7, #16]
 800c4ec:	415b      	adcs	r3, r3
 800c4ee:	617b      	str	r3, [r7, #20]
 800c4f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c4f4:	1912      	adds	r2, r2, r4
 800c4f6:	eb45 0303 	adc.w	r3, r5, r3
 800c4fa:	f04f 0000 	mov.w	r0, #0
 800c4fe:	f04f 0100 	mov.w	r1, #0
 800c502:	00d9      	lsls	r1, r3, #3
 800c504:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c508:	00d0      	lsls	r0, r2, #3
 800c50a:	4602      	mov	r2, r0
 800c50c:	460b      	mov	r3, r1
 800c50e:	eb12 0804 	adds.w	r8, r2, r4
 800c512:	eb43 0905 	adc.w	r9, r3, r5
 800c516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c518:	685b      	ldr	r3, [r3, #4]
 800c51a:	4618      	mov	r0, r3
 800c51c:	f04f 0100 	mov.w	r1, #0
 800c520:	f04f 0200 	mov.w	r2, #0
 800c524:	f04f 0300 	mov.w	r3, #0
 800c528:	008b      	lsls	r3, r1, #2
 800c52a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c52e:	0082      	lsls	r2, r0, #2
 800c530:	4640      	mov	r0, r8
 800c532:	4649      	mov	r1, r9
 800c534:	f7f4 fb90 	bl	8000c58 <__aeabi_uldivmod>
 800c538:	4602      	mov	r2, r0
 800c53a:	460b      	mov	r3, r1
 800c53c:	4b49      	ldr	r3, [pc, #292]	; (800c664 <UART_SetConfig+0x38c>)
 800c53e:	fba3 2302 	umull	r2, r3, r3, r2
 800c542:	095b      	lsrs	r3, r3, #5
 800c544:	011e      	lsls	r6, r3, #4
 800c546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c548:	4618      	mov	r0, r3
 800c54a:	f04f 0100 	mov.w	r1, #0
 800c54e:	4602      	mov	r2, r0
 800c550:	460b      	mov	r3, r1
 800c552:	1894      	adds	r4, r2, r2
 800c554:	60bc      	str	r4, [r7, #8]
 800c556:	415b      	adcs	r3, r3
 800c558:	60fb      	str	r3, [r7, #12]
 800c55a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c55e:	1812      	adds	r2, r2, r0
 800c560:	eb41 0303 	adc.w	r3, r1, r3
 800c564:	f04f 0400 	mov.w	r4, #0
 800c568:	f04f 0500 	mov.w	r5, #0
 800c56c:	00dd      	lsls	r5, r3, #3
 800c56e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c572:	00d4      	lsls	r4, r2, #3
 800c574:	4622      	mov	r2, r4
 800c576:	462b      	mov	r3, r5
 800c578:	1814      	adds	r4, r2, r0
 800c57a:	64bc      	str	r4, [r7, #72]	; 0x48
 800c57c:	414b      	adcs	r3, r1
 800c57e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c582:	685b      	ldr	r3, [r3, #4]
 800c584:	4618      	mov	r0, r3
 800c586:	f04f 0100 	mov.w	r1, #0
 800c58a:	f04f 0200 	mov.w	r2, #0
 800c58e:	f04f 0300 	mov.w	r3, #0
 800c592:	008b      	lsls	r3, r1, #2
 800c594:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c598:	0082      	lsls	r2, r0, #2
 800c59a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800c59e:	f7f4 fb5b 	bl	8000c58 <__aeabi_uldivmod>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	4b2f      	ldr	r3, [pc, #188]	; (800c664 <UART_SetConfig+0x38c>)
 800c5a8:	fba3 1302 	umull	r1, r3, r3, r2
 800c5ac:	095b      	lsrs	r3, r3, #5
 800c5ae:	2164      	movs	r1, #100	; 0x64
 800c5b0:	fb01 f303 	mul.w	r3, r1, r3
 800c5b4:	1ad3      	subs	r3, r2, r3
 800c5b6:	011b      	lsls	r3, r3, #4
 800c5b8:	3332      	adds	r3, #50	; 0x32
 800c5ba:	4a2a      	ldr	r2, [pc, #168]	; (800c664 <UART_SetConfig+0x38c>)
 800c5bc:	fba2 2303 	umull	r2, r3, r2, r3
 800c5c0:	095b      	lsrs	r3, r3, #5
 800c5c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c5c6:	441e      	add	r6, r3
 800c5c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	f04f 0100 	mov.w	r1, #0
 800c5d0:	4602      	mov	r2, r0
 800c5d2:	460b      	mov	r3, r1
 800c5d4:	1894      	adds	r4, r2, r2
 800c5d6:	603c      	str	r4, [r7, #0]
 800c5d8:	415b      	adcs	r3, r3
 800c5da:	607b      	str	r3, [r7, #4]
 800c5dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5e0:	1812      	adds	r2, r2, r0
 800c5e2:	eb41 0303 	adc.w	r3, r1, r3
 800c5e6:	f04f 0400 	mov.w	r4, #0
 800c5ea:	f04f 0500 	mov.w	r5, #0
 800c5ee:	00dd      	lsls	r5, r3, #3
 800c5f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c5f4:	00d4      	lsls	r4, r2, #3
 800c5f6:	4622      	mov	r2, r4
 800c5f8:	462b      	mov	r3, r5
 800c5fa:	eb12 0a00 	adds.w	sl, r2, r0
 800c5fe:	eb43 0b01 	adc.w	fp, r3, r1
 800c602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c604:	685b      	ldr	r3, [r3, #4]
 800c606:	4618      	mov	r0, r3
 800c608:	f04f 0100 	mov.w	r1, #0
 800c60c:	f04f 0200 	mov.w	r2, #0
 800c610:	f04f 0300 	mov.w	r3, #0
 800c614:	008b      	lsls	r3, r1, #2
 800c616:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c61a:	0082      	lsls	r2, r0, #2
 800c61c:	4650      	mov	r0, sl
 800c61e:	4659      	mov	r1, fp
 800c620:	f7f4 fb1a 	bl	8000c58 <__aeabi_uldivmod>
 800c624:	4602      	mov	r2, r0
 800c626:	460b      	mov	r3, r1
 800c628:	4b0e      	ldr	r3, [pc, #56]	; (800c664 <UART_SetConfig+0x38c>)
 800c62a:	fba3 1302 	umull	r1, r3, r3, r2
 800c62e:	095b      	lsrs	r3, r3, #5
 800c630:	2164      	movs	r1, #100	; 0x64
 800c632:	fb01 f303 	mul.w	r3, r1, r3
 800c636:	1ad3      	subs	r3, r2, r3
 800c638:	011b      	lsls	r3, r3, #4
 800c63a:	3332      	adds	r3, #50	; 0x32
 800c63c:	4a09      	ldr	r2, [pc, #36]	; (800c664 <UART_SetConfig+0x38c>)
 800c63e:	fba2 2303 	umull	r2, r3, r2, r3
 800c642:	095b      	lsrs	r3, r3, #5
 800c644:	f003 020f 	and.w	r2, r3, #15
 800c648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	4432      	add	r2, r6
 800c64e:	609a      	str	r2, [r3, #8]
}
 800c650:	bf00      	nop
 800c652:	377c      	adds	r7, #124	; 0x7c
 800c654:	46bd      	mov	sp, r7
 800c656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65a:	bf00      	nop
 800c65c:	40011000 	.word	0x40011000
 800c660:	40011400 	.word	0x40011400
 800c664:	51eb851f 	.word	0x51eb851f

0800c668 <atol>:
 800c668:	220a      	movs	r2, #10
 800c66a:	2100      	movs	r1, #0
 800c66c:	f000 be66 	b.w	800d33c <strtol>

0800c670 <calloc>:
 800c670:	4b02      	ldr	r3, [pc, #8]	; (800c67c <calloc+0xc>)
 800c672:	460a      	mov	r2, r1
 800c674:	4601      	mov	r1, r0
 800c676:	6818      	ldr	r0, [r3, #0]
 800c678:	f000 b852 	b.w	800c720 <_calloc_r>
 800c67c:	20000078 	.word	0x20000078

0800c680 <__errno>:
 800c680:	4b01      	ldr	r3, [pc, #4]	; (800c688 <__errno+0x8>)
 800c682:	6818      	ldr	r0, [r3, #0]
 800c684:	4770      	bx	lr
 800c686:	bf00      	nop
 800c688:	20000078 	.word	0x20000078

0800c68c <__libc_init_array>:
 800c68c:	b570      	push	{r4, r5, r6, lr}
 800c68e:	4d0d      	ldr	r5, [pc, #52]	; (800c6c4 <__libc_init_array+0x38>)
 800c690:	4c0d      	ldr	r4, [pc, #52]	; (800c6c8 <__libc_init_array+0x3c>)
 800c692:	1b64      	subs	r4, r4, r5
 800c694:	10a4      	asrs	r4, r4, #2
 800c696:	2600      	movs	r6, #0
 800c698:	42a6      	cmp	r6, r4
 800c69a:	d109      	bne.n	800c6b0 <__libc_init_array+0x24>
 800c69c:	4d0b      	ldr	r5, [pc, #44]	; (800c6cc <__libc_init_array+0x40>)
 800c69e:	4c0c      	ldr	r4, [pc, #48]	; (800c6d0 <__libc_init_array+0x44>)
 800c6a0:	f003 ff70 	bl	8010584 <_init>
 800c6a4:	1b64      	subs	r4, r4, r5
 800c6a6:	10a4      	asrs	r4, r4, #2
 800c6a8:	2600      	movs	r6, #0
 800c6aa:	42a6      	cmp	r6, r4
 800c6ac:	d105      	bne.n	800c6ba <__libc_init_array+0x2e>
 800c6ae:	bd70      	pop	{r4, r5, r6, pc}
 800c6b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6b4:	4798      	blx	r3
 800c6b6:	3601      	adds	r6, #1
 800c6b8:	e7ee      	b.n	800c698 <__libc_init_array+0xc>
 800c6ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6be:	4798      	blx	r3
 800c6c0:	3601      	adds	r6, #1
 800c6c2:	e7f2      	b.n	800c6aa <__libc_init_array+0x1e>
 800c6c4:	08014b00 	.word	0x08014b00
 800c6c8:	08014b00 	.word	0x08014b00
 800c6cc:	08014b00 	.word	0x08014b00
 800c6d0:	08014b04 	.word	0x08014b04

0800c6d4 <malloc>:
 800c6d4:	4b02      	ldr	r3, [pc, #8]	; (800c6e0 <malloc+0xc>)
 800c6d6:	4601      	mov	r1, r0
 800c6d8:	6818      	ldr	r0, [r3, #0]
 800c6da:	f000 b881 	b.w	800c7e0 <_malloc_r>
 800c6de:	bf00      	nop
 800c6e0:	20000078 	.word	0x20000078

0800c6e4 <free>:
 800c6e4:	4b02      	ldr	r3, [pc, #8]	; (800c6f0 <free+0xc>)
 800c6e6:	4601      	mov	r1, r0
 800c6e8:	6818      	ldr	r0, [r3, #0]
 800c6ea:	f000 b829 	b.w	800c740 <_free_r>
 800c6ee:	bf00      	nop
 800c6f0:	20000078 	.word	0x20000078

0800c6f4 <memcpy>:
 800c6f4:	440a      	add	r2, r1
 800c6f6:	4291      	cmp	r1, r2
 800c6f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c6fc:	d100      	bne.n	800c700 <memcpy+0xc>
 800c6fe:	4770      	bx	lr
 800c700:	b510      	push	{r4, lr}
 800c702:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c706:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c70a:	4291      	cmp	r1, r2
 800c70c:	d1f9      	bne.n	800c702 <memcpy+0xe>
 800c70e:	bd10      	pop	{r4, pc}

0800c710 <memset>:
 800c710:	4402      	add	r2, r0
 800c712:	4603      	mov	r3, r0
 800c714:	4293      	cmp	r3, r2
 800c716:	d100      	bne.n	800c71a <memset+0xa>
 800c718:	4770      	bx	lr
 800c71a:	f803 1b01 	strb.w	r1, [r3], #1
 800c71e:	e7f9      	b.n	800c714 <memset+0x4>

0800c720 <_calloc_r>:
 800c720:	b513      	push	{r0, r1, r4, lr}
 800c722:	434a      	muls	r2, r1
 800c724:	4611      	mov	r1, r2
 800c726:	9201      	str	r2, [sp, #4]
 800c728:	f000 f85a 	bl	800c7e0 <_malloc_r>
 800c72c:	4604      	mov	r4, r0
 800c72e:	b118      	cbz	r0, 800c738 <_calloc_r+0x18>
 800c730:	9a01      	ldr	r2, [sp, #4]
 800c732:	2100      	movs	r1, #0
 800c734:	f7ff ffec 	bl	800c710 <memset>
 800c738:	4620      	mov	r0, r4
 800c73a:	b002      	add	sp, #8
 800c73c:	bd10      	pop	{r4, pc}
	...

0800c740 <_free_r>:
 800c740:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c742:	2900      	cmp	r1, #0
 800c744:	d048      	beq.n	800c7d8 <_free_r+0x98>
 800c746:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c74a:	9001      	str	r0, [sp, #4]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	f1a1 0404 	sub.w	r4, r1, #4
 800c752:	bfb8      	it	lt
 800c754:	18e4      	addlt	r4, r4, r3
 800c756:	f001 fcb3 	bl	800e0c0 <__malloc_lock>
 800c75a:	4a20      	ldr	r2, [pc, #128]	; (800c7dc <_free_r+0x9c>)
 800c75c:	9801      	ldr	r0, [sp, #4]
 800c75e:	6813      	ldr	r3, [r2, #0]
 800c760:	4615      	mov	r5, r2
 800c762:	b933      	cbnz	r3, 800c772 <_free_r+0x32>
 800c764:	6063      	str	r3, [r4, #4]
 800c766:	6014      	str	r4, [r2, #0]
 800c768:	b003      	add	sp, #12
 800c76a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c76e:	f001 bcad 	b.w	800e0cc <__malloc_unlock>
 800c772:	42a3      	cmp	r3, r4
 800c774:	d90b      	bls.n	800c78e <_free_r+0x4e>
 800c776:	6821      	ldr	r1, [r4, #0]
 800c778:	1862      	adds	r2, r4, r1
 800c77a:	4293      	cmp	r3, r2
 800c77c:	bf04      	itt	eq
 800c77e:	681a      	ldreq	r2, [r3, #0]
 800c780:	685b      	ldreq	r3, [r3, #4]
 800c782:	6063      	str	r3, [r4, #4]
 800c784:	bf04      	itt	eq
 800c786:	1852      	addeq	r2, r2, r1
 800c788:	6022      	streq	r2, [r4, #0]
 800c78a:	602c      	str	r4, [r5, #0]
 800c78c:	e7ec      	b.n	800c768 <_free_r+0x28>
 800c78e:	461a      	mov	r2, r3
 800c790:	685b      	ldr	r3, [r3, #4]
 800c792:	b10b      	cbz	r3, 800c798 <_free_r+0x58>
 800c794:	42a3      	cmp	r3, r4
 800c796:	d9fa      	bls.n	800c78e <_free_r+0x4e>
 800c798:	6811      	ldr	r1, [r2, #0]
 800c79a:	1855      	adds	r5, r2, r1
 800c79c:	42a5      	cmp	r5, r4
 800c79e:	d10b      	bne.n	800c7b8 <_free_r+0x78>
 800c7a0:	6824      	ldr	r4, [r4, #0]
 800c7a2:	4421      	add	r1, r4
 800c7a4:	1854      	adds	r4, r2, r1
 800c7a6:	42a3      	cmp	r3, r4
 800c7a8:	6011      	str	r1, [r2, #0]
 800c7aa:	d1dd      	bne.n	800c768 <_free_r+0x28>
 800c7ac:	681c      	ldr	r4, [r3, #0]
 800c7ae:	685b      	ldr	r3, [r3, #4]
 800c7b0:	6053      	str	r3, [r2, #4]
 800c7b2:	4421      	add	r1, r4
 800c7b4:	6011      	str	r1, [r2, #0]
 800c7b6:	e7d7      	b.n	800c768 <_free_r+0x28>
 800c7b8:	d902      	bls.n	800c7c0 <_free_r+0x80>
 800c7ba:	230c      	movs	r3, #12
 800c7bc:	6003      	str	r3, [r0, #0]
 800c7be:	e7d3      	b.n	800c768 <_free_r+0x28>
 800c7c0:	6825      	ldr	r5, [r4, #0]
 800c7c2:	1961      	adds	r1, r4, r5
 800c7c4:	428b      	cmp	r3, r1
 800c7c6:	bf04      	itt	eq
 800c7c8:	6819      	ldreq	r1, [r3, #0]
 800c7ca:	685b      	ldreq	r3, [r3, #4]
 800c7cc:	6063      	str	r3, [r4, #4]
 800c7ce:	bf04      	itt	eq
 800c7d0:	1949      	addeq	r1, r1, r5
 800c7d2:	6021      	streq	r1, [r4, #0]
 800c7d4:	6054      	str	r4, [r2, #4]
 800c7d6:	e7c7      	b.n	800c768 <_free_r+0x28>
 800c7d8:	b003      	add	sp, #12
 800c7da:	bd30      	pop	{r4, r5, pc}
 800c7dc:	20000f20 	.word	0x20000f20

0800c7e0 <_malloc_r>:
 800c7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7e2:	1ccd      	adds	r5, r1, #3
 800c7e4:	f025 0503 	bic.w	r5, r5, #3
 800c7e8:	3508      	adds	r5, #8
 800c7ea:	2d0c      	cmp	r5, #12
 800c7ec:	bf38      	it	cc
 800c7ee:	250c      	movcc	r5, #12
 800c7f0:	2d00      	cmp	r5, #0
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	db01      	blt.n	800c7fa <_malloc_r+0x1a>
 800c7f6:	42a9      	cmp	r1, r5
 800c7f8:	d903      	bls.n	800c802 <_malloc_r+0x22>
 800c7fa:	230c      	movs	r3, #12
 800c7fc:	6033      	str	r3, [r6, #0]
 800c7fe:	2000      	movs	r0, #0
 800c800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c802:	f001 fc5d 	bl	800e0c0 <__malloc_lock>
 800c806:	4921      	ldr	r1, [pc, #132]	; (800c88c <_malloc_r+0xac>)
 800c808:	680a      	ldr	r2, [r1, #0]
 800c80a:	4614      	mov	r4, r2
 800c80c:	b99c      	cbnz	r4, 800c836 <_malloc_r+0x56>
 800c80e:	4f20      	ldr	r7, [pc, #128]	; (800c890 <_malloc_r+0xb0>)
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	b923      	cbnz	r3, 800c81e <_malloc_r+0x3e>
 800c814:	4621      	mov	r1, r4
 800c816:	4630      	mov	r0, r6
 800c818:	f000 fca6 	bl	800d168 <_sbrk_r>
 800c81c:	6038      	str	r0, [r7, #0]
 800c81e:	4629      	mov	r1, r5
 800c820:	4630      	mov	r0, r6
 800c822:	f000 fca1 	bl	800d168 <_sbrk_r>
 800c826:	1c43      	adds	r3, r0, #1
 800c828:	d123      	bne.n	800c872 <_malloc_r+0x92>
 800c82a:	230c      	movs	r3, #12
 800c82c:	6033      	str	r3, [r6, #0]
 800c82e:	4630      	mov	r0, r6
 800c830:	f001 fc4c 	bl	800e0cc <__malloc_unlock>
 800c834:	e7e3      	b.n	800c7fe <_malloc_r+0x1e>
 800c836:	6823      	ldr	r3, [r4, #0]
 800c838:	1b5b      	subs	r3, r3, r5
 800c83a:	d417      	bmi.n	800c86c <_malloc_r+0x8c>
 800c83c:	2b0b      	cmp	r3, #11
 800c83e:	d903      	bls.n	800c848 <_malloc_r+0x68>
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	441c      	add	r4, r3
 800c844:	6025      	str	r5, [r4, #0]
 800c846:	e004      	b.n	800c852 <_malloc_r+0x72>
 800c848:	6863      	ldr	r3, [r4, #4]
 800c84a:	42a2      	cmp	r2, r4
 800c84c:	bf0c      	ite	eq
 800c84e:	600b      	streq	r3, [r1, #0]
 800c850:	6053      	strne	r3, [r2, #4]
 800c852:	4630      	mov	r0, r6
 800c854:	f001 fc3a 	bl	800e0cc <__malloc_unlock>
 800c858:	f104 000b 	add.w	r0, r4, #11
 800c85c:	1d23      	adds	r3, r4, #4
 800c85e:	f020 0007 	bic.w	r0, r0, #7
 800c862:	1ac2      	subs	r2, r0, r3
 800c864:	d0cc      	beq.n	800c800 <_malloc_r+0x20>
 800c866:	1a1b      	subs	r3, r3, r0
 800c868:	50a3      	str	r3, [r4, r2]
 800c86a:	e7c9      	b.n	800c800 <_malloc_r+0x20>
 800c86c:	4622      	mov	r2, r4
 800c86e:	6864      	ldr	r4, [r4, #4]
 800c870:	e7cc      	b.n	800c80c <_malloc_r+0x2c>
 800c872:	1cc4      	adds	r4, r0, #3
 800c874:	f024 0403 	bic.w	r4, r4, #3
 800c878:	42a0      	cmp	r0, r4
 800c87a:	d0e3      	beq.n	800c844 <_malloc_r+0x64>
 800c87c:	1a21      	subs	r1, r4, r0
 800c87e:	4630      	mov	r0, r6
 800c880:	f000 fc72 	bl	800d168 <_sbrk_r>
 800c884:	3001      	adds	r0, #1
 800c886:	d1dd      	bne.n	800c844 <_malloc_r+0x64>
 800c888:	e7cf      	b.n	800c82a <_malloc_r+0x4a>
 800c88a:	bf00      	nop
 800c88c:	20000f20 	.word	0x20000f20
 800c890:	20000f24 	.word	0x20000f24

0800c894 <__cvt>:
 800c894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c898:	ec55 4b10 	vmov	r4, r5, d0
 800c89c:	2d00      	cmp	r5, #0
 800c89e:	460e      	mov	r6, r1
 800c8a0:	4619      	mov	r1, r3
 800c8a2:	462b      	mov	r3, r5
 800c8a4:	bfbb      	ittet	lt
 800c8a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c8aa:	461d      	movlt	r5, r3
 800c8ac:	2300      	movge	r3, #0
 800c8ae:	232d      	movlt	r3, #45	; 0x2d
 800c8b0:	700b      	strb	r3, [r1, #0]
 800c8b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c8b8:	4691      	mov	r9, r2
 800c8ba:	f023 0820 	bic.w	r8, r3, #32
 800c8be:	bfbc      	itt	lt
 800c8c0:	4622      	movlt	r2, r4
 800c8c2:	4614      	movlt	r4, r2
 800c8c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c8c8:	d005      	beq.n	800c8d6 <__cvt+0x42>
 800c8ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c8ce:	d100      	bne.n	800c8d2 <__cvt+0x3e>
 800c8d0:	3601      	adds	r6, #1
 800c8d2:	2102      	movs	r1, #2
 800c8d4:	e000      	b.n	800c8d8 <__cvt+0x44>
 800c8d6:	2103      	movs	r1, #3
 800c8d8:	ab03      	add	r3, sp, #12
 800c8da:	9301      	str	r3, [sp, #4]
 800c8dc:	ab02      	add	r3, sp, #8
 800c8de:	9300      	str	r3, [sp, #0]
 800c8e0:	ec45 4b10 	vmov	d0, r4, r5
 800c8e4:	4653      	mov	r3, sl
 800c8e6:	4632      	mov	r2, r6
 800c8e8:	f000 fdfa 	bl	800d4e0 <_dtoa_r>
 800c8ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c8f0:	4607      	mov	r7, r0
 800c8f2:	d102      	bne.n	800c8fa <__cvt+0x66>
 800c8f4:	f019 0f01 	tst.w	r9, #1
 800c8f8:	d022      	beq.n	800c940 <__cvt+0xac>
 800c8fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c8fe:	eb07 0906 	add.w	r9, r7, r6
 800c902:	d110      	bne.n	800c926 <__cvt+0x92>
 800c904:	783b      	ldrb	r3, [r7, #0]
 800c906:	2b30      	cmp	r3, #48	; 0x30
 800c908:	d10a      	bne.n	800c920 <__cvt+0x8c>
 800c90a:	2200      	movs	r2, #0
 800c90c:	2300      	movs	r3, #0
 800c90e:	4620      	mov	r0, r4
 800c910:	4629      	mov	r1, r5
 800c912:	f7f4 f8e1 	bl	8000ad8 <__aeabi_dcmpeq>
 800c916:	b918      	cbnz	r0, 800c920 <__cvt+0x8c>
 800c918:	f1c6 0601 	rsb	r6, r6, #1
 800c91c:	f8ca 6000 	str.w	r6, [sl]
 800c920:	f8da 3000 	ldr.w	r3, [sl]
 800c924:	4499      	add	r9, r3
 800c926:	2200      	movs	r2, #0
 800c928:	2300      	movs	r3, #0
 800c92a:	4620      	mov	r0, r4
 800c92c:	4629      	mov	r1, r5
 800c92e:	f7f4 f8d3 	bl	8000ad8 <__aeabi_dcmpeq>
 800c932:	b108      	cbz	r0, 800c938 <__cvt+0xa4>
 800c934:	f8cd 900c 	str.w	r9, [sp, #12]
 800c938:	2230      	movs	r2, #48	; 0x30
 800c93a:	9b03      	ldr	r3, [sp, #12]
 800c93c:	454b      	cmp	r3, r9
 800c93e:	d307      	bcc.n	800c950 <__cvt+0xbc>
 800c940:	9b03      	ldr	r3, [sp, #12]
 800c942:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c944:	1bdb      	subs	r3, r3, r7
 800c946:	4638      	mov	r0, r7
 800c948:	6013      	str	r3, [r2, #0]
 800c94a:	b004      	add	sp, #16
 800c94c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c950:	1c59      	adds	r1, r3, #1
 800c952:	9103      	str	r1, [sp, #12]
 800c954:	701a      	strb	r2, [r3, #0]
 800c956:	e7f0      	b.n	800c93a <__cvt+0xa6>

0800c958 <__exponent>:
 800c958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c95a:	4603      	mov	r3, r0
 800c95c:	2900      	cmp	r1, #0
 800c95e:	bfb8      	it	lt
 800c960:	4249      	neglt	r1, r1
 800c962:	f803 2b02 	strb.w	r2, [r3], #2
 800c966:	bfb4      	ite	lt
 800c968:	222d      	movlt	r2, #45	; 0x2d
 800c96a:	222b      	movge	r2, #43	; 0x2b
 800c96c:	2909      	cmp	r1, #9
 800c96e:	7042      	strb	r2, [r0, #1]
 800c970:	dd2a      	ble.n	800c9c8 <__exponent+0x70>
 800c972:	f10d 0407 	add.w	r4, sp, #7
 800c976:	46a4      	mov	ip, r4
 800c978:	270a      	movs	r7, #10
 800c97a:	46a6      	mov	lr, r4
 800c97c:	460a      	mov	r2, r1
 800c97e:	fb91 f6f7 	sdiv	r6, r1, r7
 800c982:	fb07 1516 	mls	r5, r7, r6, r1
 800c986:	3530      	adds	r5, #48	; 0x30
 800c988:	2a63      	cmp	r2, #99	; 0x63
 800c98a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800c98e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c992:	4631      	mov	r1, r6
 800c994:	dcf1      	bgt.n	800c97a <__exponent+0x22>
 800c996:	3130      	adds	r1, #48	; 0x30
 800c998:	f1ae 0502 	sub.w	r5, lr, #2
 800c99c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c9a0:	1c44      	adds	r4, r0, #1
 800c9a2:	4629      	mov	r1, r5
 800c9a4:	4561      	cmp	r1, ip
 800c9a6:	d30a      	bcc.n	800c9be <__exponent+0x66>
 800c9a8:	f10d 0209 	add.w	r2, sp, #9
 800c9ac:	eba2 020e 	sub.w	r2, r2, lr
 800c9b0:	4565      	cmp	r5, ip
 800c9b2:	bf88      	it	hi
 800c9b4:	2200      	movhi	r2, #0
 800c9b6:	4413      	add	r3, r2
 800c9b8:	1a18      	subs	r0, r3, r0
 800c9ba:	b003      	add	sp, #12
 800c9bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c9c6:	e7ed      	b.n	800c9a4 <__exponent+0x4c>
 800c9c8:	2330      	movs	r3, #48	; 0x30
 800c9ca:	3130      	adds	r1, #48	; 0x30
 800c9cc:	7083      	strb	r3, [r0, #2]
 800c9ce:	70c1      	strb	r1, [r0, #3]
 800c9d0:	1d03      	adds	r3, r0, #4
 800c9d2:	e7f1      	b.n	800c9b8 <__exponent+0x60>

0800c9d4 <_printf_float>:
 800c9d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9d8:	ed2d 8b02 	vpush	{d8}
 800c9dc:	b08d      	sub	sp, #52	; 0x34
 800c9de:	460c      	mov	r4, r1
 800c9e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c9e4:	4616      	mov	r6, r2
 800c9e6:	461f      	mov	r7, r3
 800c9e8:	4605      	mov	r5, r0
 800c9ea:	f001 fb65 	bl	800e0b8 <_localeconv_r>
 800c9ee:	f8d0 a000 	ldr.w	sl, [r0]
 800c9f2:	4650      	mov	r0, sl
 800c9f4:	f7f3 fbf4 	bl	80001e0 <strlen>
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	930a      	str	r3, [sp, #40]	; 0x28
 800c9fc:	6823      	ldr	r3, [r4, #0]
 800c9fe:	9305      	str	r3, [sp, #20]
 800ca00:	f8d8 3000 	ldr.w	r3, [r8]
 800ca04:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ca08:	3307      	adds	r3, #7
 800ca0a:	f023 0307 	bic.w	r3, r3, #7
 800ca0e:	f103 0208 	add.w	r2, r3, #8
 800ca12:	f8c8 2000 	str.w	r2, [r8]
 800ca16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ca1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ca22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ca26:	9307      	str	r3, [sp, #28]
 800ca28:	f8cd 8018 	str.w	r8, [sp, #24]
 800ca2c:	ee08 0a10 	vmov	s16, r0
 800ca30:	4b9f      	ldr	r3, [pc, #636]	; (800ccb0 <_printf_float+0x2dc>)
 800ca32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca3a:	f7f4 f87f 	bl	8000b3c <__aeabi_dcmpun>
 800ca3e:	bb88      	cbnz	r0, 800caa4 <_printf_float+0xd0>
 800ca40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca44:	4b9a      	ldr	r3, [pc, #616]	; (800ccb0 <_printf_float+0x2dc>)
 800ca46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca4a:	f7f4 f859 	bl	8000b00 <__aeabi_dcmple>
 800ca4e:	bb48      	cbnz	r0, 800caa4 <_printf_float+0xd0>
 800ca50:	2200      	movs	r2, #0
 800ca52:	2300      	movs	r3, #0
 800ca54:	4640      	mov	r0, r8
 800ca56:	4649      	mov	r1, r9
 800ca58:	f7f4 f848 	bl	8000aec <__aeabi_dcmplt>
 800ca5c:	b110      	cbz	r0, 800ca64 <_printf_float+0x90>
 800ca5e:	232d      	movs	r3, #45	; 0x2d
 800ca60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca64:	4b93      	ldr	r3, [pc, #588]	; (800ccb4 <_printf_float+0x2e0>)
 800ca66:	4894      	ldr	r0, [pc, #592]	; (800ccb8 <_printf_float+0x2e4>)
 800ca68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ca6c:	bf94      	ite	ls
 800ca6e:	4698      	movls	r8, r3
 800ca70:	4680      	movhi	r8, r0
 800ca72:	2303      	movs	r3, #3
 800ca74:	6123      	str	r3, [r4, #16]
 800ca76:	9b05      	ldr	r3, [sp, #20]
 800ca78:	f023 0204 	bic.w	r2, r3, #4
 800ca7c:	6022      	str	r2, [r4, #0]
 800ca7e:	f04f 0900 	mov.w	r9, #0
 800ca82:	9700      	str	r7, [sp, #0]
 800ca84:	4633      	mov	r3, r6
 800ca86:	aa0b      	add	r2, sp, #44	; 0x2c
 800ca88:	4621      	mov	r1, r4
 800ca8a:	4628      	mov	r0, r5
 800ca8c:	f000 f9d8 	bl	800ce40 <_printf_common>
 800ca90:	3001      	adds	r0, #1
 800ca92:	f040 8090 	bne.w	800cbb6 <_printf_float+0x1e2>
 800ca96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ca9a:	b00d      	add	sp, #52	; 0x34
 800ca9c:	ecbd 8b02 	vpop	{d8}
 800caa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa4:	4642      	mov	r2, r8
 800caa6:	464b      	mov	r3, r9
 800caa8:	4640      	mov	r0, r8
 800caaa:	4649      	mov	r1, r9
 800caac:	f7f4 f846 	bl	8000b3c <__aeabi_dcmpun>
 800cab0:	b140      	cbz	r0, 800cac4 <_printf_float+0xf0>
 800cab2:	464b      	mov	r3, r9
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	bfbc      	itt	lt
 800cab8:	232d      	movlt	r3, #45	; 0x2d
 800caba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cabe:	487f      	ldr	r0, [pc, #508]	; (800ccbc <_printf_float+0x2e8>)
 800cac0:	4b7f      	ldr	r3, [pc, #508]	; (800ccc0 <_printf_float+0x2ec>)
 800cac2:	e7d1      	b.n	800ca68 <_printf_float+0x94>
 800cac4:	6863      	ldr	r3, [r4, #4]
 800cac6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800caca:	9206      	str	r2, [sp, #24]
 800cacc:	1c5a      	adds	r2, r3, #1
 800cace:	d13f      	bne.n	800cb50 <_printf_float+0x17c>
 800cad0:	2306      	movs	r3, #6
 800cad2:	6063      	str	r3, [r4, #4]
 800cad4:	9b05      	ldr	r3, [sp, #20]
 800cad6:	6861      	ldr	r1, [r4, #4]
 800cad8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cadc:	2300      	movs	r3, #0
 800cade:	9303      	str	r3, [sp, #12]
 800cae0:	ab0a      	add	r3, sp, #40	; 0x28
 800cae2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cae6:	ab09      	add	r3, sp, #36	; 0x24
 800cae8:	ec49 8b10 	vmov	d0, r8, r9
 800caec:	9300      	str	r3, [sp, #0]
 800caee:	6022      	str	r2, [r4, #0]
 800caf0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800caf4:	4628      	mov	r0, r5
 800caf6:	f7ff fecd 	bl	800c894 <__cvt>
 800cafa:	9b06      	ldr	r3, [sp, #24]
 800cafc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cafe:	2b47      	cmp	r3, #71	; 0x47
 800cb00:	4680      	mov	r8, r0
 800cb02:	d108      	bne.n	800cb16 <_printf_float+0x142>
 800cb04:	1cc8      	adds	r0, r1, #3
 800cb06:	db02      	blt.n	800cb0e <_printf_float+0x13a>
 800cb08:	6863      	ldr	r3, [r4, #4]
 800cb0a:	4299      	cmp	r1, r3
 800cb0c:	dd41      	ble.n	800cb92 <_printf_float+0x1be>
 800cb0e:	f1ab 0b02 	sub.w	fp, fp, #2
 800cb12:	fa5f fb8b 	uxtb.w	fp, fp
 800cb16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cb1a:	d820      	bhi.n	800cb5e <_printf_float+0x18a>
 800cb1c:	3901      	subs	r1, #1
 800cb1e:	465a      	mov	r2, fp
 800cb20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cb24:	9109      	str	r1, [sp, #36]	; 0x24
 800cb26:	f7ff ff17 	bl	800c958 <__exponent>
 800cb2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb2c:	1813      	adds	r3, r2, r0
 800cb2e:	2a01      	cmp	r2, #1
 800cb30:	4681      	mov	r9, r0
 800cb32:	6123      	str	r3, [r4, #16]
 800cb34:	dc02      	bgt.n	800cb3c <_printf_float+0x168>
 800cb36:	6822      	ldr	r2, [r4, #0]
 800cb38:	07d2      	lsls	r2, r2, #31
 800cb3a:	d501      	bpl.n	800cb40 <_printf_float+0x16c>
 800cb3c:	3301      	adds	r3, #1
 800cb3e:	6123      	str	r3, [r4, #16]
 800cb40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d09c      	beq.n	800ca82 <_printf_float+0xae>
 800cb48:	232d      	movs	r3, #45	; 0x2d
 800cb4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb4e:	e798      	b.n	800ca82 <_printf_float+0xae>
 800cb50:	9a06      	ldr	r2, [sp, #24]
 800cb52:	2a47      	cmp	r2, #71	; 0x47
 800cb54:	d1be      	bne.n	800cad4 <_printf_float+0x100>
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d1bc      	bne.n	800cad4 <_printf_float+0x100>
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	e7b9      	b.n	800cad2 <_printf_float+0xfe>
 800cb5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cb62:	d118      	bne.n	800cb96 <_printf_float+0x1c2>
 800cb64:	2900      	cmp	r1, #0
 800cb66:	6863      	ldr	r3, [r4, #4]
 800cb68:	dd0b      	ble.n	800cb82 <_printf_float+0x1ae>
 800cb6a:	6121      	str	r1, [r4, #16]
 800cb6c:	b913      	cbnz	r3, 800cb74 <_printf_float+0x1a0>
 800cb6e:	6822      	ldr	r2, [r4, #0]
 800cb70:	07d0      	lsls	r0, r2, #31
 800cb72:	d502      	bpl.n	800cb7a <_printf_float+0x1a6>
 800cb74:	3301      	adds	r3, #1
 800cb76:	440b      	add	r3, r1
 800cb78:	6123      	str	r3, [r4, #16]
 800cb7a:	65a1      	str	r1, [r4, #88]	; 0x58
 800cb7c:	f04f 0900 	mov.w	r9, #0
 800cb80:	e7de      	b.n	800cb40 <_printf_float+0x16c>
 800cb82:	b913      	cbnz	r3, 800cb8a <_printf_float+0x1b6>
 800cb84:	6822      	ldr	r2, [r4, #0]
 800cb86:	07d2      	lsls	r2, r2, #31
 800cb88:	d501      	bpl.n	800cb8e <_printf_float+0x1ba>
 800cb8a:	3302      	adds	r3, #2
 800cb8c:	e7f4      	b.n	800cb78 <_printf_float+0x1a4>
 800cb8e:	2301      	movs	r3, #1
 800cb90:	e7f2      	b.n	800cb78 <_printf_float+0x1a4>
 800cb92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cb96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb98:	4299      	cmp	r1, r3
 800cb9a:	db05      	blt.n	800cba8 <_printf_float+0x1d4>
 800cb9c:	6823      	ldr	r3, [r4, #0]
 800cb9e:	6121      	str	r1, [r4, #16]
 800cba0:	07d8      	lsls	r0, r3, #31
 800cba2:	d5ea      	bpl.n	800cb7a <_printf_float+0x1a6>
 800cba4:	1c4b      	adds	r3, r1, #1
 800cba6:	e7e7      	b.n	800cb78 <_printf_float+0x1a4>
 800cba8:	2900      	cmp	r1, #0
 800cbaa:	bfd4      	ite	le
 800cbac:	f1c1 0202 	rsble	r2, r1, #2
 800cbb0:	2201      	movgt	r2, #1
 800cbb2:	4413      	add	r3, r2
 800cbb4:	e7e0      	b.n	800cb78 <_printf_float+0x1a4>
 800cbb6:	6823      	ldr	r3, [r4, #0]
 800cbb8:	055a      	lsls	r2, r3, #21
 800cbba:	d407      	bmi.n	800cbcc <_printf_float+0x1f8>
 800cbbc:	6923      	ldr	r3, [r4, #16]
 800cbbe:	4642      	mov	r2, r8
 800cbc0:	4631      	mov	r1, r6
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	47b8      	blx	r7
 800cbc6:	3001      	adds	r0, #1
 800cbc8:	d12c      	bne.n	800cc24 <_printf_float+0x250>
 800cbca:	e764      	b.n	800ca96 <_printf_float+0xc2>
 800cbcc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cbd0:	f240 80e0 	bls.w	800cd94 <_printf_float+0x3c0>
 800cbd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cbd8:	2200      	movs	r2, #0
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f7f3 ff7c 	bl	8000ad8 <__aeabi_dcmpeq>
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	d034      	beq.n	800cc4e <_printf_float+0x27a>
 800cbe4:	4a37      	ldr	r2, [pc, #220]	; (800ccc4 <_printf_float+0x2f0>)
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	4631      	mov	r1, r6
 800cbea:	4628      	mov	r0, r5
 800cbec:	47b8      	blx	r7
 800cbee:	3001      	adds	r0, #1
 800cbf0:	f43f af51 	beq.w	800ca96 <_printf_float+0xc2>
 800cbf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	db02      	blt.n	800cc02 <_printf_float+0x22e>
 800cbfc:	6823      	ldr	r3, [r4, #0]
 800cbfe:	07d8      	lsls	r0, r3, #31
 800cc00:	d510      	bpl.n	800cc24 <_printf_float+0x250>
 800cc02:	ee18 3a10 	vmov	r3, s16
 800cc06:	4652      	mov	r2, sl
 800cc08:	4631      	mov	r1, r6
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	47b8      	blx	r7
 800cc0e:	3001      	adds	r0, #1
 800cc10:	f43f af41 	beq.w	800ca96 <_printf_float+0xc2>
 800cc14:	f04f 0800 	mov.w	r8, #0
 800cc18:	f104 091a 	add.w	r9, r4, #26
 800cc1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	4543      	cmp	r3, r8
 800cc22:	dc09      	bgt.n	800cc38 <_printf_float+0x264>
 800cc24:	6823      	ldr	r3, [r4, #0]
 800cc26:	079b      	lsls	r3, r3, #30
 800cc28:	f100 8105 	bmi.w	800ce36 <_printf_float+0x462>
 800cc2c:	68e0      	ldr	r0, [r4, #12]
 800cc2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc30:	4298      	cmp	r0, r3
 800cc32:	bfb8      	it	lt
 800cc34:	4618      	movlt	r0, r3
 800cc36:	e730      	b.n	800ca9a <_printf_float+0xc6>
 800cc38:	2301      	movs	r3, #1
 800cc3a:	464a      	mov	r2, r9
 800cc3c:	4631      	mov	r1, r6
 800cc3e:	4628      	mov	r0, r5
 800cc40:	47b8      	blx	r7
 800cc42:	3001      	adds	r0, #1
 800cc44:	f43f af27 	beq.w	800ca96 <_printf_float+0xc2>
 800cc48:	f108 0801 	add.w	r8, r8, #1
 800cc4c:	e7e6      	b.n	800cc1c <_printf_float+0x248>
 800cc4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	dc39      	bgt.n	800ccc8 <_printf_float+0x2f4>
 800cc54:	4a1b      	ldr	r2, [pc, #108]	; (800ccc4 <_printf_float+0x2f0>)
 800cc56:	2301      	movs	r3, #1
 800cc58:	4631      	mov	r1, r6
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	47b8      	blx	r7
 800cc5e:	3001      	adds	r0, #1
 800cc60:	f43f af19 	beq.w	800ca96 <_printf_float+0xc2>
 800cc64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	d102      	bne.n	800cc72 <_printf_float+0x29e>
 800cc6c:	6823      	ldr	r3, [r4, #0]
 800cc6e:	07d9      	lsls	r1, r3, #31
 800cc70:	d5d8      	bpl.n	800cc24 <_printf_float+0x250>
 800cc72:	ee18 3a10 	vmov	r3, s16
 800cc76:	4652      	mov	r2, sl
 800cc78:	4631      	mov	r1, r6
 800cc7a:	4628      	mov	r0, r5
 800cc7c:	47b8      	blx	r7
 800cc7e:	3001      	adds	r0, #1
 800cc80:	f43f af09 	beq.w	800ca96 <_printf_float+0xc2>
 800cc84:	f04f 0900 	mov.w	r9, #0
 800cc88:	f104 0a1a 	add.w	sl, r4, #26
 800cc8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc8e:	425b      	negs	r3, r3
 800cc90:	454b      	cmp	r3, r9
 800cc92:	dc01      	bgt.n	800cc98 <_printf_float+0x2c4>
 800cc94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc96:	e792      	b.n	800cbbe <_printf_float+0x1ea>
 800cc98:	2301      	movs	r3, #1
 800cc9a:	4652      	mov	r2, sl
 800cc9c:	4631      	mov	r1, r6
 800cc9e:	4628      	mov	r0, r5
 800cca0:	47b8      	blx	r7
 800cca2:	3001      	adds	r0, #1
 800cca4:	f43f aef7 	beq.w	800ca96 <_printf_float+0xc2>
 800cca8:	f109 0901 	add.w	r9, r9, #1
 800ccac:	e7ee      	b.n	800cc8c <_printf_float+0x2b8>
 800ccae:	bf00      	nop
 800ccb0:	7fefffff 	.word	0x7fefffff
 800ccb4:	080147d4 	.word	0x080147d4
 800ccb8:	080147d8 	.word	0x080147d8
 800ccbc:	080147e0 	.word	0x080147e0
 800ccc0:	080147dc 	.word	0x080147dc
 800ccc4:	080147e4 	.word	0x080147e4
 800ccc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ccca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cccc:	429a      	cmp	r2, r3
 800ccce:	bfa8      	it	ge
 800ccd0:	461a      	movge	r2, r3
 800ccd2:	2a00      	cmp	r2, #0
 800ccd4:	4691      	mov	r9, r2
 800ccd6:	dc37      	bgt.n	800cd48 <_printf_float+0x374>
 800ccd8:	f04f 0b00 	mov.w	fp, #0
 800ccdc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cce0:	f104 021a 	add.w	r2, r4, #26
 800cce4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cce6:	9305      	str	r3, [sp, #20]
 800cce8:	eba3 0309 	sub.w	r3, r3, r9
 800ccec:	455b      	cmp	r3, fp
 800ccee:	dc33      	bgt.n	800cd58 <_printf_float+0x384>
 800ccf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	db3b      	blt.n	800cd70 <_printf_float+0x39c>
 800ccf8:	6823      	ldr	r3, [r4, #0]
 800ccfa:	07da      	lsls	r2, r3, #31
 800ccfc:	d438      	bmi.n	800cd70 <_printf_float+0x39c>
 800ccfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd00:	9b05      	ldr	r3, [sp, #20]
 800cd02:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd04:	1ad3      	subs	r3, r2, r3
 800cd06:	eba2 0901 	sub.w	r9, r2, r1
 800cd0a:	4599      	cmp	r9, r3
 800cd0c:	bfa8      	it	ge
 800cd0e:	4699      	movge	r9, r3
 800cd10:	f1b9 0f00 	cmp.w	r9, #0
 800cd14:	dc35      	bgt.n	800cd82 <_printf_float+0x3ae>
 800cd16:	f04f 0800 	mov.w	r8, #0
 800cd1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd1e:	f104 0a1a 	add.w	sl, r4, #26
 800cd22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cd26:	1a9b      	subs	r3, r3, r2
 800cd28:	eba3 0309 	sub.w	r3, r3, r9
 800cd2c:	4543      	cmp	r3, r8
 800cd2e:	f77f af79 	ble.w	800cc24 <_printf_float+0x250>
 800cd32:	2301      	movs	r3, #1
 800cd34:	4652      	mov	r2, sl
 800cd36:	4631      	mov	r1, r6
 800cd38:	4628      	mov	r0, r5
 800cd3a:	47b8      	blx	r7
 800cd3c:	3001      	adds	r0, #1
 800cd3e:	f43f aeaa 	beq.w	800ca96 <_printf_float+0xc2>
 800cd42:	f108 0801 	add.w	r8, r8, #1
 800cd46:	e7ec      	b.n	800cd22 <_printf_float+0x34e>
 800cd48:	4613      	mov	r3, r2
 800cd4a:	4631      	mov	r1, r6
 800cd4c:	4642      	mov	r2, r8
 800cd4e:	4628      	mov	r0, r5
 800cd50:	47b8      	blx	r7
 800cd52:	3001      	adds	r0, #1
 800cd54:	d1c0      	bne.n	800ccd8 <_printf_float+0x304>
 800cd56:	e69e      	b.n	800ca96 <_printf_float+0xc2>
 800cd58:	2301      	movs	r3, #1
 800cd5a:	4631      	mov	r1, r6
 800cd5c:	4628      	mov	r0, r5
 800cd5e:	9205      	str	r2, [sp, #20]
 800cd60:	47b8      	blx	r7
 800cd62:	3001      	adds	r0, #1
 800cd64:	f43f ae97 	beq.w	800ca96 <_printf_float+0xc2>
 800cd68:	9a05      	ldr	r2, [sp, #20]
 800cd6a:	f10b 0b01 	add.w	fp, fp, #1
 800cd6e:	e7b9      	b.n	800cce4 <_printf_float+0x310>
 800cd70:	ee18 3a10 	vmov	r3, s16
 800cd74:	4652      	mov	r2, sl
 800cd76:	4631      	mov	r1, r6
 800cd78:	4628      	mov	r0, r5
 800cd7a:	47b8      	blx	r7
 800cd7c:	3001      	adds	r0, #1
 800cd7e:	d1be      	bne.n	800ccfe <_printf_float+0x32a>
 800cd80:	e689      	b.n	800ca96 <_printf_float+0xc2>
 800cd82:	9a05      	ldr	r2, [sp, #20]
 800cd84:	464b      	mov	r3, r9
 800cd86:	4442      	add	r2, r8
 800cd88:	4631      	mov	r1, r6
 800cd8a:	4628      	mov	r0, r5
 800cd8c:	47b8      	blx	r7
 800cd8e:	3001      	adds	r0, #1
 800cd90:	d1c1      	bne.n	800cd16 <_printf_float+0x342>
 800cd92:	e680      	b.n	800ca96 <_printf_float+0xc2>
 800cd94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd96:	2a01      	cmp	r2, #1
 800cd98:	dc01      	bgt.n	800cd9e <_printf_float+0x3ca>
 800cd9a:	07db      	lsls	r3, r3, #31
 800cd9c:	d538      	bpl.n	800ce10 <_printf_float+0x43c>
 800cd9e:	2301      	movs	r3, #1
 800cda0:	4642      	mov	r2, r8
 800cda2:	4631      	mov	r1, r6
 800cda4:	4628      	mov	r0, r5
 800cda6:	47b8      	blx	r7
 800cda8:	3001      	adds	r0, #1
 800cdaa:	f43f ae74 	beq.w	800ca96 <_printf_float+0xc2>
 800cdae:	ee18 3a10 	vmov	r3, s16
 800cdb2:	4652      	mov	r2, sl
 800cdb4:	4631      	mov	r1, r6
 800cdb6:	4628      	mov	r0, r5
 800cdb8:	47b8      	blx	r7
 800cdba:	3001      	adds	r0, #1
 800cdbc:	f43f ae6b 	beq.w	800ca96 <_printf_float+0xc2>
 800cdc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	f7f3 fe86 	bl	8000ad8 <__aeabi_dcmpeq>
 800cdcc:	b9d8      	cbnz	r0, 800ce06 <_printf_float+0x432>
 800cdce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdd0:	f108 0201 	add.w	r2, r8, #1
 800cdd4:	3b01      	subs	r3, #1
 800cdd6:	4631      	mov	r1, r6
 800cdd8:	4628      	mov	r0, r5
 800cdda:	47b8      	blx	r7
 800cddc:	3001      	adds	r0, #1
 800cdde:	d10e      	bne.n	800cdfe <_printf_float+0x42a>
 800cde0:	e659      	b.n	800ca96 <_printf_float+0xc2>
 800cde2:	2301      	movs	r3, #1
 800cde4:	4652      	mov	r2, sl
 800cde6:	4631      	mov	r1, r6
 800cde8:	4628      	mov	r0, r5
 800cdea:	47b8      	blx	r7
 800cdec:	3001      	adds	r0, #1
 800cdee:	f43f ae52 	beq.w	800ca96 <_printf_float+0xc2>
 800cdf2:	f108 0801 	add.w	r8, r8, #1
 800cdf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdf8:	3b01      	subs	r3, #1
 800cdfa:	4543      	cmp	r3, r8
 800cdfc:	dcf1      	bgt.n	800cde2 <_printf_float+0x40e>
 800cdfe:	464b      	mov	r3, r9
 800ce00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ce04:	e6dc      	b.n	800cbc0 <_printf_float+0x1ec>
 800ce06:	f04f 0800 	mov.w	r8, #0
 800ce0a:	f104 0a1a 	add.w	sl, r4, #26
 800ce0e:	e7f2      	b.n	800cdf6 <_printf_float+0x422>
 800ce10:	2301      	movs	r3, #1
 800ce12:	4642      	mov	r2, r8
 800ce14:	e7df      	b.n	800cdd6 <_printf_float+0x402>
 800ce16:	2301      	movs	r3, #1
 800ce18:	464a      	mov	r2, r9
 800ce1a:	4631      	mov	r1, r6
 800ce1c:	4628      	mov	r0, r5
 800ce1e:	47b8      	blx	r7
 800ce20:	3001      	adds	r0, #1
 800ce22:	f43f ae38 	beq.w	800ca96 <_printf_float+0xc2>
 800ce26:	f108 0801 	add.w	r8, r8, #1
 800ce2a:	68e3      	ldr	r3, [r4, #12]
 800ce2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce2e:	1a5b      	subs	r3, r3, r1
 800ce30:	4543      	cmp	r3, r8
 800ce32:	dcf0      	bgt.n	800ce16 <_printf_float+0x442>
 800ce34:	e6fa      	b.n	800cc2c <_printf_float+0x258>
 800ce36:	f04f 0800 	mov.w	r8, #0
 800ce3a:	f104 0919 	add.w	r9, r4, #25
 800ce3e:	e7f4      	b.n	800ce2a <_printf_float+0x456>

0800ce40 <_printf_common>:
 800ce40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce44:	4616      	mov	r6, r2
 800ce46:	4699      	mov	r9, r3
 800ce48:	688a      	ldr	r2, [r1, #8]
 800ce4a:	690b      	ldr	r3, [r1, #16]
 800ce4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ce50:	4293      	cmp	r3, r2
 800ce52:	bfb8      	it	lt
 800ce54:	4613      	movlt	r3, r2
 800ce56:	6033      	str	r3, [r6, #0]
 800ce58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ce5c:	4607      	mov	r7, r0
 800ce5e:	460c      	mov	r4, r1
 800ce60:	b10a      	cbz	r2, 800ce66 <_printf_common+0x26>
 800ce62:	3301      	adds	r3, #1
 800ce64:	6033      	str	r3, [r6, #0]
 800ce66:	6823      	ldr	r3, [r4, #0]
 800ce68:	0699      	lsls	r1, r3, #26
 800ce6a:	bf42      	ittt	mi
 800ce6c:	6833      	ldrmi	r3, [r6, #0]
 800ce6e:	3302      	addmi	r3, #2
 800ce70:	6033      	strmi	r3, [r6, #0]
 800ce72:	6825      	ldr	r5, [r4, #0]
 800ce74:	f015 0506 	ands.w	r5, r5, #6
 800ce78:	d106      	bne.n	800ce88 <_printf_common+0x48>
 800ce7a:	f104 0a19 	add.w	sl, r4, #25
 800ce7e:	68e3      	ldr	r3, [r4, #12]
 800ce80:	6832      	ldr	r2, [r6, #0]
 800ce82:	1a9b      	subs	r3, r3, r2
 800ce84:	42ab      	cmp	r3, r5
 800ce86:	dc26      	bgt.n	800ced6 <_printf_common+0x96>
 800ce88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ce8c:	1e13      	subs	r3, r2, #0
 800ce8e:	6822      	ldr	r2, [r4, #0]
 800ce90:	bf18      	it	ne
 800ce92:	2301      	movne	r3, #1
 800ce94:	0692      	lsls	r2, r2, #26
 800ce96:	d42b      	bmi.n	800cef0 <_printf_common+0xb0>
 800ce98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ce9c:	4649      	mov	r1, r9
 800ce9e:	4638      	mov	r0, r7
 800cea0:	47c0      	blx	r8
 800cea2:	3001      	adds	r0, #1
 800cea4:	d01e      	beq.n	800cee4 <_printf_common+0xa4>
 800cea6:	6823      	ldr	r3, [r4, #0]
 800cea8:	68e5      	ldr	r5, [r4, #12]
 800ceaa:	6832      	ldr	r2, [r6, #0]
 800ceac:	f003 0306 	and.w	r3, r3, #6
 800ceb0:	2b04      	cmp	r3, #4
 800ceb2:	bf08      	it	eq
 800ceb4:	1aad      	subeq	r5, r5, r2
 800ceb6:	68a3      	ldr	r3, [r4, #8]
 800ceb8:	6922      	ldr	r2, [r4, #16]
 800ceba:	bf0c      	ite	eq
 800cebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cec0:	2500      	movne	r5, #0
 800cec2:	4293      	cmp	r3, r2
 800cec4:	bfc4      	itt	gt
 800cec6:	1a9b      	subgt	r3, r3, r2
 800cec8:	18ed      	addgt	r5, r5, r3
 800ceca:	2600      	movs	r6, #0
 800cecc:	341a      	adds	r4, #26
 800cece:	42b5      	cmp	r5, r6
 800ced0:	d11a      	bne.n	800cf08 <_printf_common+0xc8>
 800ced2:	2000      	movs	r0, #0
 800ced4:	e008      	b.n	800cee8 <_printf_common+0xa8>
 800ced6:	2301      	movs	r3, #1
 800ced8:	4652      	mov	r2, sl
 800ceda:	4649      	mov	r1, r9
 800cedc:	4638      	mov	r0, r7
 800cede:	47c0      	blx	r8
 800cee0:	3001      	adds	r0, #1
 800cee2:	d103      	bne.n	800ceec <_printf_common+0xac>
 800cee4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceec:	3501      	adds	r5, #1
 800ceee:	e7c6      	b.n	800ce7e <_printf_common+0x3e>
 800cef0:	18e1      	adds	r1, r4, r3
 800cef2:	1c5a      	adds	r2, r3, #1
 800cef4:	2030      	movs	r0, #48	; 0x30
 800cef6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cefa:	4422      	add	r2, r4
 800cefc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cf00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cf04:	3302      	adds	r3, #2
 800cf06:	e7c7      	b.n	800ce98 <_printf_common+0x58>
 800cf08:	2301      	movs	r3, #1
 800cf0a:	4622      	mov	r2, r4
 800cf0c:	4649      	mov	r1, r9
 800cf0e:	4638      	mov	r0, r7
 800cf10:	47c0      	blx	r8
 800cf12:	3001      	adds	r0, #1
 800cf14:	d0e6      	beq.n	800cee4 <_printf_common+0xa4>
 800cf16:	3601      	adds	r6, #1
 800cf18:	e7d9      	b.n	800cece <_printf_common+0x8e>
	...

0800cf1c <_printf_i>:
 800cf1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf20:	460c      	mov	r4, r1
 800cf22:	4691      	mov	r9, r2
 800cf24:	7e27      	ldrb	r7, [r4, #24]
 800cf26:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cf28:	2f78      	cmp	r7, #120	; 0x78
 800cf2a:	4680      	mov	r8, r0
 800cf2c:	469a      	mov	sl, r3
 800cf2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cf32:	d807      	bhi.n	800cf44 <_printf_i+0x28>
 800cf34:	2f62      	cmp	r7, #98	; 0x62
 800cf36:	d80a      	bhi.n	800cf4e <_printf_i+0x32>
 800cf38:	2f00      	cmp	r7, #0
 800cf3a:	f000 80d8 	beq.w	800d0ee <_printf_i+0x1d2>
 800cf3e:	2f58      	cmp	r7, #88	; 0x58
 800cf40:	f000 80a3 	beq.w	800d08a <_printf_i+0x16e>
 800cf44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cf48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cf4c:	e03a      	b.n	800cfc4 <_printf_i+0xa8>
 800cf4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cf52:	2b15      	cmp	r3, #21
 800cf54:	d8f6      	bhi.n	800cf44 <_printf_i+0x28>
 800cf56:	a001      	add	r0, pc, #4	; (adr r0, 800cf5c <_printf_i+0x40>)
 800cf58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800cf5c:	0800cfb5 	.word	0x0800cfb5
 800cf60:	0800cfc9 	.word	0x0800cfc9
 800cf64:	0800cf45 	.word	0x0800cf45
 800cf68:	0800cf45 	.word	0x0800cf45
 800cf6c:	0800cf45 	.word	0x0800cf45
 800cf70:	0800cf45 	.word	0x0800cf45
 800cf74:	0800cfc9 	.word	0x0800cfc9
 800cf78:	0800cf45 	.word	0x0800cf45
 800cf7c:	0800cf45 	.word	0x0800cf45
 800cf80:	0800cf45 	.word	0x0800cf45
 800cf84:	0800cf45 	.word	0x0800cf45
 800cf88:	0800d0d5 	.word	0x0800d0d5
 800cf8c:	0800cff9 	.word	0x0800cff9
 800cf90:	0800d0b7 	.word	0x0800d0b7
 800cf94:	0800cf45 	.word	0x0800cf45
 800cf98:	0800cf45 	.word	0x0800cf45
 800cf9c:	0800d0f7 	.word	0x0800d0f7
 800cfa0:	0800cf45 	.word	0x0800cf45
 800cfa4:	0800cff9 	.word	0x0800cff9
 800cfa8:	0800cf45 	.word	0x0800cf45
 800cfac:	0800cf45 	.word	0x0800cf45
 800cfb0:	0800d0bf 	.word	0x0800d0bf
 800cfb4:	680b      	ldr	r3, [r1, #0]
 800cfb6:	1d1a      	adds	r2, r3, #4
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	600a      	str	r2, [r1, #0]
 800cfbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cfc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	e0a3      	b.n	800d110 <_printf_i+0x1f4>
 800cfc8:	6825      	ldr	r5, [r4, #0]
 800cfca:	6808      	ldr	r0, [r1, #0]
 800cfcc:	062e      	lsls	r6, r5, #24
 800cfce:	f100 0304 	add.w	r3, r0, #4
 800cfd2:	d50a      	bpl.n	800cfea <_printf_i+0xce>
 800cfd4:	6805      	ldr	r5, [r0, #0]
 800cfd6:	600b      	str	r3, [r1, #0]
 800cfd8:	2d00      	cmp	r5, #0
 800cfda:	da03      	bge.n	800cfe4 <_printf_i+0xc8>
 800cfdc:	232d      	movs	r3, #45	; 0x2d
 800cfde:	426d      	negs	r5, r5
 800cfe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cfe4:	485e      	ldr	r0, [pc, #376]	; (800d160 <_printf_i+0x244>)
 800cfe6:	230a      	movs	r3, #10
 800cfe8:	e019      	b.n	800d01e <_printf_i+0x102>
 800cfea:	f015 0f40 	tst.w	r5, #64	; 0x40
 800cfee:	6805      	ldr	r5, [r0, #0]
 800cff0:	600b      	str	r3, [r1, #0]
 800cff2:	bf18      	it	ne
 800cff4:	b22d      	sxthne	r5, r5
 800cff6:	e7ef      	b.n	800cfd8 <_printf_i+0xbc>
 800cff8:	680b      	ldr	r3, [r1, #0]
 800cffa:	6825      	ldr	r5, [r4, #0]
 800cffc:	1d18      	adds	r0, r3, #4
 800cffe:	6008      	str	r0, [r1, #0]
 800d000:	0628      	lsls	r0, r5, #24
 800d002:	d501      	bpl.n	800d008 <_printf_i+0xec>
 800d004:	681d      	ldr	r5, [r3, #0]
 800d006:	e002      	b.n	800d00e <_printf_i+0xf2>
 800d008:	0669      	lsls	r1, r5, #25
 800d00a:	d5fb      	bpl.n	800d004 <_printf_i+0xe8>
 800d00c:	881d      	ldrh	r5, [r3, #0]
 800d00e:	4854      	ldr	r0, [pc, #336]	; (800d160 <_printf_i+0x244>)
 800d010:	2f6f      	cmp	r7, #111	; 0x6f
 800d012:	bf0c      	ite	eq
 800d014:	2308      	moveq	r3, #8
 800d016:	230a      	movne	r3, #10
 800d018:	2100      	movs	r1, #0
 800d01a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d01e:	6866      	ldr	r6, [r4, #4]
 800d020:	60a6      	str	r6, [r4, #8]
 800d022:	2e00      	cmp	r6, #0
 800d024:	bfa2      	ittt	ge
 800d026:	6821      	ldrge	r1, [r4, #0]
 800d028:	f021 0104 	bicge.w	r1, r1, #4
 800d02c:	6021      	strge	r1, [r4, #0]
 800d02e:	b90d      	cbnz	r5, 800d034 <_printf_i+0x118>
 800d030:	2e00      	cmp	r6, #0
 800d032:	d04d      	beq.n	800d0d0 <_printf_i+0x1b4>
 800d034:	4616      	mov	r6, r2
 800d036:	fbb5 f1f3 	udiv	r1, r5, r3
 800d03a:	fb03 5711 	mls	r7, r3, r1, r5
 800d03e:	5dc7      	ldrb	r7, [r0, r7]
 800d040:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d044:	462f      	mov	r7, r5
 800d046:	42bb      	cmp	r3, r7
 800d048:	460d      	mov	r5, r1
 800d04a:	d9f4      	bls.n	800d036 <_printf_i+0x11a>
 800d04c:	2b08      	cmp	r3, #8
 800d04e:	d10b      	bne.n	800d068 <_printf_i+0x14c>
 800d050:	6823      	ldr	r3, [r4, #0]
 800d052:	07df      	lsls	r7, r3, #31
 800d054:	d508      	bpl.n	800d068 <_printf_i+0x14c>
 800d056:	6923      	ldr	r3, [r4, #16]
 800d058:	6861      	ldr	r1, [r4, #4]
 800d05a:	4299      	cmp	r1, r3
 800d05c:	bfde      	ittt	le
 800d05e:	2330      	movle	r3, #48	; 0x30
 800d060:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d064:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800d068:	1b92      	subs	r2, r2, r6
 800d06a:	6122      	str	r2, [r4, #16]
 800d06c:	f8cd a000 	str.w	sl, [sp]
 800d070:	464b      	mov	r3, r9
 800d072:	aa03      	add	r2, sp, #12
 800d074:	4621      	mov	r1, r4
 800d076:	4640      	mov	r0, r8
 800d078:	f7ff fee2 	bl	800ce40 <_printf_common>
 800d07c:	3001      	adds	r0, #1
 800d07e:	d14c      	bne.n	800d11a <_printf_i+0x1fe>
 800d080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d084:	b004      	add	sp, #16
 800d086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d08a:	4835      	ldr	r0, [pc, #212]	; (800d160 <_printf_i+0x244>)
 800d08c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d090:	6823      	ldr	r3, [r4, #0]
 800d092:	680e      	ldr	r6, [r1, #0]
 800d094:	061f      	lsls	r7, r3, #24
 800d096:	f856 5b04 	ldr.w	r5, [r6], #4
 800d09a:	600e      	str	r6, [r1, #0]
 800d09c:	d514      	bpl.n	800d0c8 <_printf_i+0x1ac>
 800d09e:	07d9      	lsls	r1, r3, #31
 800d0a0:	bf44      	itt	mi
 800d0a2:	f043 0320 	orrmi.w	r3, r3, #32
 800d0a6:	6023      	strmi	r3, [r4, #0]
 800d0a8:	b91d      	cbnz	r5, 800d0b2 <_printf_i+0x196>
 800d0aa:	6823      	ldr	r3, [r4, #0]
 800d0ac:	f023 0320 	bic.w	r3, r3, #32
 800d0b0:	6023      	str	r3, [r4, #0]
 800d0b2:	2310      	movs	r3, #16
 800d0b4:	e7b0      	b.n	800d018 <_printf_i+0xfc>
 800d0b6:	6823      	ldr	r3, [r4, #0]
 800d0b8:	f043 0320 	orr.w	r3, r3, #32
 800d0bc:	6023      	str	r3, [r4, #0]
 800d0be:	2378      	movs	r3, #120	; 0x78
 800d0c0:	4828      	ldr	r0, [pc, #160]	; (800d164 <_printf_i+0x248>)
 800d0c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d0c6:	e7e3      	b.n	800d090 <_printf_i+0x174>
 800d0c8:	065e      	lsls	r6, r3, #25
 800d0ca:	bf48      	it	mi
 800d0cc:	b2ad      	uxthmi	r5, r5
 800d0ce:	e7e6      	b.n	800d09e <_printf_i+0x182>
 800d0d0:	4616      	mov	r6, r2
 800d0d2:	e7bb      	b.n	800d04c <_printf_i+0x130>
 800d0d4:	680b      	ldr	r3, [r1, #0]
 800d0d6:	6826      	ldr	r6, [r4, #0]
 800d0d8:	6960      	ldr	r0, [r4, #20]
 800d0da:	1d1d      	adds	r5, r3, #4
 800d0dc:	600d      	str	r5, [r1, #0]
 800d0de:	0635      	lsls	r5, r6, #24
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	d501      	bpl.n	800d0e8 <_printf_i+0x1cc>
 800d0e4:	6018      	str	r0, [r3, #0]
 800d0e6:	e002      	b.n	800d0ee <_printf_i+0x1d2>
 800d0e8:	0671      	lsls	r1, r6, #25
 800d0ea:	d5fb      	bpl.n	800d0e4 <_printf_i+0x1c8>
 800d0ec:	8018      	strh	r0, [r3, #0]
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	6123      	str	r3, [r4, #16]
 800d0f2:	4616      	mov	r6, r2
 800d0f4:	e7ba      	b.n	800d06c <_printf_i+0x150>
 800d0f6:	680b      	ldr	r3, [r1, #0]
 800d0f8:	1d1a      	adds	r2, r3, #4
 800d0fa:	600a      	str	r2, [r1, #0]
 800d0fc:	681e      	ldr	r6, [r3, #0]
 800d0fe:	6862      	ldr	r2, [r4, #4]
 800d100:	2100      	movs	r1, #0
 800d102:	4630      	mov	r0, r6
 800d104:	f7f3 f874 	bl	80001f0 <memchr>
 800d108:	b108      	cbz	r0, 800d10e <_printf_i+0x1f2>
 800d10a:	1b80      	subs	r0, r0, r6
 800d10c:	6060      	str	r0, [r4, #4]
 800d10e:	6863      	ldr	r3, [r4, #4]
 800d110:	6123      	str	r3, [r4, #16]
 800d112:	2300      	movs	r3, #0
 800d114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d118:	e7a8      	b.n	800d06c <_printf_i+0x150>
 800d11a:	6923      	ldr	r3, [r4, #16]
 800d11c:	4632      	mov	r2, r6
 800d11e:	4649      	mov	r1, r9
 800d120:	4640      	mov	r0, r8
 800d122:	47d0      	blx	sl
 800d124:	3001      	adds	r0, #1
 800d126:	d0ab      	beq.n	800d080 <_printf_i+0x164>
 800d128:	6823      	ldr	r3, [r4, #0]
 800d12a:	079b      	lsls	r3, r3, #30
 800d12c:	d413      	bmi.n	800d156 <_printf_i+0x23a>
 800d12e:	68e0      	ldr	r0, [r4, #12]
 800d130:	9b03      	ldr	r3, [sp, #12]
 800d132:	4298      	cmp	r0, r3
 800d134:	bfb8      	it	lt
 800d136:	4618      	movlt	r0, r3
 800d138:	e7a4      	b.n	800d084 <_printf_i+0x168>
 800d13a:	2301      	movs	r3, #1
 800d13c:	4632      	mov	r2, r6
 800d13e:	4649      	mov	r1, r9
 800d140:	4640      	mov	r0, r8
 800d142:	47d0      	blx	sl
 800d144:	3001      	adds	r0, #1
 800d146:	d09b      	beq.n	800d080 <_printf_i+0x164>
 800d148:	3501      	adds	r5, #1
 800d14a:	68e3      	ldr	r3, [r4, #12]
 800d14c:	9903      	ldr	r1, [sp, #12]
 800d14e:	1a5b      	subs	r3, r3, r1
 800d150:	42ab      	cmp	r3, r5
 800d152:	dcf2      	bgt.n	800d13a <_printf_i+0x21e>
 800d154:	e7eb      	b.n	800d12e <_printf_i+0x212>
 800d156:	2500      	movs	r5, #0
 800d158:	f104 0619 	add.w	r6, r4, #25
 800d15c:	e7f5      	b.n	800d14a <_printf_i+0x22e>
 800d15e:	bf00      	nop
 800d160:	080147e6 	.word	0x080147e6
 800d164:	080147f7 	.word	0x080147f7

0800d168 <_sbrk_r>:
 800d168:	b538      	push	{r3, r4, r5, lr}
 800d16a:	4d06      	ldr	r5, [pc, #24]	; (800d184 <_sbrk_r+0x1c>)
 800d16c:	2300      	movs	r3, #0
 800d16e:	4604      	mov	r4, r0
 800d170:	4608      	mov	r0, r1
 800d172:	602b      	str	r3, [r5, #0]
 800d174:	f7f8 fbf6 	bl	8005964 <_sbrk>
 800d178:	1c43      	adds	r3, r0, #1
 800d17a:	d102      	bne.n	800d182 <_sbrk_r+0x1a>
 800d17c:	682b      	ldr	r3, [r5, #0]
 800d17e:	b103      	cbz	r3, 800d182 <_sbrk_r+0x1a>
 800d180:	6023      	str	r3, [r4, #0]
 800d182:	bd38      	pop	{r3, r4, r5, pc}
 800d184:	20001eb4 	.word	0x20001eb4

0800d188 <siprintf>:
 800d188:	b40e      	push	{r1, r2, r3}
 800d18a:	b500      	push	{lr}
 800d18c:	b09c      	sub	sp, #112	; 0x70
 800d18e:	ab1d      	add	r3, sp, #116	; 0x74
 800d190:	9002      	str	r0, [sp, #8]
 800d192:	9006      	str	r0, [sp, #24]
 800d194:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d198:	4809      	ldr	r0, [pc, #36]	; (800d1c0 <siprintf+0x38>)
 800d19a:	9107      	str	r1, [sp, #28]
 800d19c:	9104      	str	r1, [sp, #16]
 800d19e:	4909      	ldr	r1, [pc, #36]	; (800d1c4 <siprintf+0x3c>)
 800d1a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1a4:	9105      	str	r1, [sp, #20]
 800d1a6:	6800      	ldr	r0, [r0, #0]
 800d1a8:	9301      	str	r3, [sp, #4]
 800d1aa:	a902      	add	r1, sp, #8
 800d1ac:	f001 fb6e 	bl	800e88c <_svfiprintf_r>
 800d1b0:	9b02      	ldr	r3, [sp, #8]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	701a      	strb	r2, [r3, #0]
 800d1b6:	b01c      	add	sp, #112	; 0x70
 800d1b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1bc:	b003      	add	sp, #12
 800d1be:	4770      	bx	lr
 800d1c0:	20000078 	.word	0x20000078
 800d1c4:	ffff0208 	.word	0xffff0208

0800d1c8 <strchr>:
 800d1c8:	b2c9      	uxtb	r1, r1
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1d0:	b11a      	cbz	r2, 800d1da <strchr+0x12>
 800d1d2:	428a      	cmp	r2, r1
 800d1d4:	d1f9      	bne.n	800d1ca <strchr+0x2>
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	4770      	bx	lr
 800d1da:	2900      	cmp	r1, #0
 800d1dc:	bf18      	it	ne
 800d1de:	2300      	movne	r3, #0
 800d1e0:	e7f9      	b.n	800d1d6 <strchr+0xe>

0800d1e2 <strncmp>:
 800d1e2:	b510      	push	{r4, lr}
 800d1e4:	b16a      	cbz	r2, 800d202 <strncmp+0x20>
 800d1e6:	3901      	subs	r1, #1
 800d1e8:	1884      	adds	r4, r0, r2
 800d1ea:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d1ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d1f2:	4293      	cmp	r3, r2
 800d1f4:	d103      	bne.n	800d1fe <strncmp+0x1c>
 800d1f6:	42a0      	cmp	r0, r4
 800d1f8:	d001      	beq.n	800d1fe <strncmp+0x1c>
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d1f5      	bne.n	800d1ea <strncmp+0x8>
 800d1fe:	1a98      	subs	r0, r3, r2
 800d200:	bd10      	pop	{r4, pc}
 800d202:	4610      	mov	r0, r2
 800d204:	e7fc      	b.n	800d200 <strncmp+0x1e>

0800d206 <strstr>:
 800d206:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d208:	780c      	ldrb	r4, [r1, #0]
 800d20a:	b164      	cbz	r4, 800d226 <strstr+0x20>
 800d20c:	4603      	mov	r3, r0
 800d20e:	781a      	ldrb	r2, [r3, #0]
 800d210:	4618      	mov	r0, r3
 800d212:	1c5e      	adds	r6, r3, #1
 800d214:	b90a      	cbnz	r2, 800d21a <strstr+0x14>
 800d216:	4610      	mov	r0, r2
 800d218:	e005      	b.n	800d226 <strstr+0x20>
 800d21a:	4294      	cmp	r4, r2
 800d21c:	d108      	bne.n	800d230 <strstr+0x2a>
 800d21e:	460d      	mov	r5, r1
 800d220:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800d224:	b902      	cbnz	r2, 800d228 <strstr+0x22>
 800d226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d228:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800d22c:	4297      	cmp	r7, r2
 800d22e:	d0f7      	beq.n	800d220 <strstr+0x1a>
 800d230:	4633      	mov	r3, r6
 800d232:	e7ec      	b.n	800d20e <strstr+0x8>

0800d234 <_strtol_l.isra.0>:
 800d234:	2b01      	cmp	r3, #1
 800d236:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d23a:	d001      	beq.n	800d240 <_strtol_l.isra.0+0xc>
 800d23c:	2b24      	cmp	r3, #36	; 0x24
 800d23e:	d906      	bls.n	800d24e <_strtol_l.isra.0+0x1a>
 800d240:	f7ff fa1e 	bl	800c680 <__errno>
 800d244:	2316      	movs	r3, #22
 800d246:	6003      	str	r3, [r0, #0]
 800d248:	2000      	movs	r0, #0
 800d24a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d24e:	4f3a      	ldr	r7, [pc, #232]	; (800d338 <_strtol_l.isra.0+0x104>)
 800d250:	468e      	mov	lr, r1
 800d252:	4676      	mov	r6, lr
 800d254:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800d258:	5de5      	ldrb	r5, [r4, r7]
 800d25a:	f015 0508 	ands.w	r5, r5, #8
 800d25e:	d1f8      	bne.n	800d252 <_strtol_l.isra.0+0x1e>
 800d260:	2c2d      	cmp	r4, #45	; 0x2d
 800d262:	d134      	bne.n	800d2ce <_strtol_l.isra.0+0x9a>
 800d264:	f89e 4000 	ldrb.w	r4, [lr]
 800d268:	f04f 0801 	mov.w	r8, #1
 800d26c:	f106 0e02 	add.w	lr, r6, #2
 800d270:	2b00      	cmp	r3, #0
 800d272:	d05c      	beq.n	800d32e <_strtol_l.isra.0+0xfa>
 800d274:	2b10      	cmp	r3, #16
 800d276:	d10c      	bne.n	800d292 <_strtol_l.isra.0+0x5e>
 800d278:	2c30      	cmp	r4, #48	; 0x30
 800d27a:	d10a      	bne.n	800d292 <_strtol_l.isra.0+0x5e>
 800d27c:	f89e 4000 	ldrb.w	r4, [lr]
 800d280:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d284:	2c58      	cmp	r4, #88	; 0x58
 800d286:	d14d      	bne.n	800d324 <_strtol_l.isra.0+0xf0>
 800d288:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800d28c:	2310      	movs	r3, #16
 800d28e:	f10e 0e02 	add.w	lr, lr, #2
 800d292:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800d296:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800d29a:	2600      	movs	r6, #0
 800d29c:	fbbc f9f3 	udiv	r9, ip, r3
 800d2a0:	4635      	mov	r5, r6
 800d2a2:	fb03 ca19 	mls	sl, r3, r9, ip
 800d2a6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800d2aa:	2f09      	cmp	r7, #9
 800d2ac:	d818      	bhi.n	800d2e0 <_strtol_l.isra.0+0xac>
 800d2ae:	463c      	mov	r4, r7
 800d2b0:	42a3      	cmp	r3, r4
 800d2b2:	dd24      	ble.n	800d2fe <_strtol_l.isra.0+0xca>
 800d2b4:	2e00      	cmp	r6, #0
 800d2b6:	db1f      	blt.n	800d2f8 <_strtol_l.isra.0+0xc4>
 800d2b8:	45a9      	cmp	r9, r5
 800d2ba:	d31d      	bcc.n	800d2f8 <_strtol_l.isra.0+0xc4>
 800d2bc:	d101      	bne.n	800d2c2 <_strtol_l.isra.0+0x8e>
 800d2be:	45a2      	cmp	sl, r4
 800d2c0:	db1a      	blt.n	800d2f8 <_strtol_l.isra.0+0xc4>
 800d2c2:	fb05 4503 	mla	r5, r5, r3, r4
 800d2c6:	2601      	movs	r6, #1
 800d2c8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800d2cc:	e7eb      	b.n	800d2a6 <_strtol_l.isra.0+0x72>
 800d2ce:	2c2b      	cmp	r4, #43	; 0x2b
 800d2d0:	bf08      	it	eq
 800d2d2:	f89e 4000 	ldrbeq.w	r4, [lr]
 800d2d6:	46a8      	mov	r8, r5
 800d2d8:	bf08      	it	eq
 800d2da:	f106 0e02 	addeq.w	lr, r6, #2
 800d2de:	e7c7      	b.n	800d270 <_strtol_l.isra.0+0x3c>
 800d2e0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800d2e4:	2f19      	cmp	r7, #25
 800d2e6:	d801      	bhi.n	800d2ec <_strtol_l.isra.0+0xb8>
 800d2e8:	3c37      	subs	r4, #55	; 0x37
 800d2ea:	e7e1      	b.n	800d2b0 <_strtol_l.isra.0+0x7c>
 800d2ec:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800d2f0:	2f19      	cmp	r7, #25
 800d2f2:	d804      	bhi.n	800d2fe <_strtol_l.isra.0+0xca>
 800d2f4:	3c57      	subs	r4, #87	; 0x57
 800d2f6:	e7db      	b.n	800d2b0 <_strtol_l.isra.0+0x7c>
 800d2f8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800d2fc:	e7e4      	b.n	800d2c8 <_strtol_l.isra.0+0x94>
 800d2fe:	2e00      	cmp	r6, #0
 800d300:	da05      	bge.n	800d30e <_strtol_l.isra.0+0xda>
 800d302:	2322      	movs	r3, #34	; 0x22
 800d304:	6003      	str	r3, [r0, #0]
 800d306:	4665      	mov	r5, ip
 800d308:	b942      	cbnz	r2, 800d31c <_strtol_l.isra.0+0xe8>
 800d30a:	4628      	mov	r0, r5
 800d30c:	e79d      	b.n	800d24a <_strtol_l.isra.0+0x16>
 800d30e:	f1b8 0f00 	cmp.w	r8, #0
 800d312:	d000      	beq.n	800d316 <_strtol_l.isra.0+0xe2>
 800d314:	426d      	negs	r5, r5
 800d316:	2a00      	cmp	r2, #0
 800d318:	d0f7      	beq.n	800d30a <_strtol_l.isra.0+0xd6>
 800d31a:	b10e      	cbz	r6, 800d320 <_strtol_l.isra.0+0xec>
 800d31c:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800d320:	6011      	str	r1, [r2, #0]
 800d322:	e7f2      	b.n	800d30a <_strtol_l.isra.0+0xd6>
 800d324:	2430      	movs	r4, #48	; 0x30
 800d326:	2b00      	cmp	r3, #0
 800d328:	d1b3      	bne.n	800d292 <_strtol_l.isra.0+0x5e>
 800d32a:	2308      	movs	r3, #8
 800d32c:	e7b1      	b.n	800d292 <_strtol_l.isra.0+0x5e>
 800d32e:	2c30      	cmp	r4, #48	; 0x30
 800d330:	d0a4      	beq.n	800d27c <_strtol_l.isra.0+0x48>
 800d332:	230a      	movs	r3, #10
 800d334:	e7ad      	b.n	800d292 <_strtol_l.isra.0+0x5e>
 800d336:	bf00      	nop
 800d338:	080146cd 	.word	0x080146cd

0800d33c <strtol>:
 800d33c:	4613      	mov	r3, r2
 800d33e:	460a      	mov	r2, r1
 800d340:	4601      	mov	r1, r0
 800d342:	4802      	ldr	r0, [pc, #8]	; (800d34c <strtol+0x10>)
 800d344:	6800      	ldr	r0, [r0, #0]
 800d346:	f7ff bf75 	b.w	800d234 <_strtol_l.isra.0>
 800d34a:	bf00      	nop
 800d34c:	20000078 	.word	0x20000078

0800d350 <_vsniprintf_r>:
 800d350:	b530      	push	{r4, r5, lr}
 800d352:	1e14      	subs	r4, r2, #0
 800d354:	4605      	mov	r5, r0
 800d356:	b09b      	sub	sp, #108	; 0x6c
 800d358:	4618      	mov	r0, r3
 800d35a:	da05      	bge.n	800d368 <_vsniprintf_r+0x18>
 800d35c:	238b      	movs	r3, #139	; 0x8b
 800d35e:	602b      	str	r3, [r5, #0]
 800d360:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d364:	b01b      	add	sp, #108	; 0x6c
 800d366:	bd30      	pop	{r4, r5, pc}
 800d368:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d36c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d370:	bf14      	ite	ne
 800d372:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800d376:	4623      	moveq	r3, r4
 800d378:	9302      	str	r3, [sp, #8]
 800d37a:	9305      	str	r3, [sp, #20]
 800d37c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d380:	9100      	str	r1, [sp, #0]
 800d382:	9104      	str	r1, [sp, #16]
 800d384:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d388:	4602      	mov	r2, r0
 800d38a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d38c:	4669      	mov	r1, sp
 800d38e:	4628      	mov	r0, r5
 800d390:	f001 fa7c 	bl	800e88c <_svfiprintf_r>
 800d394:	1c43      	adds	r3, r0, #1
 800d396:	bfbc      	itt	lt
 800d398:	238b      	movlt	r3, #139	; 0x8b
 800d39a:	602b      	strlt	r3, [r5, #0]
 800d39c:	2c00      	cmp	r4, #0
 800d39e:	d0e1      	beq.n	800d364 <_vsniprintf_r+0x14>
 800d3a0:	9b00      	ldr	r3, [sp, #0]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	701a      	strb	r2, [r3, #0]
 800d3a6:	e7dd      	b.n	800d364 <_vsniprintf_r+0x14>

0800d3a8 <vsniprintf>:
 800d3a8:	b507      	push	{r0, r1, r2, lr}
 800d3aa:	9300      	str	r3, [sp, #0]
 800d3ac:	4613      	mov	r3, r2
 800d3ae:	460a      	mov	r2, r1
 800d3b0:	4601      	mov	r1, r0
 800d3b2:	4803      	ldr	r0, [pc, #12]	; (800d3c0 <vsniprintf+0x18>)
 800d3b4:	6800      	ldr	r0, [r0, #0]
 800d3b6:	f7ff ffcb 	bl	800d350 <_vsniprintf_r>
 800d3ba:	b003      	add	sp, #12
 800d3bc:	f85d fb04 	ldr.w	pc, [sp], #4
 800d3c0:	20000078 	.word	0x20000078

0800d3c4 <quorem>:
 800d3c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c8:	6903      	ldr	r3, [r0, #16]
 800d3ca:	690c      	ldr	r4, [r1, #16]
 800d3cc:	42a3      	cmp	r3, r4
 800d3ce:	4607      	mov	r7, r0
 800d3d0:	f2c0 8081 	blt.w	800d4d6 <quorem+0x112>
 800d3d4:	3c01      	subs	r4, #1
 800d3d6:	f101 0814 	add.w	r8, r1, #20
 800d3da:	f100 0514 	add.w	r5, r0, #20
 800d3de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d3e2:	9301      	str	r3, [sp, #4]
 800d3e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d3e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d3ec:	3301      	adds	r3, #1
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d3f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d3f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d3fc:	d331      	bcc.n	800d462 <quorem+0x9e>
 800d3fe:	f04f 0e00 	mov.w	lr, #0
 800d402:	4640      	mov	r0, r8
 800d404:	46ac      	mov	ip, r5
 800d406:	46f2      	mov	sl, lr
 800d408:	f850 2b04 	ldr.w	r2, [r0], #4
 800d40c:	b293      	uxth	r3, r2
 800d40e:	fb06 e303 	mla	r3, r6, r3, lr
 800d412:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d416:	b29b      	uxth	r3, r3
 800d418:	ebaa 0303 	sub.w	r3, sl, r3
 800d41c:	0c12      	lsrs	r2, r2, #16
 800d41e:	f8dc a000 	ldr.w	sl, [ip]
 800d422:	fb06 e202 	mla	r2, r6, r2, lr
 800d426:	fa13 f38a 	uxtah	r3, r3, sl
 800d42a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d42e:	fa1f fa82 	uxth.w	sl, r2
 800d432:	f8dc 2000 	ldr.w	r2, [ip]
 800d436:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d43a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d43e:	b29b      	uxth	r3, r3
 800d440:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d444:	4581      	cmp	r9, r0
 800d446:	f84c 3b04 	str.w	r3, [ip], #4
 800d44a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d44e:	d2db      	bcs.n	800d408 <quorem+0x44>
 800d450:	f855 300b 	ldr.w	r3, [r5, fp]
 800d454:	b92b      	cbnz	r3, 800d462 <quorem+0x9e>
 800d456:	9b01      	ldr	r3, [sp, #4]
 800d458:	3b04      	subs	r3, #4
 800d45a:	429d      	cmp	r5, r3
 800d45c:	461a      	mov	r2, r3
 800d45e:	d32e      	bcc.n	800d4be <quorem+0xfa>
 800d460:	613c      	str	r4, [r7, #16]
 800d462:	4638      	mov	r0, r7
 800d464:	f001 f8b6 	bl	800e5d4 <__mcmp>
 800d468:	2800      	cmp	r0, #0
 800d46a:	db24      	blt.n	800d4b6 <quorem+0xf2>
 800d46c:	3601      	adds	r6, #1
 800d46e:	4628      	mov	r0, r5
 800d470:	f04f 0c00 	mov.w	ip, #0
 800d474:	f858 2b04 	ldr.w	r2, [r8], #4
 800d478:	f8d0 e000 	ldr.w	lr, [r0]
 800d47c:	b293      	uxth	r3, r2
 800d47e:	ebac 0303 	sub.w	r3, ip, r3
 800d482:	0c12      	lsrs	r2, r2, #16
 800d484:	fa13 f38e 	uxtah	r3, r3, lr
 800d488:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d48c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d490:	b29b      	uxth	r3, r3
 800d492:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d496:	45c1      	cmp	r9, r8
 800d498:	f840 3b04 	str.w	r3, [r0], #4
 800d49c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d4a0:	d2e8      	bcs.n	800d474 <quorem+0xb0>
 800d4a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4aa:	b922      	cbnz	r2, 800d4b6 <quorem+0xf2>
 800d4ac:	3b04      	subs	r3, #4
 800d4ae:	429d      	cmp	r5, r3
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	d30a      	bcc.n	800d4ca <quorem+0x106>
 800d4b4:	613c      	str	r4, [r7, #16]
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	b003      	add	sp, #12
 800d4ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4be:	6812      	ldr	r2, [r2, #0]
 800d4c0:	3b04      	subs	r3, #4
 800d4c2:	2a00      	cmp	r2, #0
 800d4c4:	d1cc      	bne.n	800d460 <quorem+0x9c>
 800d4c6:	3c01      	subs	r4, #1
 800d4c8:	e7c7      	b.n	800d45a <quorem+0x96>
 800d4ca:	6812      	ldr	r2, [r2, #0]
 800d4cc:	3b04      	subs	r3, #4
 800d4ce:	2a00      	cmp	r2, #0
 800d4d0:	d1f0      	bne.n	800d4b4 <quorem+0xf0>
 800d4d2:	3c01      	subs	r4, #1
 800d4d4:	e7eb      	b.n	800d4ae <quorem+0xea>
 800d4d6:	2000      	movs	r0, #0
 800d4d8:	e7ee      	b.n	800d4b8 <quorem+0xf4>
 800d4da:	0000      	movs	r0, r0
 800d4dc:	0000      	movs	r0, r0
	...

0800d4e0 <_dtoa_r>:
 800d4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4e4:	ed2d 8b02 	vpush	{d8}
 800d4e8:	ec57 6b10 	vmov	r6, r7, d0
 800d4ec:	b095      	sub	sp, #84	; 0x54
 800d4ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d4f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d4f4:	9105      	str	r1, [sp, #20]
 800d4f6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d4fa:	4604      	mov	r4, r0
 800d4fc:	9209      	str	r2, [sp, #36]	; 0x24
 800d4fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800d500:	b975      	cbnz	r5, 800d520 <_dtoa_r+0x40>
 800d502:	2010      	movs	r0, #16
 800d504:	f7ff f8e6 	bl	800c6d4 <malloc>
 800d508:	4602      	mov	r2, r0
 800d50a:	6260      	str	r0, [r4, #36]	; 0x24
 800d50c:	b920      	cbnz	r0, 800d518 <_dtoa_r+0x38>
 800d50e:	4bb2      	ldr	r3, [pc, #712]	; (800d7d8 <_dtoa_r+0x2f8>)
 800d510:	21ea      	movs	r1, #234	; 0xea
 800d512:	48b2      	ldr	r0, [pc, #712]	; (800d7dc <_dtoa_r+0x2fc>)
 800d514:	f001 faba 	bl	800ea8c <__assert_func>
 800d518:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d51c:	6005      	str	r5, [r0, #0]
 800d51e:	60c5      	str	r5, [r0, #12]
 800d520:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d522:	6819      	ldr	r1, [r3, #0]
 800d524:	b151      	cbz	r1, 800d53c <_dtoa_r+0x5c>
 800d526:	685a      	ldr	r2, [r3, #4]
 800d528:	604a      	str	r2, [r1, #4]
 800d52a:	2301      	movs	r3, #1
 800d52c:	4093      	lsls	r3, r2
 800d52e:	608b      	str	r3, [r1, #8]
 800d530:	4620      	mov	r0, r4
 800d532:	f000 fe11 	bl	800e158 <_Bfree>
 800d536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d538:	2200      	movs	r2, #0
 800d53a:	601a      	str	r2, [r3, #0]
 800d53c:	1e3b      	subs	r3, r7, #0
 800d53e:	bfb9      	ittee	lt
 800d540:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d544:	9303      	strlt	r3, [sp, #12]
 800d546:	2300      	movge	r3, #0
 800d548:	f8c8 3000 	strge.w	r3, [r8]
 800d54c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d550:	4ba3      	ldr	r3, [pc, #652]	; (800d7e0 <_dtoa_r+0x300>)
 800d552:	bfbc      	itt	lt
 800d554:	2201      	movlt	r2, #1
 800d556:	f8c8 2000 	strlt.w	r2, [r8]
 800d55a:	ea33 0309 	bics.w	r3, r3, r9
 800d55e:	d11b      	bne.n	800d598 <_dtoa_r+0xb8>
 800d560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d562:	f242 730f 	movw	r3, #9999	; 0x270f
 800d566:	6013      	str	r3, [r2, #0]
 800d568:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d56c:	4333      	orrs	r3, r6
 800d56e:	f000 857a 	beq.w	800e066 <_dtoa_r+0xb86>
 800d572:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d574:	b963      	cbnz	r3, 800d590 <_dtoa_r+0xb0>
 800d576:	4b9b      	ldr	r3, [pc, #620]	; (800d7e4 <_dtoa_r+0x304>)
 800d578:	e024      	b.n	800d5c4 <_dtoa_r+0xe4>
 800d57a:	4b9b      	ldr	r3, [pc, #620]	; (800d7e8 <_dtoa_r+0x308>)
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	3308      	adds	r3, #8
 800d580:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d582:	6013      	str	r3, [r2, #0]
 800d584:	9800      	ldr	r0, [sp, #0]
 800d586:	b015      	add	sp, #84	; 0x54
 800d588:	ecbd 8b02 	vpop	{d8}
 800d58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d590:	4b94      	ldr	r3, [pc, #592]	; (800d7e4 <_dtoa_r+0x304>)
 800d592:	9300      	str	r3, [sp, #0]
 800d594:	3303      	adds	r3, #3
 800d596:	e7f3      	b.n	800d580 <_dtoa_r+0xa0>
 800d598:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d59c:	2200      	movs	r2, #0
 800d59e:	ec51 0b17 	vmov	r0, r1, d7
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d5a8:	f7f3 fa96 	bl	8000ad8 <__aeabi_dcmpeq>
 800d5ac:	4680      	mov	r8, r0
 800d5ae:	b158      	cbz	r0, 800d5c8 <_dtoa_r+0xe8>
 800d5b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	6013      	str	r3, [r2, #0]
 800d5b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	f000 8551 	beq.w	800e060 <_dtoa_r+0xb80>
 800d5be:	488b      	ldr	r0, [pc, #556]	; (800d7ec <_dtoa_r+0x30c>)
 800d5c0:	6018      	str	r0, [r3, #0]
 800d5c2:	1e43      	subs	r3, r0, #1
 800d5c4:	9300      	str	r3, [sp, #0]
 800d5c6:	e7dd      	b.n	800d584 <_dtoa_r+0xa4>
 800d5c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d5cc:	aa12      	add	r2, sp, #72	; 0x48
 800d5ce:	a913      	add	r1, sp, #76	; 0x4c
 800d5d0:	4620      	mov	r0, r4
 800d5d2:	f001 f8a3 	bl	800e71c <__d2b>
 800d5d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d5da:	4683      	mov	fp, r0
 800d5dc:	2d00      	cmp	r5, #0
 800d5de:	d07c      	beq.n	800d6da <_dtoa_r+0x1fa>
 800d5e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800d5e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d5ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800d5ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d5f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d5f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d5fa:	4b7d      	ldr	r3, [pc, #500]	; (800d7f0 <_dtoa_r+0x310>)
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	4630      	mov	r0, r6
 800d600:	4639      	mov	r1, r7
 800d602:	f7f2 fe49 	bl	8000298 <__aeabi_dsub>
 800d606:	a36e      	add	r3, pc, #440	; (adr r3, 800d7c0 <_dtoa_r+0x2e0>)
 800d608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60c:	f7f2 fffc 	bl	8000608 <__aeabi_dmul>
 800d610:	a36d      	add	r3, pc, #436	; (adr r3, 800d7c8 <_dtoa_r+0x2e8>)
 800d612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d616:	f7f2 fe41 	bl	800029c <__adddf3>
 800d61a:	4606      	mov	r6, r0
 800d61c:	4628      	mov	r0, r5
 800d61e:	460f      	mov	r7, r1
 800d620:	f7f2 ff88 	bl	8000534 <__aeabi_i2d>
 800d624:	a36a      	add	r3, pc, #424	; (adr r3, 800d7d0 <_dtoa_r+0x2f0>)
 800d626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62a:	f7f2 ffed 	bl	8000608 <__aeabi_dmul>
 800d62e:	4602      	mov	r2, r0
 800d630:	460b      	mov	r3, r1
 800d632:	4630      	mov	r0, r6
 800d634:	4639      	mov	r1, r7
 800d636:	f7f2 fe31 	bl	800029c <__adddf3>
 800d63a:	4606      	mov	r6, r0
 800d63c:	460f      	mov	r7, r1
 800d63e:	f7f3 fa93 	bl	8000b68 <__aeabi_d2iz>
 800d642:	2200      	movs	r2, #0
 800d644:	4682      	mov	sl, r0
 800d646:	2300      	movs	r3, #0
 800d648:	4630      	mov	r0, r6
 800d64a:	4639      	mov	r1, r7
 800d64c:	f7f3 fa4e 	bl	8000aec <__aeabi_dcmplt>
 800d650:	b148      	cbz	r0, 800d666 <_dtoa_r+0x186>
 800d652:	4650      	mov	r0, sl
 800d654:	f7f2 ff6e 	bl	8000534 <__aeabi_i2d>
 800d658:	4632      	mov	r2, r6
 800d65a:	463b      	mov	r3, r7
 800d65c:	f7f3 fa3c 	bl	8000ad8 <__aeabi_dcmpeq>
 800d660:	b908      	cbnz	r0, 800d666 <_dtoa_r+0x186>
 800d662:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d666:	f1ba 0f16 	cmp.w	sl, #22
 800d66a:	d854      	bhi.n	800d716 <_dtoa_r+0x236>
 800d66c:	4b61      	ldr	r3, [pc, #388]	; (800d7f4 <_dtoa_r+0x314>)
 800d66e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d676:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d67a:	f7f3 fa37 	bl	8000aec <__aeabi_dcmplt>
 800d67e:	2800      	cmp	r0, #0
 800d680:	d04b      	beq.n	800d71a <_dtoa_r+0x23a>
 800d682:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d686:	2300      	movs	r3, #0
 800d688:	930e      	str	r3, [sp, #56]	; 0x38
 800d68a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d68c:	1b5d      	subs	r5, r3, r5
 800d68e:	1e6b      	subs	r3, r5, #1
 800d690:	9304      	str	r3, [sp, #16]
 800d692:	bf43      	ittte	mi
 800d694:	2300      	movmi	r3, #0
 800d696:	f1c5 0801 	rsbmi	r8, r5, #1
 800d69a:	9304      	strmi	r3, [sp, #16]
 800d69c:	f04f 0800 	movpl.w	r8, #0
 800d6a0:	f1ba 0f00 	cmp.w	sl, #0
 800d6a4:	db3b      	blt.n	800d71e <_dtoa_r+0x23e>
 800d6a6:	9b04      	ldr	r3, [sp, #16]
 800d6a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800d6ac:	4453      	add	r3, sl
 800d6ae:	9304      	str	r3, [sp, #16]
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	9306      	str	r3, [sp, #24]
 800d6b4:	9b05      	ldr	r3, [sp, #20]
 800d6b6:	2b09      	cmp	r3, #9
 800d6b8:	d869      	bhi.n	800d78e <_dtoa_r+0x2ae>
 800d6ba:	2b05      	cmp	r3, #5
 800d6bc:	bfc4      	itt	gt
 800d6be:	3b04      	subgt	r3, #4
 800d6c0:	9305      	strgt	r3, [sp, #20]
 800d6c2:	9b05      	ldr	r3, [sp, #20]
 800d6c4:	f1a3 0302 	sub.w	r3, r3, #2
 800d6c8:	bfcc      	ite	gt
 800d6ca:	2500      	movgt	r5, #0
 800d6cc:	2501      	movle	r5, #1
 800d6ce:	2b03      	cmp	r3, #3
 800d6d0:	d869      	bhi.n	800d7a6 <_dtoa_r+0x2c6>
 800d6d2:	e8df f003 	tbb	[pc, r3]
 800d6d6:	4e2c      	.short	0x4e2c
 800d6d8:	5a4c      	.short	0x5a4c
 800d6da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d6de:	441d      	add	r5, r3
 800d6e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d6e4:	2b20      	cmp	r3, #32
 800d6e6:	bfc1      	itttt	gt
 800d6e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d6ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d6f0:	fa09 f303 	lslgt.w	r3, r9, r3
 800d6f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d6f8:	bfda      	itte	le
 800d6fa:	f1c3 0320 	rsble	r3, r3, #32
 800d6fe:	fa06 f003 	lslle.w	r0, r6, r3
 800d702:	4318      	orrgt	r0, r3
 800d704:	f7f2 ff06 	bl	8000514 <__aeabi_ui2d>
 800d708:	2301      	movs	r3, #1
 800d70a:	4606      	mov	r6, r0
 800d70c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d710:	3d01      	subs	r5, #1
 800d712:	9310      	str	r3, [sp, #64]	; 0x40
 800d714:	e771      	b.n	800d5fa <_dtoa_r+0x11a>
 800d716:	2301      	movs	r3, #1
 800d718:	e7b6      	b.n	800d688 <_dtoa_r+0x1a8>
 800d71a:	900e      	str	r0, [sp, #56]	; 0x38
 800d71c:	e7b5      	b.n	800d68a <_dtoa_r+0x1aa>
 800d71e:	f1ca 0300 	rsb	r3, sl, #0
 800d722:	9306      	str	r3, [sp, #24]
 800d724:	2300      	movs	r3, #0
 800d726:	eba8 080a 	sub.w	r8, r8, sl
 800d72a:	930d      	str	r3, [sp, #52]	; 0x34
 800d72c:	e7c2      	b.n	800d6b4 <_dtoa_r+0x1d4>
 800d72e:	2300      	movs	r3, #0
 800d730:	9308      	str	r3, [sp, #32]
 800d732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d734:	2b00      	cmp	r3, #0
 800d736:	dc39      	bgt.n	800d7ac <_dtoa_r+0x2cc>
 800d738:	f04f 0901 	mov.w	r9, #1
 800d73c:	f8cd 9004 	str.w	r9, [sp, #4]
 800d740:	464b      	mov	r3, r9
 800d742:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d746:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d748:	2200      	movs	r2, #0
 800d74a:	6042      	str	r2, [r0, #4]
 800d74c:	2204      	movs	r2, #4
 800d74e:	f102 0614 	add.w	r6, r2, #20
 800d752:	429e      	cmp	r6, r3
 800d754:	6841      	ldr	r1, [r0, #4]
 800d756:	d92f      	bls.n	800d7b8 <_dtoa_r+0x2d8>
 800d758:	4620      	mov	r0, r4
 800d75a:	f000 fcbd 	bl	800e0d8 <_Balloc>
 800d75e:	9000      	str	r0, [sp, #0]
 800d760:	2800      	cmp	r0, #0
 800d762:	d14b      	bne.n	800d7fc <_dtoa_r+0x31c>
 800d764:	4b24      	ldr	r3, [pc, #144]	; (800d7f8 <_dtoa_r+0x318>)
 800d766:	4602      	mov	r2, r0
 800d768:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d76c:	e6d1      	b.n	800d512 <_dtoa_r+0x32>
 800d76e:	2301      	movs	r3, #1
 800d770:	e7de      	b.n	800d730 <_dtoa_r+0x250>
 800d772:	2300      	movs	r3, #0
 800d774:	9308      	str	r3, [sp, #32]
 800d776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d778:	eb0a 0903 	add.w	r9, sl, r3
 800d77c:	f109 0301 	add.w	r3, r9, #1
 800d780:	2b01      	cmp	r3, #1
 800d782:	9301      	str	r3, [sp, #4]
 800d784:	bfb8      	it	lt
 800d786:	2301      	movlt	r3, #1
 800d788:	e7dd      	b.n	800d746 <_dtoa_r+0x266>
 800d78a:	2301      	movs	r3, #1
 800d78c:	e7f2      	b.n	800d774 <_dtoa_r+0x294>
 800d78e:	2501      	movs	r5, #1
 800d790:	2300      	movs	r3, #0
 800d792:	9305      	str	r3, [sp, #20]
 800d794:	9508      	str	r5, [sp, #32]
 800d796:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800d79a:	2200      	movs	r2, #0
 800d79c:	f8cd 9004 	str.w	r9, [sp, #4]
 800d7a0:	2312      	movs	r3, #18
 800d7a2:	9209      	str	r2, [sp, #36]	; 0x24
 800d7a4:	e7cf      	b.n	800d746 <_dtoa_r+0x266>
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	9308      	str	r3, [sp, #32]
 800d7aa:	e7f4      	b.n	800d796 <_dtoa_r+0x2b6>
 800d7ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d7b0:	f8cd 9004 	str.w	r9, [sp, #4]
 800d7b4:	464b      	mov	r3, r9
 800d7b6:	e7c6      	b.n	800d746 <_dtoa_r+0x266>
 800d7b8:	3101      	adds	r1, #1
 800d7ba:	6041      	str	r1, [r0, #4]
 800d7bc:	0052      	lsls	r2, r2, #1
 800d7be:	e7c6      	b.n	800d74e <_dtoa_r+0x26e>
 800d7c0:	636f4361 	.word	0x636f4361
 800d7c4:	3fd287a7 	.word	0x3fd287a7
 800d7c8:	8b60c8b3 	.word	0x8b60c8b3
 800d7cc:	3fc68a28 	.word	0x3fc68a28
 800d7d0:	509f79fb 	.word	0x509f79fb
 800d7d4:	3fd34413 	.word	0x3fd34413
 800d7d8:	08014815 	.word	0x08014815
 800d7dc:	0801482c 	.word	0x0801482c
 800d7e0:	7ff00000 	.word	0x7ff00000
 800d7e4:	08014811 	.word	0x08014811
 800d7e8:	08014808 	.word	0x08014808
 800d7ec:	080147e5 	.word	0x080147e5
 800d7f0:	3ff80000 	.word	0x3ff80000
 800d7f4:	08014928 	.word	0x08014928
 800d7f8:	0801488b 	.word	0x0801488b
 800d7fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7fe:	9a00      	ldr	r2, [sp, #0]
 800d800:	601a      	str	r2, [r3, #0]
 800d802:	9b01      	ldr	r3, [sp, #4]
 800d804:	2b0e      	cmp	r3, #14
 800d806:	f200 80ad 	bhi.w	800d964 <_dtoa_r+0x484>
 800d80a:	2d00      	cmp	r5, #0
 800d80c:	f000 80aa 	beq.w	800d964 <_dtoa_r+0x484>
 800d810:	f1ba 0f00 	cmp.w	sl, #0
 800d814:	dd36      	ble.n	800d884 <_dtoa_r+0x3a4>
 800d816:	4ac3      	ldr	r2, [pc, #780]	; (800db24 <_dtoa_r+0x644>)
 800d818:	f00a 030f 	and.w	r3, sl, #15
 800d81c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d820:	ed93 7b00 	vldr	d7, [r3]
 800d824:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d828:	ea4f 172a 	mov.w	r7, sl, asr #4
 800d82c:	eeb0 8a47 	vmov.f32	s16, s14
 800d830:	eef0 8a67 	vmov.f32	s17, s15
 800d834:	d016      	beq.n	800d864 <_dtoa_r+0x384>
 800d836:	4bbc      	ldr	r3, [pc, #752]	; (800db28 <_dtoa_r+0x648>)
 800d838:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d83c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d840:	f7f3 f80c 	bl	800085c <__aeabi_ddiv>
 800d844:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d848:	f007 070f 	and.w	r7, r7, #15
 800d84c:	2503      	movs	r5, #3
 800d84e:	4eb6      	ldr	r6, [pc, #728]	; (800db28 <_dtoa_r+0x648>)
 800d850:	b957      	cbnz	r7, 800d868 <_dtoa_r+0x388>
 800d852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d856:	ec53 2b18 	vmov	r2, r3, d8
 800d85a:	f7f2 ffff 	bl	800085c <__aeabi_ddiv>
 800d85e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d862:	e029      	b.n	800d8b8 <_dtoa_r+0x3d8>
 800d864:	2502      	movs	r5, #2
 800d866:	e7f2      	b.n	800d84e <_dtoa_r+0x36e>
 800d868:	07f9      	lsls	r1, r7, #31
 800d86a:	d508      	bpl.n	800d87e <_dtoa_r+0x39e>
 800d86c:	ec51 0b18 	vmov	r0, r1, d8
 800d870:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d874:	f7f2 fec8 	bl	8000608 <__aeabi_dmul>
 800d878:	ec41 0b18 	vmov	d8, r0, r1
 800d87c:	3501      	adds	r5, #1
 800d87e:	107f      	asrs	r7, r7, #1
 800d880:	3608      	adds	r6, #8
 800d882:	e7e5      	b.n	800d850 <_dtoa_r+0x370>
 800d884:	f000 80a6 	beq.w	800d9d4 <_dtoa_r+0x4f4>
 800d888:	f1ca 0600 	rsb	r6, sl, #0
 800d88c:	4ba5      	ldr	r3, [pc, #660]	; (800db24 <_dtoa_r+0x644>)
 800d88e:	4fa6      	ldr	r7, [pc, #664]	; (800db28 <_dtoa_r+0x648>)
 800d890:	f006 020f 	and.w	r2, r6, #15
 800d894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d8a0:	f7f2 feb2 	bl	8000608 <__aeabi_dmul>
 800d8a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8a8:	1136      	asrs	r6, r6, #4
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	2502      	movs	r5, #2
 800d8ae:	2e00      	cmp	r6, #0
 800d8b0:	f040 8085 	bne.w	800d9be <_dtoa_r+0x4de>
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d1d2      	bne.n	800d85e <_dtoa_r+0x37e>
 800d8b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	f000 808c 	beq.w	800d9d8 <_dtoa_r+0x4f8>
 800d8c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d8c4:	4b99      	ldr	r3, [pc, #612]	; (800db2c <_dtoa_r+0x64c>)
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	4630      	mov	r0, r6
 800d8ca:	4639      	mov	r1, r7
 800d8cc:	f7f3 f90e 	bl	8000aec <__aeabi_dcmplt>
 800d8d0:	2800      	cmp	r0, #0
 800d8d2:	f000 8081 	beq.w	800d9d8 <_dtoa_r+0x4f8>
 800d8d6:	9b01      	ldr	r3, [sp, #4]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d07d      	beq.n	800d9d8 <_dtoa_r+0x4f8>
 800d8dc:	f1b9 0f00 	cmp.w	r9, #0
 800d8e0:	dd3c      	ble.n	800d95c <_dtoa_r+0x47c>
 800d8e2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800d8e6:	9307      	str	r3, [sp, #28]
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	4b91      	ldr	r3, [pc, #580]	; (800db30 <_dtoa_r+0x650>)
 800d8ec:	4630      	mov	r0, r6
 800d8ee:	4639      	mov	r1, r7
 800d8f0:	f7f2 fe8a 	bl	8000608 <__aeabi_dmul>
 800d8f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8f8:	3501      	adds	r5, #1
 800d8fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d8fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d902:	4628      	mov	r0, r5
 800d904:	f7f2 fe16 	bl	8000534 <__aeabi_i2d>
 800d908:	4632      	mov	r2, r6
 800d90a:	463b      	mov	r3, r7
 800d90c:	f7f2 fe7c 	bl	8000608 <__aeabi_dmul>
 800d910:	4b88      	ldr	r3, [pc, #544]	; (800db34 <_dtoa_r+0x654>)
 800d912:	2200      	movs	r2, #0
 800d914:	f7f2 fcc2 	bl	800029c <__adddf3>
 800d918:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d91c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d920:	9303      	str	r3, [sp, #12]
 800d922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d924:	2b00      	cmp	r3, #0
 800d926:	d15c      	bne.n	800d9e2 <_dtoa_r+0x502>
 800d928:	4b83      	ldr	r3, [pc, #524]	; (800db38 <_dtoa_r+0x658>)
 800d92a:	2200      	movs	r2, #0
 800d92c:	4630      	mov	r0, r6
 800d92e:	4639      	mov	r1, r7
 800d930:	f7f2 fcb2 	bl	8000298 <__aeabi_dsub>
 800d934:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d938:	4606      	mov	r6, r0
 800d93a:	460f      	mov	r7, r1
 800d93c:	f7f3 f8f4 	bl	8000b28 <__aeabi_dcmpgt>
 800d940:	2800      	cmp	r0, #0
 800d942:	f040 8296 	bne.w	800de72 <_dtoa_r+0x992>
 800d946:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d94a:	4630      	mov	r0, r6
 800d94c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d950:	4639      	mov	r1, r7
 800d952:	f7f3 f8cb 	bl	8000aec <__aeabi_dcmplt>
 800d956:	2800      	cmp	r0, #0
 800d958:	f040 8288 	bne.w	800de6c <_dtoa_r+0x98c>
 800d95c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d960:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d964:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d966:	2b00      	cmp	r3, #0
 800d968:	f2c0 8158 	blt.w	800dc1c <_dtoa_r+0x73c>
 800d96c:	f1ba 0f0e 	cmp.w	sl, #14
 800d970:	f300 8154 	bgt.w	800dc1c <_dtoa_r+0x73c>
 800d974:	4b6b      	ldr	r3, [pc, #428]	; (800db24 <_dtoa_r+0x644>)
 800d976:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d97a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d97e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d980:	2b00      	cmp	r3, #0
 800d982:	f280 80e3 	bge.w	800db4c <_dtoa_r+0x66c>
 800d986:	9b01      	ldr	r3, [sp, #4]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	f300 80df 	bgt.w	800db4c <_dtoa_r+0x66c>
 800d98e:	f040 826d 	bne.w	800de6c <_dtoa_r+0x98c>
 800d992:	4b69      	ldr	r3, [pc, #420]	; (800db38 <_dtoa_r+0x658>)
 800d994:	2200      	movs	r2, #0
 800d996:	4640      	mov	r0, r8
 800d998:	4649      	mov	r1, r9
 800d99a:	f7f2 fe35 	bl	8000608 <__aeabi_dmul>
 800d99e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9a2:	f7f3 f8b7 	bl	8000b14 <__aeabi_dcmpge>
 800d9a6:	9e01      	ldr	r6, [sp, #4]
 800d9a8:	4637      	mov	r7, r6
 800d9aa:	2800      	cmp	r0, #0
 800d9ac:	f040 8243 	bne.w	800de36 <_dtoa_r+0x956>
 800d9b0:	9d00      	ldr	r5, [sp, #0]
 800d9b2:	2331      	movs	r3, #49	; 0x31
 800d9b4:	f805 3b01 	strb.w	r3, [r5], #1
 800d9b8:	f10a 0a01 	add.w	sl, sl, #1
 800d9bc:	e23f      	b.n	800de3e <_dtoa_r+0x95e>
 800d9be:	07f2      	lsls	r2, r6, #31
 800d9c0:	d505      	bpl.n	800d9ce <_dtoa_r+0x4ee>
 800d9c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9c6:	f7f2 fe1f 	bl	8000608 <__aeabi_dmul>
 800d9ca:	3501      	adds	r5, #1
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	1076      	asrs	r6, r6, #1
 800d9d0:	3708      	adds	r7, #8
 800d9d2:	e76c      	b.n	800d8ae <_dtoa_r+0x3ce>
 800d9d4:	2502      	movs	r5, #2
 800d9d6:	e76f      	b.n	800d8b8 <_dtoa_r+0x3d8>
 800d9d8:	9b01      	ldr	r3, [sp, #4]
 800d9da:	f8cd a01c 	str.w	sl, [sp, #28]
 800d9de:	930c      	str	r3, [sp, #48]	; 0x30
 800d9e0:	e78d      	b.n	800d8fe <_dtoa_r+0x41e>
 800d9e2:	9900      	ldr	r1, [sp, #0]
 800d9e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d9e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d9e8:	4b4e      	ldr	r3, [pc, #312]	; (800db24 <_dtoa_r+0x644>)
 800d9ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d9ee:	4401      	add	r1, r0
 800d9f0:	9102      	str	r1, [sp, #8]
 800d9f2:	9908      	ldr	r1, [sp, #32]
 800d9f4:	eeb0 8a47 	vmov.f32	s16, s14
 800d9f8:	eef0 8a67 	vmov.f32	s17, s15
 800d9fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da04:	2900      	cmp	r1, #0
 800da06:	d045      	beq.n	800da94 <_dtoa_r+0x5b4>
 800da08:	494c      	ldr	r1, [pc, #304]	; (800db3c <_dtoa_r+0x65c>)
 800da0a:	2000      	movs	r0, #0
 800da0c:	f7f2 ff26 	bl	800085c <__aeabi_ddiv>
 800da10:	ec53 2b18 	vmov	r2, r3, d8
 800da14:	f7f2 fc40 	bl	8000298 <__aeabi_dsub>
 800da18:	9d00      	ldr	r5, [sp, #0]
 800da1a:	ec41 0b18 	vmov	d8, r0, r1
 800da1e:	4639      	mov	r1, r7
 800da20:	4630      	mov	r0, r6
 800da22:	f7f3 f8a1 	bl	8000b68 <__aeabi_d2iz>
 800da26:	900c      	str	r0, [sp, #48]	; 0x30
 800da28:	f7f2 fd84 	bl	8000534 <__aeabi_i2d>
 800da2c:	4602      	mov	r2, r0
 800da2e:	460b      	mov	r3, r1
 800da30:	4630      	mov	r0, r6
 800da32:	4639      	mov	r1, r7
 800da34:	f7f2 fc30 	bl	8000298 <__aeabi_dsub>
 800da38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da3a:	3330      	adds	r3, #48	; 0x30
 800da3c:	f805 3b01 	strb.w	r3, [r5], #1
 800da40:	ec53 2b18 	vmov	r2, r3, d8
 800da44:	4606      	mov	r6, r0
 800da46:	460f      	mov	r7, r1
 800da48:	f7f3 f850 	bl	8000aec <__aeabi_dcmplt>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	d165      	bne.n	800db1c <_dtoa_r+0x63c>
 800da50:	4632      	mov	r2, r6
 800da52:	463b      	mov	r3, r7
 800da54:	4935      	ldr	r1, [pc, #212]	; (800db2c <_dtoa_r+0x64c>)
 800da56:	2000      	movs	r0, #0
 800da58:	f7f2 fc1e 	bl	8000298 <__aeabi_dsub>
 800da5c:	ec53 2b18 	vmov	r2, r3, d8
 800da60:	f7f3 f844 	bl	8000aec <__aeabi_dcmplt>
 800da64:	2800      	cmp	r0, #0
 800da66:	f040 80b9 	bne.w	800dbdc <_dtoa_r+0x6fc>
 800da6a:	9b02      	ldr	r3, [sp, #8]
 800da6c:	429d      	cmp	r5, r3
 800da6e:	f43f af75 	beq.w	800d95c <_dtoa_r+0x47c>
 800da72:	4b2f      	ldr	r3, [pc, #188]	; (800db30 <_dtoa_r+0x650>)
 800da74:	ec51 0b18 	vmov	r0, r1, d8
 800da78:	2200      	movs	r2, #0
 800da7a:	f7f2 fdc5 	bl	8000608 <__aeabi_dmul>
 800da7e:	4b2c      	ldr	r3, [pc, #176]	; (800db30 <_dtoa_r+0x650>)
 800da80:	ec41 0b18 	vmov	d8, r0, r1
 800da84:	2200      	movs	r2, #0
 800da86:	4630      	mov	r0, r6
 800da88:	4639      	mov	r1, r7
 800da8a:	f7f2 fdbd 	bl	8000608 <__aeabi_dmul>
 800da8e:	4606      	mov	r6, r0
 800da90:	460f      	mov	r7, r1
 800da92:	e7c4      	b.n	800da1e <_dtoa_r+0x53e>
 800da94:	ec51 0b17 	vmov	r0, r1, d7
 800da98:	f7f2 fdb6 	bl	8000608 <__aeabi_dmul>
 800da9c:	9b02      	ldr	r3, [sp, #8]
 800da9e:	9d00      	ldr	r5, [sp, #0]
 800daa0:	930c      	str	r3, [sp, #48]	; 0x30
 800daa2:	ec41 0b18 	vmov	d8, r0, r1
 800daa6:	4639      	mov	r1, r7
 800daa8:	4630      	mov	r0, r6
 800daaa:	f7f3 f85d 	bl	8000b68 <__aeabi_d2iz>
 800daae:	9011      	str	r0, [sp, #68]	; 0x44
 800dab0:	f7f2 fd40 	bl	8000534 <__aeabi_i2d>
 800dab4:	4602      	mov	r2, r0
 800dab6:	460b      	mov	r3, r1
 800dab8:	4630      	mov	r0, r6
 800daba:	4639      	mov	r1, r7
 800dabc:	f7f2 fbec 	bl	8000298 <__aeabi_dsub>
 800dac0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dac2:	3330      	adds	r3, #48	; 0x30
 800dac4:	f805 3b01 	strb.w	r3, [r5], #1
 800dac8:	9b02      	ldr	r3, [sp, #8]
 800daca:	429d      	cmp	r5, r3
 800dacc:	4606      	mov	r6, r0
 800dace:	460f      	mov	r7, r1
 800dad0:	f04f 0200 	mov.w	r2, #0
 800dad4:	d134      	bne.n	800db40 <_dtoa_r+0x660>
 800dad6:	4b19      	ldr	r3, [pc, #100]	; (800db3c <_dtoa_r+0x65c>)
 800dad8:	ec51 0b18 	vmov	r0, r1, d8
 800dadc:	f7f2 fbde 	bl	800029c <__adddf3>
 800dae0:	4602      	mov	r2, r0
 800dae2:	460b      	mov	r3, r1
 800dae4:	4630      	mov	r0, r6
 800dae6:	4639      	mov	r1, r7
 800dae8:	f7f3 f81e 	bl	8000b28 <__aeabi_dcmpgt>
 800daec:	2800      	cmp	r0, #0
 800daee:	d175      	bne.n	800dbdc <_dtoa_r+0x6fc>
 800daf0:	ec53 2b18 	vmov	r2, r3, d8
 800daf4:	4911      	ldr	r1, [pc, #68]	; (800db3c <_dtoa_r+0x65c>)
 800daf6:	2000      	movs	r0, #0
 800daf8:	f7f2 fbce 	bl	8000298 <__aeabi_dsub>
 800dafc:	4602      	mov	r2, r0
 800dafe:	460b      	mov	r3, r1
 800db00:	4630      	mov	r0, r6
 800db02:	4639      	mov	r1, r7
 800db04:	f7f2 fff2 	bl	8000aec <__aeabi_dcmplt>
 800db08:	2800      	cmp	r0, #0
 800db0a:	f43f af27 	beq.w	800d95c <_dtoa_r+0x47c>
 800db0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800db10:	1e6b      	subs	r3, r5, #1
 800db12:	930c      	str	r3, [sp, #48]	; 0x30
 800db14:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db18:	2b30      	cmp	r3, #48	; 0x30
 800db1a:	d0f8      	beq.n	800db0e <_dtoa_r+0x62e>
 800db1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800db20:	e04a      	b.n	800dbb8 <_dtoa_r+0x6d8>
 800db22:	bf00      	nop
 800db24:	08014928 	.word	0x08014928
 800db28:	08014900 	.word	0x08014900
 800db2c:	3ff00000 	.word	0x3ff00000
 800db30:	40240000 	.word	0x40240000
 800db34:	401c0000 	.word	0x401c0000
 800db38:	40140000 	.word	0x40140000
 800db3c:	3fe00000 	.word	0x3fe00000
 800db40:	4baf      	ldr	r3, [pc, #700]	; (800de00 <_dtoa_r+0x920>)
 800db42:	f7f2 fd61 	bl	8000608 <__aeabi_dmul>
 800db46:	4606      	mov	r6, r0
 800db48:	460f      	mov	r7, r1
 800db4a:	e7ac      	b.n	800daa6 <_dtoa_r+0x5c6>
 800db4c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800db50:	9d00      	ldr	r5, [sp, #0]
 800db52:	4642      	mov	r2, r8
 800db54:	464b      	mov	r3, r9
 800db56:	4630      	mov	r0, r6
 800db58:	4639      	mov	r1, r7
 800db5a:	f7f2 fe7f 	bl	800085c <__aeabi_ddiv>
 800db5e:	f7f3 f803 	bl	8000b68 <__aeabi_d2iz>
 800db62:	9002      	str	r0, [sp, #8]
 800db64:	f7f2 fce6 	bl	8000534 <__aeabi_i2d>
 800db68:	4642      	mov	r2, r8
 800db6a:	464b      	mov	r3, r9
 800db6c:	f7f2 fd4c 	bl	8000608 <__aeabi_dmul>
 800db70:	4602      	mov	r2, r0
 800db72:	460b      	mov	r3, r1
 800db74:	4630      	mov	r0, r6
 800db76:	4639      	mov	r1, r7
 800db78:	f7f2 fb8e 	bl	8000298 <__aeabi_dsub>
 800db7c:	9e02      	ldr	r6, [sp, #8]
 800db7e:	9f01      	ldr	r7, [sp, #4]
 800db80:	3630      	adds	r6, #48	; 0x30
 800db82:	f805 6b01 	strb.w	r6, [r5], #1
 800db86:	9e00      	ldr	r6, [sp, #0]
 800db88:	1bae      	subs	r6, r5, r6
 800db8a:	42b7      	cmp	r7, r6
 800db8c:	4602      	mov	r2, r0
 800db8e:	460b      	mov	r3, r1
 800db90:	d137      	bne.n	800dc02 <_dtoa_r+0x722>
 800db92:	f7f2 fb83 	bl	800029c <__adddf3>
 800db96:	4642      	mov	r2, r8
 800db98:	464b      	mov	r3, r9
 800db9a:	4606      	mov	r6, r0
 800db9c:	460f      	mov	r7, r1
 800db9e:	f7f2 ffc3 	bl	8000b28 <__aeabi_dcmpgt>
 800dba2:	b9c8      	cbnz	r0, 800dbd8 <_dtoa_r+0x6f8>
 800dba4:	4642      	mov	r2, r8
 800dba6:	464b      	mov	r3, r9
 800dba8:	4630      	mov	r0, r6
 800dbaa:	4639      	mov	r1, r7
 800dbac:	f7f2 ff94 	bl	8000ad8 <__aeabi_dcmpeq>
 800dbb0:	b110      	cbz	r0, 800dbb8 <_dtoa_r+0x6d8>
 800dbb2:	9b02      	ldr	r3, [sp, #8]
 800dbb4:	07d9      	lsls	r1, r3, #31
 800dbb6:	d40f      	bmi.n	800dbd8 <_dtoa_r+0x6f8>
 800dbb8:	4620      	mov	r0, r4
 800dbba:	4659      	mov	r1, fp
 800dbbc:	f000 facc 	bl	800e158 <_Bfree>
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	702b      	strb	r3, [r5, #0]
 800dbc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbc6:	f10a 0001 	add.w	r0, sl, #1
 800dbca:	6018      	str	r0, [r3, #0]
 800dbcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	f43f acd8 	beq.w	800d584 <_dtoa_r+0xa4>
 800dbd4:	601d      	str	r5, [r3, #0]
 800dbd6:	e4d5      	b.n	800d584 <_dtoa_r+0xa4>
 800dbd8:	f8cd a01c 	str.w	sl, [sp, #28]
 800dbdc:	462b      	mov	r3, r5
 800dbde:	461d      	mov	r5, r3
 800dbe0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dbe4:	2a39      	cmp	r2, #57	; 0x39
 800dbe6:	d108      	bne.n	800dbfa <_dtoa_r+0x71a>
 800dbe8:	9a00      	ldr	r2, [sp, #0]
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d1f7      	bne.n	800dbde <_dtoa_r+0x6fe>
 800dbee:	9a07      	ldr	r2, [sp, #28]
 800dbf0:	9900      	ldr	r1, [sp, #0]
 800dbf2:	3201      	adds	r2, #1
 800dbf4:	9207      	str	r2, [sp, #28]
 800dbf6:	2230      	movs	r2, #48	; 0x30
 800dbf8:	700a      	strb	r2, [r1, #0]
 800dbfa:	781a      	ldrb	r2, [r3, #0]
 800dbfc:	3201      	adds	r2, #1
 800dbfe:	701a      	strb	r2, [r3, #0]
 800dc00:	e78c      	b.n	800db1c <_dtoa_r+0x63c>
 800dc02:	4b7f      	ldr	r3, [pc, #508]	; (800de00 <_dtoa_r+0x920>)
 800dc04:	2200      	movs	r2, #0
 800dc06:	f7f2 fcff 	bl	8000608 <__aeabi_dmul>
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	4606      	mov	r6, r0
 800dc10:	460f      	mov	r7, r1
 800dc12:	f7f2 ff61 	bl	8000ad8 <__aeabi_dcmpeq>
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d09b      	beq.n	800db52 <_dtoa_r+0x672>
 800dc1a:	e7cd      	b.n	800dbb8 <_dtoa_r+0x6d8>
 800dc1c:	9a08      	ldr	r2, [sp, #32]
 800dc1e:	2a00      	cmp	r2, #0
 800dc20:	f000 80c4 	beq.w	800ddac <_dtoa_r+0x8cc>
 800dc24:	9a05      	ldr	r2, [sp, #20]
 800dc26:	2a01      	cmp	r2, #1
 800dc28:	f300 80a8 	bgt.w	800dd7c <_dtoa_r+0x89c>
 800dc2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dc2e:	2a00      	cmp	r2, #0
 800dc30:	f000 80a0 	beq.w	800dd74 <_dtoa_r+0x894>
 800dc34:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dc38:	9e06      	ldr	r6, [sp, #24]
 800dc3a:	4645      	mov	r5, r8
 800dc3c:	9a04      	ldr	r2, [sp, #16]
 800dc3e:	2101      	movs	r1, #1
 800dc40:	441a      	add	r2, r3
 800dc42:	4620      	mov	r0, r4
 800dc44:	4498      	add	r8, r3
 800dc46:	9204      	str	r2, [sp, #16]
 800dc48:	f000 fb42 	bl	800e2d0 <__i2b>
 800dc4c:	4607      	mov	r7, r0
 800dc4e:	2d00      	cmp	r5, #0
 800dc50:	dd0b      	ble.n	800dc6a <_dtoa_r+0x78a>
 800dc52:	9b04      	ldr	r3, [sp, #16]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	dd08      	ble.n	800dc6a <_dtoa_r+0x78a>
 800dc58:	42ab      	cmp	r3, r5
 800dc5a:	9a04      	ldr	r2, [sp, #16]
 800dc5c:	bfa8      	it	ge
 800dc5e:	462b      	movge	r3, r5
 800dc60:	eba8 0803 	sub.w	r8, r8, r3
 800dc64:	1aed      	subs	r5, r5, r3
 800dc66:	1ad3      	subs	r3, r2, r3
 800dc68:	9304      	str	r3, [sp, #16]
 800dc6a:	9b06      	ldr	r3, [sp, #24]
 800dc6c:	b1fb      	cbz	r3, 800dcae <_dtoa_r+0x7ce>
 800dc6e:	9b08      	ldr	r3, [sp, #32]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	f000 809f 	beq.w	800ddb4 <_dtoa_r+0x8d4>
 800dc76:	2e00      	cmp	r6, #0
 800dc78:	dd11      	ble.n	800dc9e <_dtoa_r+0x7be>
 800dc7a:	4639      	mov	r1, r7
 800dc7c:	4632      	mov	r2, r6
 800dc7e:	4620      	mov	r0, r4
 800dc80:	f000 fbe2 	bl	800e448 <__pow5mult>
 800dc84:	465a      	mov	r2, fp
 800dc86:	4601      	mov	r1, r0
 800dc88:	4607      	mov	r7, r0
 800dc8a:	4620      	mov	r0, r4
 800dc8c:	f000 fb36 	bl	800e2fc <__multiply>
 800dc90:	4659      	mov	r1, fp
 800dc92:	9007      	str	r0, [sp, #28]
 800dc94:	4620      	mov	r0, r4
 800dc96:	f000 fa5f 	bl	800e158 <_Bfree>
 800dc9a:	9b07      	ldr	r3, [sp, #28]
 800dc9c:	469b      	mov	fp, r3
 800dc9e:	9b06      	ldr	r3, [sp, #24]
 800dca0:	1b9a      	subs	r2, r3, r6
 800dca2:	d004      	beq.n	800dcae <_dtoa_r+0x7ce>
 800dca4:	4659      	mov	r1, fp
 800dca6:	4620      	mov	r0, r4
 800dca8:	f000 fbce 	bl	800e448 <__pow5mult>
 800dcac:	4683      	mov	fp, r0
 800dcae:	2101      	movs	r1, #1
 800dcb0:	4620      	mov	r0, r4
 800dcb2:	f000 fb0d 	bl	800e2d0 <__i2b>
 800dcb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	4606      	mov	r6, r0
 800dcbc:	dd7c      	ble.n	800ddb8 <_dtoa_r+0x8d8>
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	4601      	mov	r1, r0
 800dcc2:	4620      	mov	r0, r4
 800dcc4:	f000 fbc0 	bl	800e448 <__pow5mult>
 800dcc8:	9b05      	ldr	r3, [sp, #20]
 800dcca:	2b01      	cmp	r3, #1
 800dccc:	4606      	mov	r6, r0
 800dcce:	dd76      	ble.n	800ddbe <_dtoa_r+0x8de>
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	9306      	str	r3, [sp, #24]
 800dcd4:	6933      	ldr	r3, [r6, #16]
 800dcd6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dcda:	6918      	ldr	r0, [r3, #16]
 800dcdc:	f000 faa8 	bl	800e230 <__hi0bits>
 800dce0:	f1c0 0020 	rsb	r0, r0, #32
 800dce4:	9b04      	ldr	r3, [sp, #16]
 800dce6:	4418      	add	r0, r3
 800dce8:	f010 001f 	ands.w	r0, r0, #31
 800dcec:	f000 8086 	beq.w	800ddfc <_dtoa_r+0x91c>
 800dcf0:	f1c0 0320 	rsb	r3, r0, #32
 800dcf4:	2b04      	cmp	r3, #4
 800dcf6:	dd7f      	ble.n	800ddf8 <_dtoa_r+0x918>
 800dcf8:	f1c0 001c 	rsb	r0, r0, #28
 800dcfc:	9b04      	ldr	r3, [sp, #16]
 800dcfe:	4403      	add	r3, r0
 800dd00:	4480      	add	r8, r0
 800dd02:	4405      	add	r5, r0
 800dd04:	9304      	str	r3, [sp, #16]
 800dd06:	f1b8 0f00 	cmp.w	r8, #0
 800dd0a:	dd05      	ble.n	800dd18 <_dtoa_r+0x838>
 800dd0c:	4659      	mov	r1, fp
 800dd0e:	4642      	mov	r2, r8
 800dd10:	4620      	mov	r0, r4
 800dd12:	f000 fbf3 	bl	800e4fc <__lshift>
 800dd16:	4683      	mov	fp, r0
 800dd18:	9b04      	ldr	r3, [sp, #16]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	dd05      	ble.n	800dd2a <_dtoa_r+0x84a>
 800dd1e:	4631      	mov	r1, r6
 800dd20:	461a      	mov	r2, r3
 800dd22:	4620      	mov	r0, r4
 800dd24:	f000 fbea 	bl	800e4fc <__lshift>
 800dd28:	4606      	mov	r6, r0
 800dd2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d069      	beq.n	800de04 <_dtoa_r+0x924>
 800dd30:	4631      	mov	r1, r6
 800dd32:	4658      	mov	r0, fp
 800dd34:	f000 fc4e 	bl	800e5d4 <__mcmp>
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	da63      	bge.n	800de04 <_dtoa_r+0x924>
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	4659      	mov	r1, fp
 800dd40:	220a      	movs	r2, #10
 800dd42:	4620      	mov	r0, r4
 800dd44:	f000 fa2a 	bl	800e19c <__multadd>
 800dd48:	9b08      	ldr	r3, [sp, #32]
 800dd4a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800dd4e:	4683      	mov	fp, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	f000 818f 	beq.w	800e074 <_dtoa_r+0xb94>
 800dd56:	4639      	mov	r1, r7
 800dd58:	2300      	movs	r3, #0
 800dd5a:	220a      	movs	r2, #10
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	f000 fa1d 	bl	800e19c <__multadd>
 800dd62:	f1b9 0f00 	cmp.w	r9, #0
 800dd66:	4607      	mov	r7, r0
 800dd68:	f300 808e 	bgt.w	800de88 <_dtoa_r+0x9a8>
 800dd6c:	9b05      	ldr	r3, [sp, #20]
 800dd6e:	2b02      	cmp	r3, #2
 800dd70:	dc50      	bgt.n	800de14 <_dtoa_r+0x934>
 800dd72:	e089      	b.n	800de88 <_dtoa_r+0x9a8>
 800dd74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dd76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dd7a:	e75d      	b.n	800dc38 <_dtoa_r+0x758>
 800dd7c:	9b01      	ldr	r3, [sp, #4]
 800dd7e:	1e5e      	subs	r6, r3, #1
 800dd80:	9b06      	ldr	r3, [sp, #24]
 800dd82:	42b3      	cmp	r3, r6
 800dd84:	bfbf      	itttt	lt
 800dd86:	9b06      	ldrlt	r3, [sp, #24]
 800dd88:	9606      	strlt	r6, [sp, #24]
 800dd8a:	1af2      	sublt	r2, r6, r3
 800dd8c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800dd8e:	bfb6      	itet	lt
 800dd90:	189b      	addlt	r3, r3, r2
 800dd92:	1b9e      	subge	r6, r3, r6
 800dd94:	930d      	strlt	r3, [sp, #52]	; 0x34
 800dd96:	9b01      	ldr	r3, [sp, #4]
 800dd98:	bfb8      	it	lt
 800dd9a:	2600      	movlt	r6, #0
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	bfb5      	itete	lt
 800dda0:	eba8 0503 	sublt.w	r5, r8, r3
 800dda4:	9b01      	ldrge	r3, [sp, #4]
 800dda6:	2300      	movlt	r3, #0
 800dda8:	4645      	movge	r5, r8
 800ddaa:	e747      	b.n	800dc3c <_dtoa_r+0x75c>
 800ddac:	9e06      	ldr	r6, [sp, #24]
 800ddae:	9f08      	ldr	r7, [sp, #32]
 800ddb0:	4645      	mov	r5, r8
 800ddb2:	e74c      	b.n	800dc4e <_dtoa_r+0x76e>
 800ddb4:	9a06      	ldr	r2, [sp, #24]
 800ddb6:	e775      	b.n	800dca4 <_dtoa_r+0x7c4>
 800ddb8:	9b05      	ldr	r3, [sp, #20]
 800ddba:	2b01      	cmp	r3, #1
 800ddbc:	dc18      	bgt.n	800ddf0 <_dtoa_r+0x910>
 800ddbe:	9b02      	ldr	r3, [sp, #8]
 800ddc0:	b9b3      	cbnz	r3, 800ddf0 <_dtoa_r+0x910>
 800ddc2:	9b03      	ldr	r3, [sp, #12]
 800ddc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ddc8:	b9a3      	cbnz	r3, 800ddf4 <_dtoa_r+0x914>
 800ddca:	9b03      	ldr	r3, [sp, #12]
 800ddcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ddd0:	0d1b      	lsrs	r3, r3, #20
 800ddd2:	051b      	lsls	r3, r3, #20
 800ddd4:	b12b      	cbz	r3, 800dde2 <_dtoa_r+0x902>
 800ddd6:	9b04      	ldr	r3, [sp, #16]
 800ddd8:	3301      	adds	r3, #1
 800ddda:	9304      	str	r3, [sp, #16]
 800dddc:	f108 0801 	add.w	r8, r8, #1
 800dde0:	2301      	movs	r3, #1
 800dde2:	9306      	str	r3, [sp, #24]
 800dde4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	f47f af74 	bne.w	800dcd4 <_dtoa_r+0x7f4>
 800ddec:	2001      	movs	r0, #1
 800ddee:	e779      	b.n	800dce4 <_dtoa_r+0x804>
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	e7f6      	b.n	800dde2 <_dtoa_r+0x902>
 800ddf4:	9b02      	ldr	r3, [sp, #8]
 800ddf6:	e7f4      	b.n	800dde2 <_dtoa_r+0x902>
 800ddf8:	d085      	beq.n	800dd06 <_dtoa_r+0x826>
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	301c      	adds	r0, #28
 800ddfe:	e77d      	b.n	800dcfc <_dtoa_r+0x81c>
 800de00:	40240000 	.word	0x40240000
 800de04:	9b01      	ldr	r3, [sp, #4]
 800de06:	2b00      	cmp	r3, #0
 800de08:	dc38      	bgt.n	800de7c <_dtoa_r+0x99c>
 800de0a:	9b05      	ldr	r3, [sp, #20]
 800de0c:	2b02      	cmp	r3, #2
 800de0e:	dd35      	ble.n	800de7c <_dtoa_r+0x99c>
 800de10:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800de14:	f1b9 0f00 	cmp.w	r9, #0
 800de18:	d10d      	bne.n	800de36 <_dtoa_r+0x956>
 800de1a:	4631      	mov	r1, r6
 800de1c:	464b      	mov	r3, r9
 800de1e:	2205      	movs	r2, #5
 800de20:	4620      	mov	r0, r4
 800de22:	f000 f9bb 	bl	800e19c <__multadd>
 800de26:	4601      	mov	r1, r0
 800de28:	4606      	mov	r6, r0
 800de2a:	4658      	mov	r0, fp
 800de2c:	f000 fbd2 	bl	800e5d4 <__mcmp>
 800de30:	2800      	cmp	r0, #0
 800de32:	f73f adbd 	bgt.w	800d9b0 <_dtoa_r+0x4d0>
 800de36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de38:	9d00      	ldr	r5, [sp, #0]
 800de3a:	ea6f 0a03 	mvn.w	sl, r3
 800de3e:	f04f 0800 	mov.w	r8, #0
 800de42:	4631      	mov	r1, r6
 800de44:	4620      	mov	r0, r4
 800de46:	f000 f987 	bl	800e158 <_Bfree>
 800de4a:	2f00      	cmp	r7, #0
 800de4c:	f43f aeb4 	beq.w	800dbb8 <_dtoa_r+0x6d8>
 800de50:	f1b8 0f00 	cmp.w	r8, #0
 800de54:	d005      	beq.n	800de62 <_dtoa_r+0x982>
 800de56:	45b8      	cmp	r8, r7
 800de58:	d003      	beq.n	800de62 <_dtoa_r+0x982>
 800de5a:	4641      	mov	r1, r8
 800de5c:	4620      	mov	r0, r4
 800de5e:	f000 f97b 	bl	800e158 <_Bfree>
 800de62:	4639      	mov	r1, r7
 800de64:	4620      	mov	r0, r4
 800de66:	f000 f977 	bl	800e158 <_Bfree>
 800de6a:	e6a5      	b.n	800dbb8 <_dtoa_r+0x6d8>
 800de6c:	2600      	movs	r6, #0
 800de6e:	4637      	mov	r7, r6
 800de70:	e7e1      	b.n	800de36 <_dtoa_r+0x956>
 800de72:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800de74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800de78:	4637      	mov	r7, r6
 800de7a:	e599      	b.n	800d9b0 <_dtoa_r+0x4d0>
 800de7c:	9b08      	ldr	r3, [sp, #32]
 800de7e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800de82:	2b00      	cmp	r3, #0
 800de84:	f000 80fd 	beq.w	800e082 <_dtoa_r+0xba2>
 800de88:	2d00      	cmp	r5, #0
 800de8a:	dd05      	ble.n	800de98 <_dtoa_r+0x9b8>
 800de8c:	4639      	mov	r1, r7
 800de8e:	462a      	mov	r2, r5
 800de90:	4620      	mov	r0, r4
 800de92:	f000 fb33 	bl	800e4fc <__lshift>
 800de96:	4607      	mov	r7, r0
 800de98:	9b06      	ldr	r3, [sp, #24]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d05c      	beq.n	800df58 <_dtoa_r+0xa78>
 800de9e:	6879      	ldr	r1, [r7, #4]
 800dea0:	4620      	mov	r0, r4
 800dea2:	f000 f919 	bl	800e0d8 <_Balloc>
 800dea6:	4605      	mov	r5, r0
 800dea8:	b928      	cbnz	r0, 800deb6 <_dtoa_r+0x9d6>
 800deaa:	4b80      	ldr	r3, [pc, #512]	; (800e0ac <_dtoa_r+0xbcc>)
 800deac:	4602      	mov	r2, r0
 800deae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800deb2:	f7ff bb2e 	b.w	800d512 <_dtoa_r+0x32>
 800deb6:	693a      	ldr	r2, [r7, #16]
 800deb8:	3202      	adds	r2, #2
 800deba:	0092      	lsls	r2, r2, #2
 800debc:	f107 010c 	add.w	r1, r7, #12
 800dec0:	300c      	adds	r0, #12
 800dec2:	f7fe fc17 	bl	800c6f4 <memcpy>
 800dec6:	2201      	movs	r2, #1
 800dec8:	4629      	mov	r1, r5
 800deca:	4620      	mov	r0, r4
 800decc:	f000 fb16 	bl	800e4fc <__lshift>
 800ded0:	9b00      	ldr	r3, [sp, #0]
 800ded2:	3301      	adds	r3, #1
 800ded4:	9301      	str	r3, [sp, #4]
 800ded6:	9b00      	ldr	r3, [sp, #0]
 800ded8:	444b      	add	r3, r9
 800deda:	9307      	str	r3, [sp, #28]
 800dedc:	9b02      	ldr	r3, [sp, #8]
 800dede:	f003 0301 	and.w	r3, r3, #1
 800dee2:	46b8      	mov	r8, r7
 800dee4:	9306      	str	r3, [sp, #24]
 800dee6:	4607      	mov	r7, r0
 800dee8:	9b01      	ldr	r3, [sp, #4]
 800deea:	4631      	mov	r1, r6
 800deec:	3b01      	subs	r3, #1
 800deee:	4658      	mov	r0, fp
 800def0:	9302      	str	r3, [sp, #8]
 800def2:	f7ff fa67 	bl	800d3c4 <quorem>
 800def6:	4603      	mov	r3, r0
 800def8:	3330      	adds	r3, #48	; 0x30
 800defa:	9004      	str	r0, [sp, #16]
 800defc:	4641      	mov	r1, r8
 800defe:	4658      	mov	r0, fp
 800df00:	9308      	str	r3, [sp, #32]
 800df02:	f000 fb67 	bl	800e5d4 <__mcmp>
 800df06:	463a      	mov	r2, r7
 800df08:	4681      	mov	r9, r0
 800df0a:	4631      	mov	r1, r6
 800df0c:	4620      	mov	r0, r4
 800df0e:	f000 fb7d 	bl	800e60c <__mdiff>
 800df12:	68c2      	ldr	r2, [r0, #12]
 800df14:	9b08      	ldr	r3, [sp, #32]
 800df16:	4605      	mov	r5, r0
 800df18:	bb02      	cbnz	r2, 800df5c <_dtoa_r+0xa7c>
 800df1a:	4601      	mov	r1, r0
 800df1c:	4658      	mov	r0, fp
 800df1e:	f000 fb59 	bl	800e5d4 <__mcmp>
 800df22:	9b08      	ldr	r3, [sp, #32]
 800df24:	4602      	mov	r2, r0
 800df26:	4629      	mov	r1, r5
 800df28:	4620      	mov	r0, r4
 800df2a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800df2e:	f000 f913 	bl	800e158 <_Bfree>
 800df32:	9b05      	ldr	r3, [sp, #20]
 800df34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df36:	9d01      	ldr	r5, [sp, #4]
 800df38:	ea43 0102 	orr.w	r1, r3, r2
 800df3c:	9b06      	ldr	r3, [sp, #24]
 800df3e:	430b      	orrs	r3, r1
 800df40:	9b08      	ldr	r3, [sp, #32]
 800df42:	d10d      	bne.n	800df60 <_dtoa_r+0xa80>
 800df44:	2b39      	cmp	r3, #57	; 0x39
 800df46:	d029      	beq.n	800df9c <_dtoa_r+0xabc>
 800df48:	f1b9 0f00 	cmp.w	r9, #0
 800df4c:	dd01      	ble.n	800df52 <_dtoa_r+0xa72>
 800df4e:	9b04      	ldr	r3, [sp, #16]
 800df50:	3331      	adds	r3, #49	; 0x31
 800df52:	9a02      	ldr	r2, [sp, #8]
 800df54:	7013      	strb	r3, [r2, #0]
 800df56:	e774      	b.n	800de42 <_dtoa_r+0x962>
 800df58:	4638      	mov	r0, r7
 800df5a:	e7b9      	b.n	800ded0 <_dtoa_r+0x9f0>
 800df5c:	2201      	movs	r2, #1
 800df5e:	e7e2      	b.n	800df26 <_dtoa_r+0xa46>
 800df60:	f1b9 0f00 	cmp.w	r9, #0
 800df64:	db06      	blt.n	800df74 <_dtoa_r+0xa94>
 800df66:	9905      	ldr	r1, [sp, #20]
 800df68:	ea41 0909 	orr.w	r9, r1, r9
 800df6c:	9906      	ldr	r1, [sp, #24]
 800df6e:	ea59 0101 	orrs.w	r1, r9, r1
 800df72:	d120      	bne.n	800dfb6 <_dtoa_r+0xad6>
 800df74:	2a00      	cmp	r2, #0
 800df76:	ddec      	ble.n	800df52 <_dtoa_r+0xa72>
 800df78:	4659      	mov	r1, fp
 800df7a:	2201      	movs	r2, #1
 800df7c:	4620      	mov	r0, r4
 800df7e:	9301      	str	r3, [sp, #4]
 800df80:	f000 fabc 	bl	800e4fc <__lshift>
 800df84:	4631      	mov	r1, r6
 800df86:	4683      	mov	fp, r0
 800df88:	f000 fb24 	bl	800e5d4 <__mcmp>
 800df8c:	2800      	cmp	r0, #0
 800df8e:	9b01      	ldr	r3, [sp, #4]
 800df90:	dc02      	bgt.n	800df98 <_dtoa_r+0xab8>
 800df92:	d1de      	bne.n	800df52 <_dtoa_r+0xa72>
 800df94:	07da      	lsls	r2, r3, #31
 800df96:	d5dc      	bpl.n	800df52 <_dtoa_r+0xa72>
 800df98:	2b39      	cmp	r3, #57	; 0x39
 800df9a:	d1d8      	bne.n	800df4e <_dtoa_r+0xa6e>
 800df9c:	9a02      	ldr	r2, [sp, #8]
 800df9e:	2339      	movs	r3, #57	; 0x39
 800dfa0:	7013      	strb	r3, [r2, #0]
 800dfa2:	462b      	mov	r3, r5
 800dfa4:	461d      	mov	r5, r3
 800dfa6:	3b01      	subs	r3, #1
 800dfa8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dfac:	2a39      	cmp	r2, #57	; 0x39
 800dfae:	d050      	beq.n	800e052 <_dtoa_r+0xb72>
 800dfb0:	3201      	adds	r2, #1
 800dfb2:	701a      	strb	r2, [r3, #0]
 800dfb4:	e745      	b.n	800de42 <_dtoa_r+0x962>
 800dfb6:	2a00      	cmp	r2, #0
 800dfb8:	dd03      	ble.n	800dfc2 <_dtoa_r+0xae2>
 800dfba:	2b39      	cmp	r3, #57	; 0x39
 800dfbc:	d0ee      	beq.n	800df9c <_dtoa_r+0xabc>
 800dfbe:	3301      	adds	r3, #1
 800dfc0:	e7c7      	b.n	800df52 <_dtoa_r+0xa72>
 800dfc2:	9a01      	ldr	r2, [sp, #4]
 800dfc4:	9907      	ldr	r1, [sp, #28]
 800dfc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dfca:	428a      	cmp	r2, r1
 800dfcc:	d02a      	beq.n	800e024 <_dtoa_r+0xb44>
 800dfce:	4659      	mov	r1, fp
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	220a      	movs	r2, #10
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f000 f8e1 	bl	800e19c <__multadd>
 800dfda:	45b8      	cmp	r8, r7
 800dfdc:	4683      	mov	fp, r0
 800dfde:	f04f 0300 	mov.w	r3, #0
 800dfe2:	f04f 020a 	mov.w	r2, #10
 800dfe6:	4641      	mov	r1, r8
 800dfe8:	4620      	mov	r0, r4
 800dfea:	d107      	bne.n	800dffc <_dtoa_r+0xb1c>
 800dfec:	f000 f8d6 	bl	800e19c <__multadd>
 800dff0:	4680      	mov	r8, r0
 800dff2:	4607      	mov	r7, r0
 800dff4:	9b01      	ldr	r3, [sp, #4]
 800dff6:	3301      	adds	r3, #1
 800dff8:	9301      	str	r3, [sp, #4]
 800dffa:	e775      	b.n	800dee8 <_dtoa_r+0xa08>
 800dffc:	f000 f8ce 	bl	800e19c <__multadd>
 800e000:	4639      	mov	r1, r7
 800e002:	4680      	mov	r8, r0
 800e004:	2300      	movs	r3, #0
 800e006:	220a      	movs	r2, #10
 800e008:	4620      	mov	r0, r4
 800e00a:	f000 f8c7 	bl	800e19c <__multadd>
 800e00e:	4607      	mov	r7, r0
 800e010:	e7f0      	b.n	800dff4 <_dtoa_r+0xb14>
 800e012:	f1b9 0f00 	cmp.w	r9, #0
 800e016:	9a00      	ldr	r2, [sp, #0]
 800e018:	bfcc      	ite	gt
 800e01a:	464d      	movgt	r5, r9
 800e01c:	2501      	movle	r5, #1
 800e01e:	4415      	add	r5, r2
 800e020:	f04f 0800 	mov.w	r8, #0
 800e024:	4659      	mov	r1, fp
 800e026:	2201      	movs	r2, #1
 800e028:	4620      	mov	r0, r4
 800e02a:	9301      	str	r3, [sp, #4]
 800e02c:	f000 fa66 	bl	800e4fc <__lshift>
 800e030:	4631      	mov	r1, r6
 800e032:	4683      	mov	fp, r0
 800e034:	f000 face 	bl	800e5d4 <__mcmp>
 800e038:	2800      	cmp	r0, #0
 800e03a:	dcb2      	bgt.n	800dfa2 <_dtoa_r+0xac2>
 800e03c:	d102      	bne.n	800e044 <_dtoa_r+0xb64>
 800e03e:	9b01      	ldr	r3, [sp, #4]
 800e040:	07db      	lsls	r3, r3, #31
 800e042:	d4ae      	bmi.n	800dfa2 <_dtoa_r+0xac2>
 800e044:	462b      	mov	r3, r5
 800e046:	461d      	mov	r5, r3
 800e048:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e04c:	2a30      	cmp	r2, #48	; 0x30
 800e04e:	d0fa      	beq.n	800e046 <_dtoa_r+0xb66>
 800e050:	e6f7      	b.n	800de42 <_dtoa_r+0x962>
 800e052:	9a00      	ldr	r2, [sp, #0]
 800e054:	429a      	cmp	r2, r3
 800e056:	d1a5      	bne.n	800dfa4 <_dtoa_r+0xac4>
 800e058:	f10a 0a01 	add.w	sl, sl, #1
 800e05c:	2331      	movs	r3, #49	; 0x31
 800e05e:	e779      	b.n	800df54 <_dtoa_r+0xa74>
 800e060:	4b13      	ldr	r3, [pc, #76]	; (800e0b0 <_dtoa_r+0xbd0>)
 800e062:	f7ff baaf 	b.w	800d5c4 <_dtoa_r+0xe4>
 800e066:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e068:	2b00      	cmp	r3, #0
 800e06a:	f47f aa86 	bne.w	800d57a <_dtoa_r+0x9a>
 800e06e:	4b11      	ldr	r3, [pc, #68]	; (800e0b4 <_dtoa_r+0xbd4>)
 800e070:	f7ff baa8 	b.w	800d5c4 <_dtoa_r+0xe4>
 800e074:	f1b9 0f00 	cmp.w	r9, #0
 800e078:	dc03      	bgt.n	800e082 <_dtoa_r+0xba2>
 800e07a:	9b05      	ldr	r3, [sp, #20]
 800e07c:	2b02      	cmp	r3, #2
 800e07e:	f73f aec9 	bgt.w	800de14 <_dtoa_r+0x934>
 800e082:	9d00      	ldr	r5, [sp, #0]
 800e084:	4631      	mov	r1, r6
 800e086:	4658      	mov	r0, fp
 800e088:	f7ff f99c 	bl	800d3c4 <quorem>
 800e08c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e090:	f805 3b01 	strb.w	r3, [r5], #1
 800e094:	9a00      	ldr	r2, [sp, #0]
 800e096:	1aaa      	subs	r2, r5, r2
 800e098:	4591      	cmp	r9, r2
 800e09a:	ddba      	ble.n	800e012 <_dtoa_r+0xb32>
 800e09c:	4659      	mov	r1, fp
 800e09e:	2300      	movs	r3, #0
 800e0a0:	220a      	movs	r2, #10
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 f87a 	bl	800e19c <__multadd>
 800e0a8:	4683      	mov	fp, r0
 800e0aa:	e7eb      	b.n	800e084 <_dtoa_r+0xba4>
 800e0ac:	0801488b 	.word	0x0801488b
 800e0b0:	080147e4 	.word	0x080147e4
 800e0b4:	08014808 	.word	0x08014808

0800e0b8 <_localeconv_r>:
 800e0b8:	4800      	ldr	r0, [pc, #0]	; (800e0bc <_localeconv_r+0x4>)
 800e0ba:	4770      	bx	lr
 800e0bc:	200001cc 	.word	0x200001cc

0800e0c0 <__malloc_lock>:
 800e0c0:	4801      	ldr	r0, [pc, #4]	; (800e0c8 <__malloc_lock+0x8>)
 800e0c2:	f000 bd14 	b.w	800eaee <__retarget_lock_acquire_recursive>
 800e0c6:	bf00      	nop
 800e0c8:	20001ebc 	.word	0x20001ebc

0800e0cc <__malloc_unlock>:
 800e0cc:	4801      	ldr	r0, [pc, #4]	; (800e0d4 <__malloc_unlock+0x8>)
 800e0ce:	f000 bd0f 	b.w	800eaf0 <__retarget_lock_release_recursive>
 800e0d2:	bf00      	nop
 800e0d4:	20001ebc 	.word	0x20001ebc

0800e0d8 <_Balloc>:
 800e0d8:	b570      	push	{r4, r5, r6, lr}
 800e0da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e0dc:	4604      	mov	r4, r0
 800e0de:	460d      	mov	r5, r1
 800e0e0:	b976      	cbnz	r6, 800e100 <_Balloc+0x28>
 800e0e2:	2010      	movs	r0, #16
 800e0e4:	f7fe faf6 	bl	800c6d4 <malloc>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	6260      	str	r0, [r4, #36]	; 0x24
 800e0ec:	b920      	cbnz	r0, 800e0f8 <_Balloc+0x20>
 800e0ee:	4b18      	ldr	r3, [pc, #96]	; (800e150 <_Balloc+0x78>)
 800e0f0:	4818      	ldr	r0, [pc, #96]	; (800e154 <_Balloc+0x7c>)
 800e0f2:	2166      	movs	r1, #102	; 0x66
 800e0f4:	f000 fcca 	bl	800ea8c <__assert_func>
 800e0f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0fc:	6006      	str	r6, [r0, #0]
 800e0fe:	60c6      	str	r6, [r0, #12]
 800e100:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e102:	68f3      	ldr	r3, [r6, #12]
 800e104:	b183      	cbz	r3, 800e128 <_Balloc+0x50>
 800e106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e108:	68db      	ldr	r3, [r3, #12]
 800e10a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e10e:	b9b8      	cbnz	r0, 800e140 <_Balloc+0x68>
 800e110:	2101      	movs	r1, #1
 800e112:	fa01 f605 	lsl.w	r6, r1, r5
 800e116:	1d72      	adds	r2, r6, #5
 800e118:	0092      	lsls	r2, r2, #2
 800e11a:	4620      	mov	r0, r4
 800e11c:	f7fe fb00 	bl	800c720 <_calloc_r>
 800e120:	b160      	cbz	r0, 800e13c <_Balloc+0x64>
 800e122:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e126:	e00e      	b.n	800e146 <_Balloc+0x6e>
 800e128:	2221      	movs	r2, #33	; 0x21
 800e12a:	2104      	movs	r1, #4
 800e12c:	4620      	mov	r0, r4
 800e12e:	f7fe faf7 	bl	800c720 <_calloc_r>
 800e132:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e134:	60f0      	str	r0, [r6, #12]
 800e136:	68db      	ldr	r3, [r3, #12]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d1e4      	bne.n	800e106 <_Balloc+0x2e>
 800e13c:	2000      	movs	r0, #0
 800e13e:	bd70      	pop	{r4, r5, r6, pc}
 800e140:	6802      	ldr	r2, [r0, #0]
 800e142:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e146:	2300      	movs	r3, #0
 800e148:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e14c:	e7f7      	b.n	800e13e <_Balloc+0x66>
 800e14e:	bf00      	nop
 800e150:	08014815 	.word	0x08014815
 800e154:	0801489c 	.word	0x0801489c

0800e158 <_Bfree>:
 800e158:	b570      	push	{r4, r5, r6, lr}
 800e15a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e15c:	4605      	mov	r5, r0
 800e15e:	460c      	mov	r4, r1
 800e160:	b976      	cbnz	r6, 800e180 <_Bfree+0x28>
 800e162:	2010      	movs	r0, #16
 800e164:	f7fe fab6 	bl	800c6d4 <malloc>
 800e168:	4602      	mov	r2, r0
 800e16a:	6268      	str	r0, [r5, #36]	; 0x24
 800e16c:	b920      	cbnz	r0, 800e178 <_Bfree+0x20>
 800e16e:	4b09      	ldr	r3, [pc, #36]	; (800e194 <_Bfree+0x3c>)
 800e170:	4809      	ldr	r0, [pc, #36]	; (800e198 <_Bfree+0x40>)
 800e172:	218a      	movs	r1, #138	; 0x8a
 800e174:	f000 fc8a 	bl	800ea8c <__assert_func>
 800e178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e17c:	6006      	str	r6, [r0, #0]
 800e17e:	60c6      	str	r6, [r0, #12]
 800e180:	b13c      	cbz	r4, 800e192 <_Bfree+0x3a>
 800e182:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e184:	6862      	ldr	r2, [r4, #4]
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e18c:	6021      	str	r1, [r4, #0]
 800e18e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e192:	bd70      	pop	{r4, r5, r6, pc}
 800e194:	08014815 	.word	0x08014815
 800e198:	0801489c 	.word	0x0801489c

0800e19c <__multadd>:
 800e19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1a0:	690e      	ldr	r6, [r1, #16]
 800e1a2:	4607      	mov	r7, r0
 800e1a4:	4698      	mov	r8, r3
 800e1a6:	460c      	mov	r4, r1
 800e1a8:	f101 0014 	add.w	r0, r1, #20
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	6805      	ldr	r5, [r0, #0]
 800e1b0:	b2a9      	uxth	r1, r5
 800e1b2:	fb02 8101 	mla	r1, r2, r1, r8
 800e1b6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e1ba:	0c2d      	lsrs	r5, r5, #16
 800e1bc:	fb02 c505 	mla	r5, r2, r5, ip
 800e1c0:	b289      	uxth	r1, r1
 800e1c2:	3301      	adds	r3, #1
 800e1c4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e1c8:	429e      	cmp	r6, r3
 800e1ca:	f840 1b04 	str.w	r1, [r0], #4
 800e1ce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e1d2:	dcec      	bgt.n	800e1ae <__multadd+0x12>
 800e1d4:	f1b8 0f00 	cmp.w	r8, #0
 800e1d8:	d022      	beq.n	800e220 <__multadd+0x84>
 800e1da:	68a3      	ldr	r3, [r4, #8]
 800e1dc:	42b3      	cmp	r3, r6
 800e1de:	dc19      	bgt.n	800e214 <__multadd+0x78>
 800e1e0:	6861      	ldr	r1, [r4, #4]
 800e1e2:	4638      	mov	r0, r7
 800e1e4:	3101      	adds	r1, #1
 800e1e6:	f7ff ff77 	bl	800e0d8 <_Balloc>
 800e1ea:	4605      	mov	r5, r0
 800e1ec:	b928      	cbnz	r0, 800e1fa <__multadd+0x5e>
 800e1ee:	4602      	mov	r2, r0
 800e1f0:	4b0d      	ldr	r3, [pc, #52]	; (800e228 <__multadd+0x8c>)
 800e1f2:	480e      	ldr	r0, [pc, #56]	; (800e22c <__multadd+0x90>)
 800e1f4:	21b5      	movs	r1, #181	; 0xb5
 800e1f6:	f000 fc49 	bl	800ea8c <__assert_func>
 800e1fa:	6922      	ldr	r2, [r4, #16]
 800e1fc:	3202      	adds	r2, #2
 800e1fe:	f104 010c 	add.w	r1, r4, #12
 800e202:	0092      	lsls	r2, r2, #2
 800e204:	300c      	adds	r0, #12
 800e206:	f7fe fa75 	bl	800c6f4 <memcpy>
 800e20a:	4621      	mov	r1, r4
 800e20c:	4638      	mov	r0, r7
 800e20e:	f7ff ffa3 	bl	800e158 <_Bfree>
 800e212:	462c      	mov	r4, r5
 800e214:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e218:	3601      	adds	r6, #1
 800e21a:	f8c3 8014 	str.w	r8, [r3, #20]
 800e21e:	6126      	str	r6, [r4, #16]
 800e220:	4620      	mov	r0, r4
 800e222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e226:	bf00      	nop
 800e228:	0801488b 	.word	0x0801488b
 800e22c:	0801489c 	.word	0x0801489c

0800e230 <__hi0bits>:
 800e230:	0c03      	lsrs	r3, r0, #16
 800e232:	041b      	lsls	r3, r3, #16
 800e234:	b9d3      	cbnz	r3, 800e26c <__hi0bits+0x3c>
 800e236:	0400      	lsls	r0, r0, #16
 800e238:	2310      	movs	r3, #16
 800e23a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e23e:	bf04      	itt	eq
 800e240:	0200      	lsleq	r0, r0, #8
 800e242:	3308      	addeq	r3, #8
 800e244:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e248:	bf04      	itt	eq
 800e24a:	0100      	lsleq	r0, r0, #4
 800e24c:	3304      	addeq	r3, #4
 800e24e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e252:	bf04      	itt	eq
 800e254:	0080      	lsleq	r0, r0, #2
 800e256:	3302      	addeq	r3, #2
 800e258:	2800      	cmp	r0, #0
 800e25a:	db05      	blt.n	800e268 <__hi0bits+0x38>
 800e25c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e260:	f103 0301 	add.w	r3, r3, #1
 800e264:	bf08      	it	eq
 800e266:	2320      	moveq	r3, #32
 800e268:	4618      	mov	r0, r3
 800e26a:	4770      	bx	lr
 800e26c:	2300      	movs	r3, #0
 800e26e:	e7e4      	b.n	800e23a <__hi0bits+0xa>

0800e270 <__lo0bits>:
 800e270:	6803      	ldr	r3, [r0, #0]
 800e272:	f013 0207 	ands.w	r2, r3, #7
 800e276:	4601      	mov	r1, r0
 800e278:	d00b      	beq.n	800e292 <__lo0bits+0x22>
 800e27a:	07da      	lsls	r2, r3, #31
 800e27c:	d424      	bmi.n	800e2c8 <__lo0bits+0x58>
 800e27e:	0798      	lsls	r0, r3, #30
 800e280:	bf49      	itett	mi
 800e282:	085b      	lsrmi	r3, r3, #1
 800e284:	089b      	lsrpl	r3, r3, #2
 800e286:	2001      	movmi	r0, #1
 800e288:	600b      	strmi	r3, [r1, #0]
 800e28a:	bf5c      	itt	pl
 800e28c:	600b      	strpl	r3, [r1, #0]
 800e28e:	2002      	movpl	r0, #2
 800e290:	4770      	bx	lr
 800e292:	b298      	uxth	r0, r3
 800e294:	b9b0      	cbnz	r0, 800e2c4 <__lo0bits+0x54>
 800e296:	0c1b      	lsrs	r3, r3, #16
 800e298:	2010      	movs	r0, #16
 800e29a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e29e:	bf04      	itt	eq
 800e2a0:	0a1b      	lsreq	r3, r3, #8
 800e2a2:	3008      	addeq	r0, #8
 800e2a4:	071a      	lsls	r2, r3, #28
 800e2a6:	bf04      	itt	eq
 800e2a8:	091b      	lsreq	r3, r3, #4
 800e2aa:	3004      	addeq	r0, #4
 800e2ac:	079a      	lsls	r2, r3, #30
 800e2ae:	bf04      	itt	eq
 800e2b0:	089b      	lsreq	r3, r3, #2
 800e2b2:	3002      	addeq	r0, #2
 800e2b4:	07da      	lsls	r2, r3, #31
 800e2b6:	d403      	bmi.n	800e2c0 <__lo0bits+0x50>
 800e2b8:	085b      	lsrs	r3, r3, #1
 800e2ba:	f100 0001 	add.w	r0, r0, #1
 800e2be:	d005      	beq.n	800e2cc <__lo0bits+0x5c>
 800e2c0:	600b      	str	r3, [r1, #0]
 800e2c2:	4770      	bx	lr
 800e2c4:	4610      	mov	r0, r2
 800e2c6:	e7e8      	b.n	800e29a <__lo0bits+0x2a>
 800e2c8:	2000      	movs	r0, #0
 800e2ca:	4770      	bx	lr
 800e2cc:	2020      	movs	r0, #32
 800e2ce:	4770      	bx	lr

0800e2d0 <__i2b>:
 800e2d0:	b510      	push	{r4, lr}
 800e2d2:	460c      	mov	r4, r1
 800e2d4:	2101      	movs	r1, #1
 800e2d6:	f7ff feff 	bl	800e0d8 <_Balloc>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	b928      	cbnz	r0, 800e2ea <__i2b+0x1a>
 800e2de:	4b05      	ldr	r3, [pc, #20]	; (800e2f4 <__i2b+0x24>)
 800e2e0:	4805      	ldr	r0, [pc, #20]	; (800e2f8 <__i2b+0x28>)
 800e2e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e2e6:	f000 fbd1 	bl	800ea8c <__assert_func>
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	6144      	str	r4, [r0, #20]
 800e2ee:	6103      	str	r3, [r0, #16]
 800e2f0:	bd10      	pop	{r4, pc}
 800e2f2:	bf00      	nop
 800e2f4:	0801488b 	.word	0x0801488b
 800e2f8:	0801489c 	.word	0x0801489c

0800e2fc <__multiply>:
 800e2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e300:	4614      	mov	r4, r2
 800e302:	690a      	ldr	r2, [r1, #16]
 800e304:	6923      	ldr	r3, [r4, #16]
 800e306:	429a      	cmp	r2, r3
 800e308:	bfb8      	it	lt
 800e30a:	460b      	movlt	r3, r1
 800e30c:	460d      	mov	r5, r1
 800e30e:	bfbc      	itt	lt
 800e310:	4625      	movlt	r5, r4
 800e312:	461c      	movlt	r4, r3
 800e314:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e318:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e31c:	68ab      	ldr	r3, [r5, #8]
 800e31e:	6869      	ldr	r1, [r5, #4]
 800e320:	eb0a 0709 	add.w	r7, sl, r9
 800e324:	42bb      	cmp	r3, r7
 800e326:	b085      	sub	sp, #20
 800e328:	bfb8      	it	lt
 800e32a:	3101      	addlt	r1, #1
 800e32c:	f7ff fed4 	bl	800e0d8 <_Balloc>
 800e330:	b930      	cbnz	r0, 800e340 <__multiply+0x44>
 800e332:	4602      	mov	r2, r0
 800e334:	4b42      	ldr	r3, [pc, #264]	; (800e440 <__multiply+0x144>)
 800e336:	4843      	ldr	r0, [pc, #268]	; (800e444 <__multiply+0x148>)
 800e338:	f240 115d 	movw	r1, #349	; 0x15d
 800e33c:	f000 fba6 	bl	800ea8c <__assert_func>
 800e340:	f100 0614 	add.w	r6, r0, #20
 800e344:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e348:	4633      	mov	r3, r6
 800e34a:	2200      	movs	r2, #0
 800e34c:	4543      	cmp	r3, r8
 800e34e:	d31e      	bcc.n	800e38e <__multiply+0x92>
 800e350:	f105 0c14 	add.w	ip, r5, #20
 800e354:	f104 0314 	add.w	r3, r4, #20
 800e358:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e35c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e360:	9202      	str	r2, [sp, #8]
 800e362:	ebac 0205 	sub.w	r2, ip, r5
 800e366:	3a15      	subs	r2, #21
 800e368:	f022 0203 	bic.w	r2, r2, #3
 800e36c:	3204      	adds	r2, #4
 800e36e:	f105 0115 	add.w	r1, r5, #21
 800e372:	458c      	cmp	ip, r1
 800e374:	bf38      	it	cc
 800e376:	2204      	movcc	r2, #4
 800e378:	9201      	str	r2, [sp, #4]
 800e37a:	9a02      	ldr	r2, [sp, #8]
 800e37c:	9303      	str	r3, [sp, #12]
 800e37e:	429a      	cmp	r2, r3
 800e380:	d808      	bhi.n	800e394 <__multiply+0x98>
 800e382:	2f00      	cmp	r7, #0
 800e384:	dc55      	bgt.n	800e432 <__multiply+0x136>
 800e386:	6107      	str	r7, [r0, #16]
 800e388:	b005      	add	sp, #20
 800e38a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e38e:	f843 2b04 	str.w	r2, [r3], #4
 800e392:	e7db      	b.n	800e34c <__multiply+0x50>
 800e394:	f8b3 a000 	ldrh.w	sl, [r3]
 800e398:	f1ba 0f00 	cmp.w	sl, #0
 800e39c:	d020      	beq.n	800e3e0 <__multiply+0xe4>
 800e39e:	f105 0e14 	add.w	lr, r5, #20
 800e3a2:	46b1      	mov	r9, r6
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e3aa:	f8d9 b000 	ldr.w	fp, [r9]
 800e3ae:	b2a1      	uxth	r1, r4
 800e3b0:	fa1f fb8b 	uxth.w	fp, fp
 800e3b4:	fb0a b101 	mla	r1, sl, r1, fp
 800e3b8:	4411      	add	r1, r2
 800e3ba:	f8d9 2000 	ldr.w	r2, [r9]
 800e3be:	0c24      	lsrs	r4, r4, #16
 800e3c0:	0c12      	lsrs	r2, r2, #16
 800e3c2:	fb0a 2404 	mla	r4, sl, r4, r2
 800e3c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e3ca:	b289      	uxth	r1, r1
 800e3cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e3d0:	45f4      	cmp	ip, lr
 800e3d2:	f849 1b04 	str.w	r1, [r9], #4
 800e3d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e3da:	d8e4      	bhi.n	800e3a6 <__multiply+0xaa>
 800e3dc:	9901      	ldr	r1, [sp, #4]
 800e3de:	5072      	str	r2, [r6, r1]
 800e3e0:	9a03      	ldr	r2, [sp, #12]
 800e3e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e3e6:	3304      	adds	r3, #4
 800e3e8:	f1b9 0f00 	cmp.w	r9, #0
 800e3ec:	d01f      	beq.n	800e42e <__multiply+0x132>
 800e3ee:	6834      	ldr	r4, [r6, #0]
 800e3f0:	f105 0114 	add.w	r1, r5, #20
 800e3f4:	46b6      	mov	lr, r6
 800e3f6:	f04f 0a00 	mov.w	sl, #0
 800e3fa:	880a      	ldrh	r2, [r1, #0]
 800e3fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e400:	fb09 b202 	mla	r2, r9, r2, fp
 800e404:	4492      	add	sl, r2
 800e406:	b2a4      	uxth	r4, r4
 800e408:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e40c:	f84e 4b04 	str.w	r4, [lr], #4
 800e410:	f851 4b04 	ldr.w	r4, [r1], #4
 800e414:	f8be 2000 	ldrh.w	r2, [lr]
 800e418:	0c24      	lsrs	r4, r4, #16
 800e41a:	fb09 2404 	mla	r4, r9, r4, r2
 800e41e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e422:	458c      	cmp	ip, r1
 800e424:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e428:	d8e7      	bhi.n	800e3fa <__multiply+0xfe>
 800e42a:	9a01      	ldr	r2, [sp, #4]
 800e42c:	50b4      	str	r4, [r6, r2]
 800e42e:	3604      	adds	r6, #4
 800e430:	e7a3      	b.n	800e37a <__multiply+0x7e>
 800e432:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e436:	2b00      	cmp	r3, #0
 800e438:	d1a5      	bne.n	800e386 <__multiply+0x8a>
 800e43a:	3f01      	subs	r7, #1
 800e43c:	e7a1      	b.n	800e382 <__multiply+0x86>
 800e43e:	bf00      	nop
 800e440:	0801488b 	.word	0x0801488b
 800e444:	0801489c 	.word	0x0801489c

0800e448 <__pow5mult>:
 800e448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e44c:	4615      	mov	r5, r2
 800e44e:	f012 0203 	ands.w	r2, r2, #3
 800e452:	4606      	mov	r6, r0
 800e454:	460f      	mov	r7, r1
 800e456:	d007      	beq.n	800e468 <__pow5mult+0x20>
 800e458:	4c25      	ldr	r4, [pc, #148]	; (800e4f0 <__pow5mult+0xa8>)
 800e45a:	3a01      	subs	r2, #1
 800e45c:	2300      	movs	r3, #0
 800e45e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e462:	f7ff fe9b 	bl	800e19c <__multadd>
 800e466:	4607      	mov	r7, r0
 800e468:	10ad      	asrs	r5, r5, #2
 800e46a:	d03d      	beq.n	800e4e8 <__pow5mult+0xa0>
 800e46c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e46e:	b97c      	cbnz	r4, 800e490 <__pow5mult+0x48>
 800e470:	2010      	movs	r0, #16
 800e472:	f7fe f92f 	bl	800c6d4 <malloc>
 800e476:	4602      	mov	r2, r0
 800e478:	6270      	str	r0, [r6, #36]	; 0x24
 800e47a:	b928      	cbnz	r0, 800e488 <__pow5mult+0x40>
 800e47c:	4b1d      	ldr	r3, [pc, #116]	; (800e4f4 <__pow5mult+0xac>)
 800e47e:	481e      	ldr	r0, [pc, #120]	; (800e4f8 <__pow5mult+0xb0>)
 800e480:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e484:	f000 fb02 	bl	800ea8c <__assert_func>
 800e488:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e48c:	6004      	str	r4, [r0, #0]
 800e48e:	60c4      	str	r4, [r0, #12]
 800e490:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e494:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e498:	b94c      	cbnz	r4, 800e4ae <__pow5mult+0x66>
 800e49a:	f240 2171 	movw	r1, #625	; 0x271
 800e49e:	4630      	mov	r0, r6
 800e4a0:	f7ff ff16 	bl	800e2d0 <__i2b>
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e4aa:	4604      	mov	r4, r0
 800e4ac:	6003      	str	r3, [r0, #0]
 800e4ae:	f04f 0900 	mov.w	r9, #0
 800e4b2:	07eb      	lsls	r3, r5, #31
 800e4b4:	d50a      	bpl.n	800e4cc <__pow5mult+0x84>
 800e4b6:	4639      	mov	r1, r7
 800e4b8:	4622      	mov	r2, r4
 800e4ba:	4630      	mov	r0, r6
 800e4bc:	f7ff ff1e 	bl	800e2fc <__multiply>
 800e4c0:	4639      	mov	r1, r7
 800e4c2:	4680      	mov	r8, r0
 800e4c4:	4630      	mov	r0, r6
 800e4c6:	f7ff fe47 	bl	800e158 <_Bfree>
 800e4ca:	4647      	mov	r7, r8
 800e4cc:	106d      	asrs	r5, r5, #1
 800e4ce:	d00b      	beq.n	800e4e8 <__pow5mult+0xa0>
 800e4d0:	6820      	ldr	r0, [r4, #0]
 800e4d2:	b938      	cbnz	r0, 800e4e4 <__pow5mult+0x9c>
 800e4d4:	4622      	mov	r2, r4
 800e4d6:	4621      	mov	r1, r4
 800e4d8:	4630      	mov	r0, r6
 800e4da:	f7ff ff0f 	bl	800e2fc <__multiply>
 800e4de:	6020      	str	r0, [r4, #0]
 800e4e0:	f8c0 9000 	str.w	r9, [r0]
 800e4e4:	4604      	mov	r4, r0
 800e4e6:	e7e4      	b.n	800e4b2 <__pow5mult+0x6a>
 800e4e8:	4638      	mov	r0, r7
 800e4ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4ee:	bf00      	nop
 800e4f0:	080149f0 	.word	0x080149f0
 800e4f4:	08014815 	.word	0x08014815
 800e4f8:	0801489c 	.word	0x0801489c

0800e4fc <__lshift>:
 800e4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e500:	460c      	mov	r4, r1
 800e502:	6849      	ldr	r1, [r1, #4]
 800e504:	6923      	ldr	r3, [r4, #16]
 800e506:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e50a:	68a3      	ldr	r3, [r4, #8]
 800e50c:	4607      	mov	r7, r0
 800e50e:	4691      	mov	r9, r2
 800e510:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e514:	f108 0601 	add.w	r6, r8, #1
 800e518:	42b3      	cmp	r3, r6
 800e51a:	db0b      	blt.n	800e534 <__lshift+0x38>
 800e51c:	4638      	mov	r0, r7
 800e51e:	f7ff fddb 	bl	800e0d8 <_Balloc>
 800e522:	4605      	mov	r5, r0
 800e524:	b948      	cbnz	r0, 800e53a <__lshift+0x3e>
 800e526:	4602      	mov	r2, r0
 800e528:	4b28      	ldr	r3, [pc, #160]	; (800e5cc <__lshift+0xd0>)
 800e52a:	4829      	ldr	r0, [pc, #164]	; (800e5d0 <__lshift+0xd4>)
 800e52c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e530:	f000 faac 	bl	800ea8c <__assert_func>
 800e534:	3101      	adds	r1, #1
 800e536:	005b      	lsls	r3, r3, #1
 800e538:	e7ee      	b.n	800e518 <__lshift+0x1c>
 800e53a:	2300      	movs	r3, #0
 800e53c:	f100 0114 	add.w	r1, r0, #20
 800e540:	f100 0210 	add.w	r2, r0, #16
 800e544:	4618      	mov	r0, r3
 800e546:	4553      	cmp	r3, sl
 800e548:	db33      	blt.n	800e5b2 <__lshift+0xb6>
 800e54a:	6920      	ldr	r0, [r4, #16]
 800e54c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e550:	f104 0314 	add.w	r3, r4, #20
 800e554:	f019 091f 	ands.w	r9, r9, #31
 800e558:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e55c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e560:	d02b      	beq.n	800e5ba <__lshift+0xbe>
 800e562:	f1c9 0e20 	rsb	lr, r9, #32
 800e566:	468a      	mov	sl, r1
 800e568:	2200      	movs	r2, #0
 800e56a:	6818      	ldr	r0, [r3, #0]
 800e56c:	fa00 f009 	lsl.w	r0, r0, r9
 800e570:	4302      	orrs	r2, r0
 800e572:	f84a 2b04 	str.w	r2, [sl], #4
 800e576:	f853 2b04 	ldr.w	r2, [r3], #4
 800e57a:	459c      	cmp	ip, r3
 800e57c:	fa22 f20e 	lsr.w	r2, r2, lr
 800e580:	d8f3      	bhi.n	800e56a <__lshift+0x6e>
 800e582:	ebac 0304 	sub.w	r3, ip, r4
 800e586:	3b15      	subs	r3, #21
 800e588:	f023 0303 	bic.w	r3, r3, #3
 800e58c:	3304      	adds	r3, #4
 800e58e:	f104 0015 	add.w	r0, r4, #21
 800e592:	4584      	cmp	ip, r0
 800e594:	bf38      	it	cc
 800e596:	2304      	movcc	r3, #4
 800e598:	50ca      	str	r2, [r1, r3]
 800e59a:	b10a      	cbz	r2, 800e5a0 <__lshift+0xa4>
 800e59c:	f108 0602 	add.w	r6, r8, #2
 800e5a0:	3e01      	subs	r6, #1
 800e5a2:	4638      	mov	r0, r7
 800e5a4:	612e      	str	r6, [r5, #16]
 800e5a6:	4621      	mov	r1, r4
 800e5a8:	f7ff fdd6 	bl	800e158 <_Bfree>
 800e5ac:	4628      	mov	r0, r5
 800e5ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800e5b6:	3301      	adds	r3, #1
 800e5b8:	e7c5      	b.n	800e546 <__lshift+0x4a>
 800e5ba:	3904      	subs	r1, #4
 800e5bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800e5c4:	459c      	cmp	ip, r3
 800e5c6:	d8f9      	bhi.n	800e5bc <__lshift+0xc0>
 800e5c8:	e7ea      	b.n	800e5a0 <__lshift+0xa4>
 800e5ca:	bf00      	nop
 800e5cc:	0801488b 	.word	0x0801488b
 800e5d0:	0801489c 	.word	0x0801489c

0800e5d4 <__mcmp>:
 800e5d4:	b530      	push	{r4, r5, lr}
 800e5d6:	6902      	ldr	r2, [r0, #16]
 800e5d8:	690c      	ldr	r4, [r1, #16]
 800e5da:	1b12      	subs	r2, r2, r4
 800e5dc:	d10e      	bne.n	800e5fc <__mcmp+0x28>
 800e5de:	f100 0314 	add.w	r3, r0, #20
 800e5e2:	3114      	adds	r1, #20
 800e5e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e5e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e5ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e5f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e5f4:	42a5      	cmp	r5, r4
 800e5f6:	d003      	beq.n	800e600 <__mcmp+0x2c>
 800e5f8:	d305      	bcc.n	800e606 <__mcmp+0x32>
 800e5fa:	2201      	movs	r2, #1
 800e5fc:	4610      	mov	r0, r2
 800e5fe:	bd30      	pop	{r4, r5, pc}
 800e600:	4283      	cmp	r3, r0
 800e602:	d3f3      	bcc.n	800e5ec <__mcmp+0x18>
 800e604:	e7fa      	b.n	800e5fc <__mcmp+0x28>
 800e606:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e60a:	e7f7      	b.n	800e5fc <__mcmp+0x28>

0800e60c <__mdiff>:
 800e60c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e610:	460c      	mov	r4, r1
 800e612:	4606      	mov	r6, r0
 800e614:	4611      	mov	r1, r2
 800e616:	4620      	mov	r0, r4
 800e618:	4617      	mov	r7, r2
 800e61a:	f7ff ffdb 	bl	800e5d4 <__mcmp>
 800e61e:	1e05      	subs	r5, r0, #0
 800e620:	d110      	bne.n	800e644 <__mdiff+0x38>
 800e622:	4629      	mov	r1, r5
 800e624:	4630      	mov	r0, r6
 800e626:	f7ff fd57 	bl	800e0d8 <_Balloc>
 800e62a:	b930      	cbnz	r0, 800e63a <__mdiff+0x2e>
 800e62c:	4b39      	ldr	r3, [pc, #228]	; (800e714 <__mdiff+0x108>)
 800e62e:	4602      	mov	r2, r0
 800e630:	f240 2132 	movw	r1, #562	; 0x232
 800e634:	4838      	ldr	r0, [pc, #224]	; (800e718 <__mdiff+0x10c>)
 800e636:	f000 fa29 	bl	800ea8c <__assert_func>
 800e63a:	2301      	movs	r3, #1
 800e63c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e640:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e644:	bfa4      	itt	ge
 800e646:	463b      	movge	r3, r7
 800e648:	4627      	movge	r7, r4
 800e64a:	4630      	mov	r0, r6
 800e64c:	6879      	ldr	r1, [r7, #4]
 800e64e:	bfa6      	itte	ge
 800e650:	461c      	movge	r4, r3
 800e652:	2500      	movge	r5, #0
 800e654:	2501      	movlt	r5, #1
 800e656:	f7ff fd3f 	bl	800e0d8 <_Balloc>
 800e65a:	b920      	cbnz	r0, 800e666 <__mdiff+0x5a>
 800e65c:	4b2d      	ldr	r3, [pc, #180]	; (800e714 <__mdiff+0x108>)
 800e65e:	4602      	mov	r2, r0
 800e660:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e664:	e7e6      	b.n	800e634 <__mdiff+0x28>
 800e666:	693e      	ldr	r6, [r7, #16]
 800e668:	60c5      	str	r5, [r0, #12]
 800e66a:	6925      	ldr	r5, [r4, #16]
 800e66c:	f107 0114 	add.w	r1, r7, #20
 800e670:	f104 0914 	add.w	r9, r4, #20
 800e674:	f100 0e14 	add.w	lr, r0, #20
 800e678:	f107 0210 	add.w	r2, r7, #16
 800e67c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e680:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e684:	46f2      	mov	sl, lr
 800e686:	2700      	movs	r7, #0
 800e688:	f859 3b04 	ldr.w	r3, [r9], #4
 800e68c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e690:	fa1f f883 	uxth.w	r8, r3
 800e694:	fa17 f78b 	uxtah	r7, r7, fp
 800e698:	0c1b      	lsrs	r3, r3, #16
 800e69a:	eba7 0808 	sub.w	r8, r7, r8
 800e69e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e6a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e6a6:	fa1f f888 	uxth.w	r8, r8
 800e6aa:	141f      	asrs	r7, r3, #16
 800e6ac:	454d      	cmp	r5, r9
 800e6ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e6b2:	f84a 3b04 	str.w	r3, [sl], #4
 800e6b6:	d8e7      	bhi.n	800e688 <__mdiff+0x7c>
 800e6b8:	1b2b      	subs	r3, r5, r4
 800e6ba:	3b15      	subs	r3, #21
 800e6bc:	f023 0303 	bic.w	r3, r3, #3
 800e6c0:	3304      	adds	r3, #4
 800e6c2:	3415      	adds	r4, #21
 800e6c4:	42a5      	cmp	r5, r4
 800e6c6:	bf38      	it	cc
 800e6c8:	2304      	movcc	r3, #4
 800e6ca:	4419      	add	r1, r3
 800e6cc:	4473      	add	r3, lr
 800e6ce:	469e      	mov	lr, r3
 800e6d0:	460d      	mov	r5, r1
 800e6d2:	4565      	cmp	r5, ip
 800e6d4:	d30e      	bcc.n	800e6f4 <__mdiff+0xe8>
 800e6d6:	f10c 0203 	add.w	r2, ip, #3
 800e6da:	1a52      	subs	r2, r2, r1
 800e6dc:	f022 0203 	bic.w	r2, r2, #3
 800e6e0:	3903      	subs	r1, #3
 800e6e2:	458c      	cmp	ip, r1
 800e6e4:	bf38      	it	cc
 800e6e6:	2200      	movcc	r2, #0
 800e6e8:	441a      	add	r2, r3
 800e6ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e6ee:	b17b      	cbz	r3, 800e710 <__mdiff+0x104>
 800e6f0:	6106      	str	r6, [r0, #16]
 800e6f2:	e7a5      	b.n	800e640 <__mdiff+0x34>
 800e6f4:	f855 8b04 	ldr.w	r8, [r5], #4
 800e6f8:	fa17 f488 	uxtah	r4, r7, r8
 800e6fc:	1422      	asrs	r2, r4, #16
 800e6fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e702:	b2a4      	uxth	r4, r4
 800e704:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e708:	f84e 4b04 	str.w	r4, [lr], #4
 800e70c:	1417      	asrs	r7, r2, #16
 800e70e:	e7e0      	b.n	800e6d2 <__mdiff+0xc6>
 800e710:	3e01      	subs	r6, #1
 800e712:	e7ea      	b.n	800e6ea <__mdiff+0xde>
 800e714:	0801488b 	.word	0x0801488b
 800e718:	0801489c 	.word	0x0801489c

0800e71c <__d2b>:
 800e71c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e720:	4689      	mov	r9, r1
 800e722:	2101      	movs	r1, #1
 800e724:	ec57 6b10 	vmov	r6, r7, d0
 800e728:	4690      	mov	r8, r2
 800e72a:	f7ff fcd5 	bl	800e0d8 <_Balloc>
 800e72e:	4604      	mov	r4, r0
 800e730:	b930      	cbnz	r0, 800e740 <__d2b+0x24>
 800e732:	4602      	mov	r2, r0
 800e734:	4b25      	ldr	r3, [pc, #148]	; (800e7cc <__d2b+0xb0>)
 800e736:	4826      	ldr	r0, [pc, #152]	; (800e7d0 <__d2b+0xb4>)
 800e738:	f240 310a 	movw	r1, #778	; 0x30a
 800e73c:	f000 f9a6 	bl	800ea8c <__assert_func>
 800e740:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e744:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e748:	bb35      	cbnz	r5, 800e798 <__d2b+0x7c>
 800e74a:	2e00      	cmp	r6, #0
 800e74c:	9301      	str	r3, [sp, #4]
 800e74e:	d028      	beq.n	800e7a2 <__d2b+0x86>
 800e750:	4668      	mov	r0, sp
 800e752:	9600      	str	r6, [sp, #0]
 800e754:	f7ff fd8c 	bl	800e270 <__lo0bits>
 800e758:	9900      	ldr	r1, [sp, #0]
 800e75a:	b300      	cbz	r0, 800e79e <__d2b+0x82>
 800e75c:	9a01      	ldr	r2, [sp, #4]
 800e75e:	f1c0 0320 	rsb	r3, r0, #32
 800e762:	fa02 f303 	lsl.w	r3, r2, r3
 800e766:	430b      	orrs	r3, r1
 800e768:	40c2      	lsrs	r2, r0
 800e76a:	6163      	str	r3, [r4, #20]
 800e76c:	9201      	str	r2, [sp, #4]
 800e76e:	9b01      	ldr	r3, [sp, #4]
 800e770:	61a3      	str	r3, [r4, #24]
 800e772:	2b00      	cmp	r3, #0
 800e774:	bf14      	ite	ne
 800e776:	2202      	movne	r2, #2
 800e778:	2201      	moveq	r2, #1
 800e77a:	6122      	str	r2, [r4, #16]
 800e77c:	b1d5      	cbz	r5, 800e7b4 <__d2b+0x98>
 800e77e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e782:	4405      	add	r5, r0
 800e784:	f8c9 5000 	str.w	r5, [r9]
 800e788:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e78c:	f8c8 0000 	str.w	r0, [r8]
 800e790:	4620      	mov	r0, r4
 800e792:	b003      	add	sp, #12
 800e794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e79c:	e7d5      	b.n	800e74a <__d2b+0x2e>
 800e79e:	6161      	str	r1, [r4, #20]
 800e7a0:	e7e5      	b.n	800e76e <__d2b+0x52>
 800e7a2:	a801      	add	r0, sp, #4
 800e7a4:	f7ff fd64 	bl	800e270 <__lo0bits>
 800e7a8:	9b01      	ldr	r3, [sp, #4]
 800e7aa:	6163      	str	r3, [r4, #20]
 800e7ac:	2201      	movs	r2, #1
 800e7ae:	6122      	str	r2, [r4, #16]
 800e7b0:	3020      	adds	r0, #32
 800e7b2:	e7e3      	b.n	800e77c <__d2b+0x60>
 800e7b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e7b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e7bc:	f8c9 0000 	str.w	r0, [r9]
 800e7c0:	6918      	ldr	r0, [r3, #16]
 800e7c2:	f7ff fd35 	bl	800e230 <__hi0bits>
 800e7c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e7ca:	e7df      	b.n	800e78c <__d2b+0x70>
 800e7cc:	0801488b 	.word	0x0801488b
 800e7d0:	0801489c 	.word	0x0801489c

0800e7d4 <__ssputs_r>:
 800e7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7d8:	688e      	ldr	r6, [r1, #8]
 800e7da:	429e      	cmp	r6, r3
 800e7dc:	4682      	mov	sl, r0
 800e7de:	460c      	mov	r4, r1
 800e7e0:	4690      	mov	r8, r2
 800e7e2:	461f      	mov	r7, r3
 800e7e4:	d838      	bhi.n	800e858 <__ssputs_r+0x84>
 800e7e6:	898a      	ldrh	r2, [r1, #12]
 800e7e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e7ec:	d032      	beq.n	800e854 <__ssputs_r+0x80>
 800e7ee:	6825      	ldr	r5, [r4, #0]
 800e7f0:	6909      	ldr	r1, [r1, #16]
 800e7f2:	eba5 0901 	sub.w	r9, r5, r1
 800e7f6:	6965      	ldr	r5, [r4, #20]
 800e7f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e7fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e800:	3301      	adds	r3, #1
 800e802:	444b      	add	r3, r9
 800e804:	106d      	asrs	r5, r5, #1
 800e806:	429d      	cmp	r5, r3
 800e808:	bf38      	it	cc
 800e80a:	461d      	movcc	r5, r3
 800e80c:	0553      	lsls	r3, r2, #21
 800e80e:	d531      	bpl.n	800e874 <__ssputs_r+0xa0>
 800e810:	4629      	mov	r1, r5
 800e812:	f7fd ffe5 	bl	800c7e0 <_malloc_r>
 800e816:	4606      	mov	r6, r0
 800e818:	b950      	cbnz	r0, 800e830 <__ssputs_r+0x5c>
 800e81a:	230c      	movs	r3, #12
 800e81c:	f8ca 3000 	str.w	r3, [sl]
 800e820:	89a3      	ldrh	r3, [r4, #12]
 800e822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e826:	81a3      	strh	r3, [r4, #12]
 800e828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e82c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e830:	6921      	ldr	r1, [r4, #16]
 800e832:	464a      	mov	r2, r9
 800e834:	f7fd ff5e 	bl	800c6f4 <memcpy>
 800e838:	89a3      	ldrh	r3, [r4, #12]
 800e83a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e83e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e842:	81a3      	strh	r3, [r4, #12]
 800e844:	6126      	str	r6, [r4, #16]
 800e846:	6165      	str	r5, [r4, #20]
 800e848:	444e      	add	r6, r9
 800e84a:	eba5 0509 	sub.w	r5, r5, r9
 800e84e:	6026      	str	r6, [r4, #0]
 800e850:	60a5      	str	r5, [r4, #8]
 800e852:	463e      	mov	r6, r7
 800e854:	42be      	cmp	r6, r7
 800e856:	d900      	bls.n	800e85a <__ssputs_r+0x86>
 800e858:	463e      	mov	r6, r7
 800e85a:	4632      	mov	r2, r6
 800e85c:	6820      	ldr	r0, [r4, #0]
 800e85e:	4641      	mov	r1, r8
 800e860:	f000 f959 	bl	800eb16 <memmove>
 800e864:	68a3      	ldr	r3, [r4, #8]
 800e866:	6822      	ldr	r2, [r4, #0]
 800e868:	1b9b      	subs	r3, r3, r6
 800e86a:	4432      	add	r2, r6
 800e86c:	60a3      	str	r3, [r4, #8]
 800e86e:	6022      	str	r2, [r4, #0]
 800e870:	2000      	movs	r0, #0
 800e872:	e7db      	b.n	800e82c <__ssputs_r+0x58>
 800e874:	462a      	mov	r2, r5
 800e876:	f000 f968 	bl	800eb4a <_realloc_r>
 800e87a:	4606      	mov	r6, r0
 800e87c:	2800      	cmp	r0, #0
 800e87e:	d1e1      	bne.n	800e844 <__ssputs_r+0x70>
 800e880:	6921      	ldr	r1, [r4, #16]
 800e882:	4650      	mov	r0, sl
 800e884:	f7fd ff5c 	bl	800c740 <_free_r>
 800e888:	e7c7      	b.n	800e81a <__ssputs_r+0x46>
	...

0800e88c <_svfiprintf_r>:
 800e88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e890:	4698      	mov	r8, r3
 800e892:	898b      	ldrh	r3, [r1, #12]
 800e894:	061b      	lsls	r3, r3, #24
 800e896:	b09d      	sub	sp, #116	; 0x74
 800e898:	4607      	mov	r7, r0
 800e89a:	460d      	mov	r5, r1
 800e89c:	4614      	mov	r4, r2
 800e89e:	d50e      	bpl.n	800e8be <_svfiprintf_r+0x32>
 800e8a0:	690b      	ldr	r3, [r1, #16]
 800e8a2:	b963      	cbnz	r3, 800e8be <_svfiprintf_r+0x32>
 800e8a4:	2140      	movs	r1, #64	; 0x40
 800e8a6:	f7fd ff9b 	bl	800c7e0 <_malloc_r>
 800e8aa:	6028      	str	r0, [r5, #0]
 800e8ac:	6128      	str	r0, [r5, #16]
 800e8ae:	b920      	cbnz	r0, 800e8ba <_svfiprintf_r+0x2e>
 800e8b0:	230c      	movs	r3, #12
 800e8b2:	603b      	str	r3, [r7, #0]
 800e8b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8b8:	e0d1      	b.n	800ea5e <_svfiprintf_r+0x1d2>
 800e8ba:	2340      	movs	r3, #64	; 0x40
 800e8bc:	616b      	str	r3, [r5, #20]
 800e8be:	2300      	movs	r3, #0
 800e8c0:	9309      	str	r3, [sp, #36]	; 0x24
 800e8c2:	2320      	movs	r3, #32
 800e8c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e8c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8cc:	2330      	movs	r3, #48	; 0x30
 800e8ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ea78 <_svfiprintf_r+0x1ec>
 800e8d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e8d6:	f04f 0901 	mov.w	r9, #1
 800e8da:	4623      	mov	r3, r4
 800e8dc:	469a      	mov	sl, r3
 800e8de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8e2:	b10a      	cbz	r2, 800e8e8 <_svfiprintf_r+0x5c>
 800e8e4:	2a25      	cmp	r2, #37	; 0x25
 800e8e6:	d1f9      	bne.n	800e8dc <_svfiprintf_r+0x50>
 800e8e8:	ebba 0b04 	subs.w	fp, sl, r4
 800e8ec:	d00b      	beq.n	800e906 <_svfiprintf_r+0x7a>
 800e8ee:	465b      	mov	r3, fp
 800e8f0:	4622      	mov	r2, r4
 800e8f2:	4629      	mov	r1, r5
 800e8f4:	4638      	mov	r0, r7
 800e8f6:	f7ff ff6d 	bl	800e7d4 <__ssputs_r>
 800e8fa:	3001      	adds	r0, #1
 800e8fc:	f000 80aa 	beq.w	800ea54 <_svfiprintf_r+0x1c8>
 800e900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e902:	445a      	add	r2, fp
 800e904:	9209      	str	r2, [sp, #36]	; 0x24
 800e906:	f89a 3000 	ldrb.w	r3, [sl]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f000 80a2 	beq.w	800ea54 <_svfiprintf_r+0x1c8>
 800e910:	2300      	movs	r3, #0
 800e912:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e916:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e91a:	f10a 0a01 	add.w	sl, sl, #1
 800e91e:	9304      	str	r3, [sp, #16]
 800e920:	9307      	str	r3, [sp, #28]
 800e922:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e926:	931a      	str	r3, [sp, #104]	; 0x68
 800e928:	4654      	mov	r4, sl
 800e92a:	2205      	movs	r2, #5
 800e92c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e930:	4851      	ldr	r0, [pc, #324]	; (800ea78 <_svfiprintf_r+0x1ec>)
 800e932:	f7f1 fc5d 	bl	80001f0 <memchr>
 800e936:	9a04      	ldr	r2, [sp, #16]
 800e938:	b9d8      	cbnz	r0, 800e972 <_svfiprintf_r+0xe6>
 800e93a:	06d0      	lsls	r0, r2, #27
 800e93c:	bf44      	itt	mi
 800e93e:	2320      	movmi	r3, #32
 800e940:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e944:	0711      	lsls	r1, r2, #28
 800e946:	bf44      	itt	mi
 800e948:	232b      	movmi	r3, #43	; 0x2b
 800e94a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e94e:	f89a 3000 	ldrb.w	r3, [sl]
 800e952:	2b2a      	cmp	r3, #42	; 0x2a
 800e954:	d015      	beq.n	800e982 <_svfiprintf_r+0xf6>
 800e956:	9a07      	ldr	r2, [sp, #28]
 800e958:	4654      	mov	r4, sl
 800e95a:	2000      	movs	r0, #0
 800e95c:	f04f 0c0a 	mov.w	ip, #10
 800e960:	4621      	mov	r1, r4
 800e962:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e966:	3b30      	subs	r3, #48	; 0x30
 800e968:	2b09      	cmp	r3, #9
 800e96a:	d94e      	bls.n	800ea0a <_svfiprintf_r+0x17e>
 800e96c:	b1b0      	cbz	r0, 800e99c <_svfiprintf_r+0x110>
 800e96e:	9207      	str	r2, [sp, #28]
 800e970:	e014      	b.n	800e99c <_svfiprintf_r+0x110>
 800e972:	eba0 0308 	sub.w	r3, r0, r8
 800e976:	fa09 f303 	lsl.w	r3, r9, r3
 800e97a:	4313      	orrs	r3, r2
 800e97c:	9304      	str	r3, [sp, #16]
 800e97e:	46a2      	mov	sl, r4
 800e980:	e7d2      	b.n	800e928 <_svfiprintf_r+0x9c>
 800e982:	9b03      	ldr	r3, [sp, #12]
 800e984:	1d19      	adds	r1, r3, #4
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	9103      	str	r1, [sp, #12]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	bfbb      	ittet	lt
 800e98e:	425b      	neglt	r3, r3
 800e990:	f042 0202 	orrlt.w	r2, r2, #2
 800e994:	9307      	strge	r3, [sp, #28]
 800e996:	9307      	strlt	r3, [sp, #28]
 800e998:	bfb8      	it	lt
 800e99a:	9204      	strlt	r2, [sp, #16]
 800e99c:	7823      	ldrb	r3, [r4, #0]
 800e99e:	2b2e      	cmp	r3, #46	; 0x2e
 800e9a0:	d10c      	bne.n	800e9bc <_svfiprintf_r+0x130>
 800e9a2:	7863      	ldrb	r3, [r4, #1]
 800e9a4:	2b2a      	cmp	r3, #42	; 0x2a
 800e9a6:	d135      	bne.n	800ea14 <_svfiprintf_r+0x188>
 800e9a8:	9b03      	ldr	r3, [sp, #12]
 800e9aa:	1d1a      	adds	r2, r3, #4
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	9203      	str	r2, [sp, #12]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	bfb8      	it	lt
 800e9b4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e9b8:	3402      	adds	r4, #2
 800e9ba:	9305      	str	r3, [sp, #20]
 800e9bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ea88 <_svfiprintf_r+0x1fc>
 800e9c0:	7821      	ldrb	r1, [r4, #0]
 800e9c2:	2203      	movs	r2, #3
 800e9c4:	4650      	mov	r0, sl
 800e9c6:	f7f1 fc13 	bl	80001f0 <memchr>
 800e9ca:	b140      	cbz	r0, 800e9de <_svfiprintf_r+0x152>
 800e9cc:	2340      	movs	r3, #64	; 0x40
 800e9ce:	eba0 000a 	sub.w	r0, r0, sl
 800e9d2:	fa03 f000 	lsl.w	r0, r3, r0
 800e9d6:	9b04      	ldr	r3, [sp, #16]
 800e9d8:	4303      	orrs	r3, r0
 800e9da:	3401      	adds	r4, #1
 800e9dc:	9304      	str	r3, [sp, #16]
 800e9de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9e2:	4826      	ldr	r0, [pc, #152]	; (800ea7c <_svfiprintf_r+0x1f0>)
 800e9e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e9e8:	2206      	movs	r2, #6
 800e9ea:	f7f1 fc01 	bl	80001f0 <memchr>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	d038      	beq.n	800ea64 <_svfiprintf_r+0x1d8>
 800e9f2:	4b23      	ldr	r3, [pc, #140]	; (800ea80 <_svfiprintf_r+0x1f4>)
 800e9f4:	bb1b      	cbnz	r3, 800ea3e <_svfiprintf_r+0x1b2>
 800e9f6:	9b03      	ldr	r3, [sp, #12]
 800e9f8:	3307      	adds	r3, #7
 800e9fa:	f023 0307 	bic.w	r3, r3, #7
 800e9fe:	3308      	adds	r3, #8
 800ea00:	9303      	str	r3, [sp, #12]
 800ea02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea04:	4433      	add	r3, r6
 800ea06:	9309      	str	r3, [sp, #36]	; 0x24
 800ea08:	e767      	b.n	800e8da <_svfiprintf_r+0x4e>
 800ea0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea0e:	460c      	mov	r4, r1
 800ea10:	2001      	movs	r0, #1
 800ea12:	e7a5      	b.n	800e960 <_svfiprintf_r+0xd4>
 800ea14:	2300      	movs	r3, #0
 800ea16:	3401      	adds	r4, #1
 800ea18:	9305      	str	r3, [sp, #20]
 800ea1a:	4619      	mov	r1, r3
 800ea1c:	f04f 0c0a 	mov.w	ip, #10
 800ea20:	4620      	mov	r0, r4
 800ea22:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea26:	3a30      	subs	r2, #48	; 0x30
 800ea28:	2a09      	cmp	r2, #9
 800ea2a:	d903      	bls.n	800ea34 <_svfiprintf_r+0x1a8>
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d0c5      	beq.n	800e9bc <_svfiprintf_r+0x130>
 800ea30:	9105      	str	r1, [sp, #20]
 800ea32:	e7c3      	b.n	800e9bc <_svfiprintf_r+0x130>
 800ea34:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea38:	4604      	mov	r4, r0
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	e7f0      	b.n	800ea20 <_svfiprintf_r+0x194>
 800ea3e:	ab03      	add	r3, sp, #12
 800ea40:	9300      	str	r3, [sp, #0]
 800ea42:	462a      	mov	r2, r5
 800ea44:	4b0f      	ldr	r3, [pc, #60]	; (800ea84 <_svfiprintf_r+0x1f8>)
 800ea46:	a904      	add	r1, sp, #16
 800ea48:	4638      	mov	r0, r7
 800ea4a:	f7fd ffc3 	bl	800c9d4 <_printf_float>
 800ea4e:	1c42      	adds	r2, r0, #1
 800ea50:	4606      	mov	r6, r0
 800ea52:	d1d6      	bne.n	800ea02 <_svfiprintf_r+0x176>
 800ea54:	89ab      	ldrh	r3, [r5, #12]
 800ea56:	065b      	lsls	r3, r3, #25
 800ea58:	f53f af2c 	bmi.w	800e8b4 <_svfiprintf_r+0x28>
 800ea5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea5e:	b01d      	add	sp, #116	; 0x74
 800ea60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea64:	ab03      	add	r3, sp, #12
 800ea66:	9300      	str	r3, [sp, #0]
 800ea68:	462a      	mov	r2, r5
 800ea6a:	4b06      	ldr	r3, [pc, #24]	; (800ea84 <_svfiprintf_r+0x1f8>)
 800ea6c:	a904      	add	r1, sp, #16
 800ea6e:	4638      	mov	r0, r7
 800ea70:	f7fe fa54 	bl	800cf1c <_printf_i>
 800ea74:	e7eb      	b.n	800ea4e <_svfiprintf_r+0x1c2>
 800ea76:	bf00      	nop
 800ea78:	080149fc 	.word	0x080149fc
 800ea7c:	08014a06 	.word	0x08014a06
 800ea80:	0800c9d5 	.word	0x0800c9d5
 800ea84:	0800e7d5 	.word	0x0800e7d5
 800ea88:	08014a02 	.word	0x08014a02

0800ea8c <__assert_func>:
 800ea8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea8e:	4614      	mov	r4, r2
 800ea90:	461a      	mov	r2, r3
 800ea92:	4b09      	ldr	r3, [pc, #36]	; (800eab8 <__assert_func+0x2c>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	4605      	mov	r5, r0
 800ea98:	68d8      	ldr	r0, [r3, #12]
 800ea9a:	b14c      	cbz	r4, 800eab0 <__assert_func+0x24>
 800ea9c:	4b07      	ldr	r3, [pc, #28]	; (800eabc <__assert_func+0x30>)
 800ea9e:	9100      	str	r1, [sp, #0]
 800eaa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eaa4:	4906      	ldr	r1, [pc, #24]	; (800eac0 <__assert_func+0x34>)
 800eaa6:	462b      	mov	r3, r5
 800eaa8:	f000 f80e 	bl	800eac8 <fiprintf>
 800eaac:	f000 fa9a 	bl	800efe4 <abort>
 800eab0:	4b04      	ldr	r3, [pc, #16]	; (800eac4 <__assert_func+0x38>)
 800eab2:	461c      	mov	r4, r3
 800eab4:	e7f3      	b.n	800ea9e <__assert_func+0x12>
 800eab6:	bf00      	nop
 800eab8:	20000078 	.word	0x20000078
 800eabc:	08014a0d 	.word	0x08014a0d
 800eac0:	08014a1a 	.word	0x08014a1a
 800eac4:	08014a48 	.word	0x08014a48

0800eac8 <fiprintf>:
 800eac8:	b40e      	push	{r1, r2, r3}
 800eaca:	b503      	push	{r0, r1, lr}
 800eacc:	4601      	mov	r1, r0
 800eace:	ab03      	add	r3, sp, #12
 800ead0:	4805      	ldr	r0, [pc, #20]	; (800eae8 <fiprintf+0x20>)
 800ead2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ead6:	6800      	ldr	r0, [r0, #0]
 800ead8:	9301      	str	r3, [sp, #4]
 800eada:	f000 f885 	bl	800ebe8 <_vfiprintf_r>
 800eade:	b002      	add	sp, #8
 800eae0:	f85d eb04 	ldr.w	lr, [sp], #4
 800eae4:	b003      	add	sp, #12
 800eae6:	4770      	bx	lr
 800eae8:	20000078 	.word	0x20000078

0800eaec <__retarget_lock_init_recursive>:
 800eaec:	4770      	bx	lr

0800eaee <__retarget_lock_acquire_recursive>:
 800eaee:	4770      	bx	lr

0800eaf0 <__retarget_lock_release_recursive>:
 800eaf0:	4770      	bx	lr

0800eaf2 <__ascii_mbtowc>:
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	b901      	cbnz	r1, 800eaf8 <__ascii_mbtowc+0x6>
 800eaf6:	a901      	add	r1, sp, #4
 800eaf8:	b142      	cbz	r2, 800eb0c <__ascii_mbtowc+0x1a>
 800eafa:	b14b      	cbz	r3, 800eb10 <__ascii_mbtowc+0x1e>
 800eafc:	7813      	ldrb	r3, [r2, #0]
 800eafe:	600b      	str	r3, [r1, #0]
 800eb00:	7812      	ldrb	r2, [r2, #0]
 800eb02:	1e10      	subs	r0, r2, #0
 800eb04:	bf18      	it	ne
 800eb06:	2001      	movne	r0, #1
 800eb08:	b002      	add	sp, #8
 800eb0a:	4770      	bx	lr
 800eb0c:	4610      	mov	r0, r2
 800eb0e:	e7fb      	b.n	800eb08 <__ascii_mbtowc+0x16>
 800eb10:	f06f 0001 	mvn.w	r0, #1
 800eb14:	e7f8      	b.n	800eb08 <__ascii_mbtowc+0x16>

0800eb16 <memmove>:
 800eb16:	4288      	cmp	r0, r1
 800eb18:	b510      	push	{r4, lr}
 800eb1a:	eb01 0402 	add.w	r4, r1, r2
 800eb1e:	d902      	bls.n	800eb26 <memmove+0x10>
 800eb20:	4284      	cmp	r4, r0
 800eb22:	4623      	mov	r3, r4
 800eb24:	d807      	bhi.n	800eb36 <memmove+0x20>
 800eb26:	1e43      	subs	r3, r0, #1
 800eb28:	42a1      	cmp	r1, r4
 800eb2a:	d008      	beq.n	800eb3e <memmove+0x28>
 800eb2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb30:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb34:	e7f8      	b.n	800eb28 <memmove+0x12>
 800eb36:	4402      	add	r2, r0
 800eb38:	4601      	mov	r1, r0
 800eb3a:	428a      	cmp	r2, r1
 800eb3c:	d100      	bne.n	800eb40 <memmove+0x2a>
 800eb3e:	bd10      	pop	{r4, pc}
 800eb40:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb44:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb48:	e7f7      	b.n	800eb3a <memmove+0x24>

0800eb4a <_realloc_r>:
 800eb4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb4c:	4607      	mov	r7, r0
 800eb4e:	4614      	mov	r4, r2
 800eb50:	460e      	mov	r6, r1
 800eb52:	b921      	cbnz	r1, 800eb5e <_realloc_r+0x14>
 800eb54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800eb58:	4611      	mov	r1, r2
 800eb5a:	f7fd be41 	b.w	800c7e0 <_malloc_r>
 800eb5e:	b922      	cbnz	r2, 800eb6a <_realloc_r+0x20>
 800eb60:	f7fd fdee 	bl	800c740 <_free_r>
 800eb64:	4625      	mov	r5, r4
 800eb66:	4628      	mov	r0, r5
 800eb68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb6a:	f000 fc5f 	bl	800f42c <_malloc_usable_size_r>
 800eb6e:	42a0      	cmp	r0, r4
 800eb70:	d20f      	bcs.n	800eb92 <_realloc_r+0x48>
 800eb72:	4621      	mov	r1, r4
 800eb74:	4638      	mov	r0, r7
 800eb76:	f7fd fe33 	bl	800c7e0 <_malloc_r>
 800eb7a:	4605      	mov	r5, r0
 800eb7c:	2800      	cmp	r0, #0
 800eb7e:	d0f2      	beq.n	800eb66 <_realloc_r+0x1c>
 800eb80:	4631      	mov	r1, r6
 800eb82:	4622      	mov	r2, r4
 800eb84:	f7fd fdb6 	bl	800c6f4 <memcpy>
 800eb88:	4631      	mov	r1, r6
 800eb8a:	4638      	mov	r0, r7
 800eb8c:	f7fd fdd8 	bl	800c740 <_free_r>
 800eb90:	e7e9      	b.n	800eb66 <_realloc_r+0x1c>
 800eb92:	4635      	mov	r5, r6
 800eb94:	e7e7      	b.n	800eb66 <_realloc_r+0x1c>

0800eb96 <__sfputc_r>:
 800eb96:	6893      	ldr	r3, [r2, #8]
 800eb98:	3b01      	subs	r3, #1
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	b410      	push	{r4}
 800eb9e:	6093      	str	r3, [r2, #8]
 800eba0:	da08      	bge.n	800ebb4 <__sfputc_r+0x1e>
 800eba2:	6994      	ldr	r4, [r2, #24]
 800eba4:	42a3      	cmp	r3, r4
 800eba6:	db01      	blt.n	800ebac <__sfputc_r+0x16>
 800eba8:	290a      	cmp	r1, #10
 800ebaa:	d103      	bne.n	800ebb4 <__sfputc_r+0x1e>
 800ebac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ebb0:	f000 b94a 	b.w	800ee48 <__swbuf_r>
 800ebb4:	6813      	ldr	r3, [r2, #0]
 800ebb6:	1c58      	adds	r0, r3, #1
 800ebb8:	6010      	str	r0, [r2, #0]
 800ebba:	7019      	strb	r1, [r3, #0]
 800ebbc:	4608      	mov	r0, r1
 800ebbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ebc2:	4770      	bx	lr

0800ebc4 <__sfputs_r>:
 800ebc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebc6:	4606      	mov	r6, r0
 800ebc8:	460f      	mov	r7, r1
 800ebca:	4614      	mov	r4, r2
 800ebcc:	18d5      	adds	r5, r2, r3
 800ebce:	42ac      	cmp	r4, r5
 800ebd0:	d101      	bne.n	800ebd6 <__sfputs_r+0x12>
 800ebd2:	2000      	movs	r0, #0
 800ebd4:	e007      	b.n	800ebe6 <__sfputs_r+0x22>
 800ebd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebda:	463a      	mov	r2, r7
 800ebdc:	4630      	mov	r0, r6
 800ebde:	f7ff ffda 	bl	800eb96 <__sfputc_r>
 800ebe2:	1c43      	adds	r3, r0, #1
 800ebe4:	d1f3      	bne.n	800ebce <__sfputs_r+0xa>
 800ebe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ebe8 <_vfiprintf_r>:
 800ebe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebec:	460d      	mov	r5, r1
 800ebee:	b09d      	sub	sp, #116	; 0x74
 800ebf0:	4614      	mov	r4, r2
 800ebf2:	4698      	mov	r8, r3
 800ebf4:	4606      	mov	r6, r0
 800ebf6:	b118      	cbz	r0, 800ec00 <_vfiprintf_r+0x18>
 800ebf8:	6983      	ldr	r3, [r0, #24]
 800ebfa:	b90b      	cbnz	r3, 800ec00 <_vfiprintf_r+0x18>
 800ebfc:	f000 fb14 	bl	800f228 <__sinit>
 800ec00:	4b89      	ldr	r3, [pc, #548]	; (800ee28 <_vfiprintf_r+0x240>)
 800ec02:	429d      	cmp	r5, r3
 800ec04:	d11b      	bne.n	800ec3e <_vfiprintf_r+0x56>
 800ec06:	6875      	ldr	r5, [r6, #4]
 800ec08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ec0a:	07d9      	lsls	r1, r3, #31
 800ec0c:	d405      	bmi.n	800ec1a <_vfiprintf_r+0x32>
 800ec0e:	89ab      	ldrh	r3, [r5, #12]
 800ec10:	059a      	lsls	r2, r3, #22
 800ec12:	d402      	bmi.n	800ec1a <_vfiprintf_r+0x32>
 800ec14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec16:	f7ff ff6a 	bl	800eaee <__retarget_lock_acquire_recursive>
 800ec1a:	89ab      	ldrh	r3, [r5, #12]
 800ec1c:	071b      	lsls	r3, r3, #28
 800ec1e:	d501      	bpl.n	800ec24 <_vfiprintf_r+0x3c>
 800ec20:	692b      	ldr	r3, [r5, #16]
 800ec22:	b9eb      	cbnz	r3, 800ec60 <_vfiprintf_r+0x78>
 800ec24:	4629      	mov	r1, r5
 800ec26:	4630      	mov	r0, r6
 800ec28:	f000 f96e 	bl	800ef08 <__swsetup_r>
 800ec2c:	b1c0      	cbz	r0, 800ec60 <_vfiprintf_r+0x78>
 800ec2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ec30:	07dc      	lsls	r4, r3, #31
 800ec32:	d50e      	bpl.n	800ec52 <_vfiprintf_r+0x6a>
 800ec34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec38:	b01d      	add	sp, #116	; 0x74
 800ec3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec3e:	4b7b      	ldr	r3, [pc, #492]	; (800ee2c <_vfiprintf_r+0x244>)
 800ec40:	429d      	cmp	r5, r3
 800ec42:	d101      	bne.n	800ec48 <_vfiprintf_r+0x60>
 800ec44:	68b5      	ldr	r5, [r6, #8]
 800ec46:	e7df      	b.n	800ec08 <_vfiprintf_r+0x20>
 800ec48:	4b79      	ldr	r3, [pc, #484]	; (800ee30 <_vfiprintf_r+0x248>)
 800ec4a:	429d      	cmp	r5, r3
 800ec4c:	bf08      	it	eq
 800ec4e:	68f5      	ldreq	r5, [r6, #12]
 800ec50:	e7da      	b.n	800ec08 <_vfiprintf_r+0x20>
 800ec52:	89ab      	ldrh	r3, [r5, #12]
 800ec54:	0598      	lsls	r0, r3, #22
 800ec56:	d4ed      	bmi.n	800ec34 <_vfiprintf_r+0x4c>
 800ec58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec5a:	f7ff ff49 	bl	800eaf0 <__retarget_lock_release_recursive>
 800ec5e:	e7e9      	b.n	800ec34 <_vfiprintf_r+0x4c>
 800ec60:	2300      	movs	r3, #0
 800ec62:	9309      	str	r3, [sp, #36]	; 0x24
 800ec64:	2320      	movs	r3, #32
 800ec66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec6e:	2330      	movs	r3, #48	; 0x30
 800ec70:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ee34 <_vfiprintf_r+0x24c>
 800ec74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec78:	f04f 0901 	mov.w	r9, #1
 800ec7c:	4623      	mov	r3, r4
 800ec7e:	469a      	mov	sl, r3
 800ec80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec84:	b10a      	cbz	r2, 800ec8a <_vfiprintf_r+0xa2>
 800ec86:	2a25      	cmp	r2, #37	; 0x25
 800ec88:	d1f9      	bne.n	800ec7e <_vfiprintf_r+0x96>
 800ec8a:	ebba 0b04 	subs.w	fp, sl, r4
 800ec8e:	d00b      	beq.n	800eca8 <_vfiprintf_r+0xc0>
 800ec90:	465b      	mov	r3, fp
 800ec92:	4622      	mov	r2, r4
 800ec94:	4629      	mov	r1, r5
 800ec96:	4630      	mov	r0, r6
 800ec98:	f7ff ff94 	bl	800ebc4 <__sfputs_r>
 800ec9c:	3001      	adds	r0, #1
 800ec9e:	f000 80aa 	beq.w	800edf6 <_vfiprintf_r+0x20e>
 800eca2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eca4:	445a      	add	r2, fp
 800eca6:	9209      	str	r2, [sp, #36]	; 0x24
 800eca8:	f89a 3000 	ldrb.w	r3, [sl]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	f000 80a2 	beq.w	800edf6 <_vfiprintf_r+0x20e>
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ecb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ecbc:	f10a 0a01 	add.w	sl, sl, #1
 800ecc0:	9304      	str	r3, [sp, #16]
 800ecc2:	9307      	str	r3, [sp, #28]
 800ecc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ecc8:	931a      	str	r3, [sp, #104]	; 0x68
 800ecca:	4654      	mov	r4, sl
 800eccc:	2205      	movs	r2, #5
 800ecce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecd2:	4858      	ldr	r0, [pc, #352]	; (800ee34 <_vfiprintf_r+0x24c>)
 800ecd4:	f7f1 fa8c 	bl	80001f0 <memchr>
 800ecd8:	9a04      	ldr	r2, [sp, #16]
 800ecda:	b9d8      	cbnz	r0, 800ed14 <_vfiprintf_r+0x12c>
 800ecdc:	06d1      	lsls	r1, r2, #27
 800ecde:	bf44      	itt	mi
 800ece0:	2320      	movmi	r3, #32
 800ece2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ece6:	0713      	lsls	r3, r2, #28
 800ece8:	bf44      	itt	mi
 800ecea:	232b      	movmi	r3, #43	; 0x2b
 800ecec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecf0:	f89a 3000 	ldrb.w	r3, [sl]
 800ecf4:	2b2a      	cmp	r3, #42	; 0x2a
 800ecf6:	d015      	beq.n	800ed24 <_vfiprintf_r+0x13c>
 800ecf8:	9a07      	ldr	r2, [sp, #28]
 800ecfa:	4654      	mov	r4, sl
 800ecfc:	2000      	movs	r0, #0
 800ecfe:	f04f 0c0a 	mov.w	ip, #10
 800ed02:	4621      	mov	r1, r4
 800ed04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed08:	3b30      	subs	r3, #48	; 0x30
 800ed0a:	2b09      	cmp	r3, #9
 800ed0c:	d94e      	bls.n	800edac <_vfiprintf_r+0x1c4>
 800ed0e:	b1b0      	cbz	r0, 800ed3e <_vfiprintf_r+0x156>
 800ed10:	9207      	str	r2, [sp, #28]
 800ed12:	e014      	b.n	800ed3e <_vfiprintf_r+0x156>
 800ed14:	eba0 0308 	sub.w	r3, r0, r8
 800ed18:	fa09 f303 	lsl.w	r3, r9, r3
 800ed1c:	4313      	orrs	r3, r2
 800ed1e:	9304      	str	r3, [sp, #16]
 800ed20:	46a2      	mov	sl, r4
 800ed22:	e7d2      	b.n	800ecca <_vfiprintf_r+0xe2>
 800ed24:	9b03      	ldr	r3, [sp, #12]
 800ed26:	1d19      	adds	r1, r3, #4
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	9103      	str	r1, [sp, #12]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	bfbb      	ittet	lt
 800ed30:	425b      	neglt	r3, r3
 800ed32:	f042 0202 	orrlt.w	r2, r2, #2
 800ed36:	9307      	strge	r3, [sp, #28]
 800ed38:	9307      	strlt	r3, [sp, #28]
 800ed3a:	bfb8      	it	lt
 800ed3c:	9204      	strlt	r2, [sp, #16]
 800ed3e:	7823      	ldrb	r3, [r4, #0]
 800ed40:	2b2e      	cmp	r3, #46	; 0x2e
 800ed42:	d10c      	bne.n	800ed5e <_vfiprintf_r+0x176>
 800ed44:	7863      	ldrb	r3, [r4, #1]
 800ed46:	2b2a      	cmp	r3, #42	; 0x2a
 800ed48:	d135      	bne.n	800edb6 <_vfiprintf_r+0x1ce>
 800ed4a:	9b03      	ldr	r3, [sp, #12]
 800ed4c:	1d1a      	adds	r2, r3, #4
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	9203      	str	r2, [sp, #12]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	bfb8      	it	lt
 800ed56:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ed5a:	3402      	adds	r4, #2
 800ed5c:	9305      	str	r3, [sp, #20]
 800ed5e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ee44 <_vfiprintf_r+0x25c>
 800ed62:	7821      	ldrb	r1, [r4, #0]
 800ed64:	2203      	movs	r2, #3
 800ed66:	4650      	mov	r0, sl
 800ed68:	f7f1 fa42 	bl	80001f0 <memchr>
 800ed6c:	b140      	cbz	r0, 800ed80 <_vfiprintf_r+0x198>
 800ed6e:	2340      	movs	r3, #64	; 0x40
 800ed70:	eba0 000a 	sub.w	r0, r0, sl
 800ed74:	fa03 f000 	lsl.w	r0, r3, r0
 800ed78:	9b04      	ldr	r3, [sp, #16]
 800ed7a:	4303      	orrs	r3, r0
 800ed7c:	3401      	adds	r4, #1
 800ed7e:	9304      	str	r3, [sp, #16]
 800ed80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed84:	482c      	ldr	r0, [pc, #176]	; (800ee38 <_vfiprintf_r+0x250>)
 800ed86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed8a:	2206      	movs	r2, #6
 800ed8c:	f7f1 fa30 	bl	80001f0 <memchr>
 800ed90:	2800      	cmp	r0, #0
 800ed92:	d03f      	beq.n	800ee14 <_vfiprintf_r+0x22c>
 800ed94:	4b29      	ldr	r3, [pc, #164]	; (800ee3c <_vfiprintf_r+0x254>)
 800ed96:	bb1b      	cbnz	r3, 800ede0 <_vfiprintf_r+0x1f8>
 800ed98:	9b03      	ldr	r3, [sp, #12]
 800ed9a:	3307      	adds	r3, #7
 800ed9c:	f023 0307 	bic.w	r3, r3, #7
 800eda0:	3308      	adds	r3, #8
 800eda2:	9303      	str	r3, [sp, #12]
 800eda4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eda6:	443b      	add	r3, r7
 800eda8:	9309      	str	r3, [sp, #36]	; 0x24
 800edaa:	e767      	b.n	800ec7c <_vfiprintf_r+0x94>
 800edac:	fb0c 3202 	mla	r2, ip, r2, r3
 800edb0:	460c      	mov	r4, r1
 800edb2:	2001      	movs	r0, #1
 800edb4:	e7a5      	b.n	800ed02 <_vfiprintf_r+0x11a>
 800edb6:	2300      	movs	r3, #0
 800edb8:	3401      	adds	r4, #1
 800edba:	9305      	str	r3, [sp, #20]
 800edbc:	4619      	mov	r1, r3
 800edbe:	f04f 0c0a 	mov.w	ip, #10
 800edc2:	4620      	mov	r0, r4
 800edc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edc8:	3a30      	subs	r2, #48	; 0x30
 800edca:	2a09      	cmp	r2, #9
 800edcc:	d903      	bls.n	800edd6 <_vfiprintf_r+0x1ee>
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d0c5      	beq.n	800ed5e <_vfiprintf_r+0x176>
 800edd2:	9105      	str	r1, [sp, #20]
 800edd4:	e7c3      	b.n	800ed5e <_vfiprintf_r+0x176>
 800edd6:	fb0c 2101 	mla	r1, ip, r1, r2
 800edda:	4604      	mov	r4, r0
 800eddc:	2301      	movs	r3, #1
 800edde:	e7f0      	b.n	800edc2 <_vfiprintf_r+0x1da>
 800ede0:	ab03      	add	r3, sp, #12
 800ede2:	9300      	str	r3, [sp, #0]
 800ede4:	462a      	mov	r2, r5
 800ede6:	4b16      	ldr	r3, [pc, #88]	; (800ee40 <_vfiprintf_r+0x258>)
 800ede8:	a904      	add	r1, sp, #16
 800edea:	4630      	mov	r0, r6
 800edec:	f7fd fdf2 	bl	800c9d4 <_printf_float>
 800edf0:	4607      	mov	r7, r0
 800edf2:	1c78      	adds	r0, r7, #1
 800edf4:	d1d6      	bne.n	800eda4 <_vfiprintf_r+0x1bc>
 800edf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edf8:	07d9      	lsls	r1, r3, #31
 800edfa:	d405      	bmi.n	800ee08 <_vfiprintf_r+0x220>
 800edfc:	89ab      	ldrh	r3, [r5, #12]
 800edfe:	059a      	lsls	r2, r3, #22
 800ee00:	d402      	bmi.n	800ee08 <_vfiprintf_r+0x220>
 800ee02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee04:	f7ff fe74 	bl	800eaf0 <__retarget_lock_release_recursive>
 800ee08:	89ab      	ldrh	r3, [r5, #12]
 800ee0a:	065b      	lsls	r3, r3, #25
 800ee0c:	f53f af12 	bmi.w	800ec34 <_vfiprintf_r+0x4c>
 800ee10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee12:	e711      	b.n	800ec38 <_vfiprintf_r+0x50>
 800ee14:	ab03      	add	r3, sp, #12
 800ee16:	9300      	str	r3, [sp, #0]
 800ee18:	462a      	mov	r2, r5
 800ee1a:	4b09      	ldr	r3, [pc, #36]	; (800ee40 <_vfiprintf_r+0x258>)
 800ee1c:	a904      	add	r1, sp, #16
 800ee1e:	4630      	mov	r0, r6
 800ee20:	f7fe f87c 	bl	800cf1c <_printf_i>
 800ee24:	e7e4      	b.n	800edf0 <_vfiprintf_r+0x208>
 800ee26:	bf00      	nop
 800ee28:	08014a74 	.word	0x08014a74
 800ee2c:	08014a94 	.word	0x08014a94
 800ee30:	08014a54 	.word	0x08014a54
 800ee34:	080149fc 	.word	0x080149fc
 800ee38:	08014a06 	.word	0x08014a06
 800ee3c:	0800c9d5 	.word	0x0800c9d5
 800ee40:	0800ebc5 	.word	0x0800ebc5
 800ee44:	08014a02 	.word	0x08014a02

0800ee48 <__swbuf_r>:
 800ee48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee4a:	460e      	mov	r6, r1
 800ee4c:	4614      	mov	r4, r2
 800ee4e:	4605      	mov	r5, r0
 800ee50:	b118      	cbz	r0, 800ee5a <__swbuf_r+0x12>
 800ee52:	6983      	ldr	r3, [r0, #24]
 800ee54:	b90b      	cbnz	r3, 800ee5a <__swbuf_r+0x12>
 800ee56:	f000 f9e7 	bl	800f228 <__sinit>
 800ee5a:	4b21      	ldr	r3, [pc, #132]	; (800eee0 <__swbuf_r+0x98>)
 800ee5c:	429c      	cmp	r4, r3
 800ee5e:	d12b      	bne.n	800eeb8 <__swbuf_r+0x70>
 800ee60:	686c      	ldr	r4, [r5, #4]
 800ee62:	69a3      	ldr	r3, [r4, #24]
 800ee64:	60a3      	str	r3, [r4, #8]
 800ee66:	89a3      	ldrh	r3, [r4, #12]
 800ee68:	071a      	lsls	r2, r3, #28
 800ee6a:	d52f      	bpl.n	800eecc <__swbuf_r+0x84>
 800ee6c:	6923      	ldr	r3, [r4, #16]
 800ee6e:	b36b      	cbz	r3, 800eecc <__swbuf_r+0x84>
 800ee70:	6923      	ldr	r3, [r4, #16]
 800ee72:	6820      	ldr	r0, [r4, #0]
 800ee74:	1ac0      	subs	r0, r0, r3
 800ee76:	6963      	ldr	r3, [r4, #20]
 800ee78:	b2f6      	uxtb	r6, r6
 800ee7a:	4283      	cmp	r3, r0
 800ee7c:	4637      	mov	r7, r6
 800ee7e:	dc04      	bgt.n	800ee8a <__swbuf_r+0x42>
 800ee80:	4621      	mov	r1, r4
 800ee82:	4628      	mov	r0, r5
 800ee84:	f000 f93c 	bl	800f100 <_fflush_r>
 800ee88:	bb30      	cbnz	r0, 800eed8 <__swbuf_r+0x90>
 800ee8a:	68a3      	ldr	r3, [r4, #8]
 800ee8c:	3b01      	subs	r3, #1
 800ee8e:	60a3      	str	r3, [r4, #8]
 800ee90:	6823      	ldr	r3, [r4, #0]
 800ee92:	1c5a      	adds	r2, r3, #1
 800ee94:	6022      	str	r2, [r4, #0]
 800ee96:	701e      	strb	r6, [r3, #0]
 800ee98:	6963      	ldr	r3, [r4, #20]
 800ee9a:	3001      	adds	r0, #1
 800ee9c:	4283      	cmp	r3, r0
 800ee9e:	d004      	beq.n	800eeaa <__swbuf_r+0x62>
 800eea0:	89a3      	ldrh	r3, [r4, #12]
 800eea2:	07db      	lsls	r3, r3, #31
 800eea4:	d506      	bpl.n	800eeb4 <__swbuf_r+0x6c>
 800eea6:	2e0a      	cmp	r6, #10
 800eea8:	d104      	bne.n	800eeb4 <__swbuf_r+0x6c>
 800eeaa:	4621      	mov	r1, r4
 800eeac:	4628      	mov	r0, r5
 800eeae:	f000 f927 	bl	800f100 <_fflush_r>
 800eeb2:	b988      	cbnz	r0, 800eed8 <__swbuf_r+0x90>
 800eeb4:	4638      	mov	r0, r7
 800eeb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeb8:	4b0a      	ldr	r3, [pc, #40]	; (800eee4 <__swbuf_r+0x9c>)
 800eeba:	429c      	cmp	r4, r3
 800eebc:	d101      	bne.n	800eec2 <__swbuf_r+0x7a>
 800eebe:	68ac      	ldr	r4, [r5, #8]
 800eec0:	e7cf      	b.n	800ee62 <__swbuf_r+0x1a>
 800eec2:	4b09      	ldr	r3, [pc, #36]	; (800eee8 <__swbuf_r+0xa0>)
 800eec4:	429c      	cmp	r4, r3
 800eec6:	bf08      	it	eq
 800eec8:	68ec      	ldreq	r4, [r5, #12]
 800eeca:	e7ca      	b.n	800ee62 <__swbuf_r+0x1a>
 800eecc:	4621      	mov	r1, r4
 800eece:	4628      	mov	r0, r5
 800eed0:	f000 f81a 	bl	800ef08 <__swsetup_r>
 800eed4:	2800      	cmp	r0, #0
 800eed6:	d0cb      	beq.n	800ee70 <__swbuf_r+0x28>
 800eed8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800eedc:	e7ea      	b.n	800eeb4 <__swbuf_r+0x6c>
 800eede:	bf00      	nop
 800eee0:	08014a74 	.word	0x08014a74
 800eee4:	08014a94 	.word	0x08014a94
 800eee8:	08014a54 	.word	0x08014a54

0800eeec <__ascii_wctomb>:
 800eeec:	b149      	cbz	r1, 800ef02 <__ascii_wctomb+0x16>
 800eeee:	2aff      	cmp	r2, #255	; 0xff
 800eef0:	bf85      	ittet	hi
 800eef2:	238a      	movhi	r3, #138	; 0x8a
 800eef4:	6003      	strhi	r3, [r0, #0]
 800eef6:	700a      	strbls	r2, [r1, #0]
 800eef8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800eefc:	bf98      	it	ls
 800eefe:	2001      	movls	r0, #1
 800ef00:	4770      	bx	lr
 800ef02:	4608      	mov	r0, r1
 800ef04:	4770      	bx	lr
	...

0800ef08 <__swsetup_r>:
 800ef08:	4b32      	ldr	r3, [pc, #200]	; (800efd4 <__swsetup_r+0xcc>)
 800ef0a:	b570      	push	{r4, r5, r6, lr}
 800ef0c:	681d      	ldr	r5, [r3, #0]
 800ef0e:	4606      	mov	r6, r0
 800ef10:	460c      	mov	r4, r1
 800ef12:	b125      	cbz	r5, 800ef1e <__swsetup_r+0x16>
 800ef14:	69ab      	ldr	r3, [r5, #24]
 800ef16:	b913      	cbnz	r3, 800ef1e <__swsetup_r+0x16>
 800ef18:	4628      	mov	r0, r5
 800ef1a:	f000 f985 	bl	800f228 <__sinit>
 800ef1e:	4b2e      	ldr	r3, [pc, #184]	; (800efd8 <__swsetup_r+0xd0>)
 800ef20:	429c      	cmp	r4, r3
 800ef22:	d10f      	bne.n	800ef44 <__swsetup_r+0x3c>
 800ef24:	686c      	ldr	r4, [r5, #4]
 800ef26:	89a3      	ldrh	r3, [r4, #12]
 800ef28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ef2c:	0719      	lsls	r1, r3, #28
 800ef2e:	d42c      	bmi.n	800ef8a <__swsetup_r+0x82>
 800ef30:	06dd      	lsls	r5, r3, #27
 800ef32:	d411      	bmi.n	800ef58 <__swsetup_r+0x50>
 800ef34:	2309      	movs	r3, #9
 800ef36:	6033      	str	r3, [r6, #0]
 800ef38:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ef3c:	81a3      	strh	r3, [r4, #12]
 800ef3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ef42:	e03e      	b.n	800efc2 <__swsetup_r+0xba>
 800ef44:	4b25      	ldr	r3, [pc, #148]	; (800efdc <__swsetup_r+0xd4>)
 800ef46:	429c      	cmp	r4, r3
 800ef48:	d101      	bne.n	800ef4e <__swsetup_r+0x46>
 800ef4a:	68ac      	ldr	r4, [r5, #8]
 800ef4c:	e7eb      	b.n	800ef26 <__swsetup_r+0x1e>
 800ef4e:	4b24      	ldr	r3, [pc, #144]	; (800efe0 <__swsetup_r+0xd8>)
 800ef50:	429c      	cmp	r4, r3
 800ef52:	bf08      	it	eq
 800ef54:	68ec      	ldreq	r4, [r5, #12]
 800ef56:	e7e6      	b.n	800ef26 <__swsetup_r+0x1e>
 800ef58:	0758      	lsls	r0, r3, #29
 800ef5a:	d512      	bpl.n	800ef82 <__swsetup_r+0x7a>
 800ef5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ef5e:	b141      	cbz	r1, 800ef72 <__swsetup_r+0x6a>
 800ef60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef64:	4299      	cmp	r1, r3
 800ef66:	d002      	beq.n	800ef6e <__swsetup_r+0x66>
 800ef68:	4630      	mov	r0, r6
 800ef6a:	f7fd fbe9 	bl	800c740 <_free_r>
 800ef6e:	2300      	movs	r3, #0
 800ef70:	6363      	str	r3, [r4, #52]	; 0x34
 800ef72:	89a3      	ldrh	r3, [r4, #12]
 800ef74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ef78:	81a3      	strh	r3, [r4, #12]
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	6063      	str	r3, [r4, #4]
 800ef7e:	6923      	ldr	r3, [r4, #16]
 800ef80:	6023      	str	r3, [r4, #0]
 800ef82:	89a3      	ldrh	r3, [r4, #12]
 800ef84:	f043 0308 	orr.w	r3, r3, #8
 800ef88:	81a3      	strh	r3, [r4, #12]
 800ef8a:	6923      	ldr	r3, [r4, #16]
 800ef8c:	b94b      	cbnz	r3, 800efa2 <__swsetup_r+0x9a>
 800ef8e:	89a3      	ldrh	r3, [r4, #12]
 800ef90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ef94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ef98:	d003      	beq.n	800efa2 <__swsetup_r+0x9a>
 800ef9a:	4621      	mov	r1, r4
 800ef9c:	4630      	mov	r0, r6
 800ef9e:	f000 fa05 	bl	800f3ac <__smakebuf_r>
 800efa2:	89a0      	ldrh	r0, [r4, #12]
 800efa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800efa8:	f010 0301 	ands.w	r3, r0, #1
 800efac:	d00a      	beq.n	800efc4 <__swsetup_r+0xbc>
 800efae:	2300      	movs	r3, #0
 800efb0:	60a3      	str	r3, [r4, #8]
 800efb2:	6963      	ldr	r3, [r4, #20]
 800efb4:	425b      	negs	r3, r3
 800efb6:	61a3      	str	r3, [r4, #24]
 800efb8:	6923      	ldr	r3, [r4, #16]
 800efba:	b943      	cbnz	r3, 800efce <__swsetup_r+0xc6>
 800efbc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800efc0:	d1ba      	bne.n	800ef38 <__swsetup_r+0x30>
 800efc2:	bd70      	pop	{r4, r5, r6, pc}
 800efc4:	0781      	lsls	r1, r0, #30
 800efc6:	bf58      	it	pl
 800efc8:	6963      	ldrpl	r3, [r4, #20]
 800efca:	60a3      	str	r3, [r4, #8]
 800efcc:	e7f4      	b.n	800efb8 <__swsetup_r+0xb0>
 800efce:	2000      	movs	r0, #0
 800efd0:	e7f7      	b.n	800efc2 <__swsetup_r+0xba>
 800efd2:	bf00      	nop
 800efd4:	20000078 	.word	0x20000078
 800efd8:	08014a74 	.word	0x08014a74
 800efdc:	08014a94 	.word	0x08014a94
 800efe0:	08014a54 	.word	0x08014a54

0800efe4 <abort>:
 800efe4:	b508      	push	{r3, lr}
 800efe6:	2006      	movs	r0, #6
 800efe8:	f000 fa50 	bl	800f48c <raise>
 800efec:	2001      	movs	r0, #1
 800efee:	f7f6 fc41 	bl	8005874 <_exit>
	...

0800eff4 <__sflush_r>:
 800eff4:	898a      	ldrh	r2, [r1, #12]
 800eff6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800effa:	4605      	mov	r5, r0
 800effc:	0710      	lsls	r0, r2, #28
 800effe:	460c      	mov	r4, r1
 800f000:	d458      	bmi.n	800f0b4 <__sflush_r+0xc0>
 800f002:	684b      	ldr	r3, [r1, #4]
 800f004:	2b00      	cmp	r3, #0
 800f006:	dc05      	bgt.n	800f014 <__sflush_r+0x20>
 800f008:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	dc02      	bgt.n	800f014 <__sflush_r+0x20>
 800f00e:	2000      	movs	r0, #0
 800f010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f014:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f016:	2e00      	cmp	r6, #0
 800f018:	d0f9      	beq.n	800f00e <__sflush_r+0x1a>
 800f01a:	2300      	movs	r3, #0
 800f01c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f020:	682f      	ldr	r7, [r5, #0]
 800f022:	602b      	str	r3, [r5, #0]
 800f024:	d032      	beq.n	800f08c <__sflush_r+0x98>
 800f026:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f028:	89a3      	ldrh	r3, [r4, #12]
 800f02a:	075a      	lsls	r2, r3, #29
 800f02c:	d505      	bpl.n	800f03a <__sflush_r+0x46>
 800f02e:	6863      	ldr	r3, [r4, #4]
 800f030:	1ac0      	subs	r0, r0, r3
 800f032:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f034:	b10b      	cbz	r3, 800f03a <__sflush_r+0x46>
 800f036:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f038:	1ac0      	subs	r0, r0, r3
 800f03a:	2300      	movs	r3, #0
 800f03c:	4602      	mov	r2, r0
 800f03e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f040:	6a21      	ldr	r1, [r4, #32]
 800f042:	4628      	mov	r0, r5
 800f044:	47b0      	blx	r6
 800f046:	1c43      	adds	r3, r0, #1
 800f048:	89a3      	ldrh	r3, [r4, #12]
 800f04a:	d106      	bne.n	800f05a <__sflush_r+0x66>
 800f04c:	6829      	ldr	r1, [r5, #0]
 800f04e:	291d      	cmp	r1, #29
 800f050:	d82c      	bhi.n	800f0ac <__sflush_r+0xb8>
 800f052:	4a2a      	ldr	r2, [pc, #168]	; (800f0fc <__sflush_r+0x108>)
 800f054:	40ca      	lsrs	r2, r1
 800f056:	07d6      	lsls	r6, r2, #31
 800f058:	d528      	bpl.n	800f0ac <__sflush_r+0xb8>
 800f05a:	2200      	movs	r2, #0
 800f05c:	6062      	str	r2, [r4, #4]
 800f05e:	04d9      	lsls	r1, r3, #19
 800f060:	6922      	ldr	r2, [r4, #16]
 800f062:	6022      	str	r2, [r4, #0]
 800f064:	d504      	bpl.n	800f070 <__sflush_r+0x7c>
 800f066:	1c42      	adds	r2, r0, #1
 800f068:	d101      	bne.n	800f06e <__sflush_r+0x7a>
 800f06a:	682b      	ldr	r3, [r5, #0]
 800f06c:	b903      	cbnz	r3, 800f070 <__sflush_r+0x7c>
 800f06e:	6560      	str	r0, [r4, #84]	; 0x54
 800f070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f072:	602f      	str	r7, [r5, #0]
 800f074:	2900      	cmp	r1, #0
 800f076:	d0ca      	beq.n	800f00e <__sflush_r+0x1a>
 800f078:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f07c:	4299      	cmp	r1, r3
 800f07e:	d002      	beq.n	800f086 <__sflush_r+0x92>
 800f080:	4628      	mov	r0, r5
 800f082:	f7fd fb5d 	bl	800c740 <_free_r>
 800f086:	2000      	movs	r0, #0
 800f088:	6360      	str	r0, [r4, #52]	; 0x34
 800f08a:	e7c1      	b.n	800f010 <__sflush_r+0x1c>
 800f08c:	6a21      	ldr	r1, [r4, #32]
 800f08e:	2301      	movs	r3, #1
 800f090:	4628      	mov	r0, r5
 800f092:	47b0      	blx	r6
 800f094:	1c41      	adds	r1, r0, #1
 800f096:	d1c7      	bne.n	800f028 <__sflush_r+0x34>
 800f098:	682b      	ldr	r3, [r5, #0]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d0c4      	beq.n	800f028 <__sflush_r+0x34>
 800f09e:	2b1d      	cmp	r3, #29
 800f0a0:	d001      	beq.n	800f0a6 <__sflush_r+0xb2>
 800f0a2:	2b16      	cmp	r3, #22
 800f0a4:	d101      	bne.n	800f0aa <__sflush_r+0xb6>
 800f0a6:	602f      	str	r7, [r5, #0]
 800f0a8:	e7b1      	b.n	800f00e <__sflush_r+0x1a>
 800f0aa:	89a3      	ldrh	r3, [r4, #12]
 800f0ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0b0:	81a3      	strh	r3, [r4, #12]
 800f0b2:	e7ad      	b.n	800f010 <__sflush_r+0x1c>
 800f0b4:	690f      	ldr	r7, [r1, #16]
 800f0b6:	2f00      	cmp	r7, #0
 800f0b8:	d0a9      	beq.n	800f00e <__sflush_r+0x1a>
 800f0ba:	0793      	lsls	r3, r2, #30
 800f0bc:	680e      	ldr	r6, [r1, #0]
 800f0be:	bf08      	it	eq
 800f0c0:	694b      	ldreq	r3, [r1, #20]
 800f0c2:	600f      	str	r7, [r1, #0]
 800f0c4:	bf18      	it	ne
 800f0c6:	2300      	movne	r3, #0
 800f0c8:	eba6 0807 	sub.w	r8, r6, r7
 800f0cc:	608b      	str	r3, [r1, #8]
 800f0ce:	f1b8 0f00 	cmp.w	r8, #0
 800f0d2:	dd9c      	ble.n	800f00e <__sflush_r+0x1a>
 800f0d4:	6a21      	ldr	r1, [r4, #32]
 800f0d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f0d8:	4643      	mov	r3, r8
 800f0da:	463a      	mov	r2, r7
 800f0dc:	4628      	mov	r0, r5
 800f0de:	47b0      	blx	r6
 800f0e0:	2800      	cmp	r0, #0
 800f0e2:	dc06      	bgt.n	800f0f2 <__sflush_r+0xfe>
 800f0e4:	89a3      	ldrh	r3, [r4, #12]
 800f0e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0ea:	81a3      	strh	r3, [r4, #12]
 800f0ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f0f0:	e78e      	b.n	800f010 <__sflush_r+0x1c>
 800f0f2:	4407      	add	r7, r0
 800f0f4:	eba8 0800 	sub.w	r8, r8, r0
 800f0f8:	e7e9      	b.n	800f0ce <__sflush_r+0xda>
 800f0fa:	bf00      	nop
 800f0fc:	20400001 	.word	0x20400001

0800f100 <_fflush_r>:
 800f100:	b538      	push	{r3, r4, r5, lr}
 800f102:	690b      	ldr	r3, [r1, #16]
 800f104:	4605      	mov	r5, r0
 800f106:	460c      	mov	r4, r1
 800f108:	b913      	cbnz	r3, 800f110 <_fflush_r+0x10>
 800f10a:	2500      	movs	r5, #0
 800f10c:	4628      	mov	r0, r5
 800f10e:	bd38      	pop	{r3, r4, r5, pc}
 800f110:	b118      	cbz	r0, 800f11a <_fflush_r+0x1a>
 800f112:	6983      	ldr	r3, [r0, #24]
 800f114:	b90b      	cbnz	r3, 800f11a <_fflush_r+0x1a>
 800f116:	f000 f887 	bl	800f228 <__sinit>
 800f11a:	4b14      	ldr	r3, [pc, #80]	; (800f16c <_fflush_r+0x6c>)
 800f11c:	429c      	cmp	r4, r3
 800f11e:	d11b      	bne.n	800f158 <_fflush_r+0x58>
 800f120:	686c      	ldr	r4, [r5, #4]
 800f122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d0ef      	beq.n	800f10a <_fflush_r+0xa>
 800f12a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f12c:	07d0      	lsls	r0, r2, #31
 800f12e:	d404      	bmi.n	800f13a <_fflush_r+0x3a>
 800f130:	0599      	lsls	r1, r3, #22
 800f132:	d402      	bmi.n	800f13a <_fflush_r+0x3a>
 800f134:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f136:	f7ff fcda 	bl	800eaee <__retarget_lock_acquire_recursive>
 800f13a:	4628      	mov	r0, r5
 800f13c:	4621      	mov	r1, r4
 800f13e:	f7ff ff59 	bl	800eff4 <__sflush_r>
 800f142:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f144:	07da      	lsls	r2, r3, #31
 800f146:	4605      	mov	r5, r0
 800f148:	d4e0      	bmi.n	800f10c <_fflush_r+0xc>
 800f14a:	89a3      	ldrh	r3, [r4, #12]
 800f14c:	059b      	lsls	r3, r3, #22
 800f14e:	d4dd      	bmi.n	800f10c <_fflush_r+0xc>
 800f150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f152:	f7ff fccd 	bl	800eaf0 <__retarget_lock_release_recursive>
 800f156:	e7d9      	b.n	800f10c <_fflush_r+0xc>
 800f158:	4b05      	ldr	r3, [pc, #20]	; (800f170 <_fflush_r+0x70>)
 800f15a:	429c      	cmp	r4, r3
 800f15c:	d101      	bne.n	800f162 <_fflush_r+0x62>
 800f15e:	68ac      	ldr	r4, [r5, #8]
 800f160:	e7df      	b.n	800f122 <_fflush_r+0x22>
 800f162:	4b04      	ldr	r3, [pc, #16]	; (800f174 <_fflush_r+0x74>)
 800f164:	429c      	cmp	r4, r3
 800f166:	bf08      	it	eq
 800f168:	68ec      	ldreq	r4, [r5, #12]
 800f16a:	e7da      	b.n	800f122 <_fflush_r+0x22>
 800f16c:	08014a74 	.word	0x08014a74
 800f170:	08014a94 	.word	0x08014a94
 800f174:	08014a54 	.word	0x08014a54

0800f178 <std>:
 800f178:	2300      	movs	r3, #0
 800f17a:	b510      	push	{r4, lr}
 800f17c:	4604      	mov	r4, r0
 800f17e:	e9c0 3300 	strd	r3, r3, [r0]
 800f182:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f186:	6083      	str	r3, [r0, #8]
 800f188:	8181      	strh	r1, [r0, #12]
 800f18a:	6643      	str	r3, [r0, #100]	; 0x64
 800f18c:	81c2      	strh	r2, [r0, #14]
 800f18e:	6183      	str	r3, [r0, #24]
 800f190:	4619      	mov	r1, r3
 800f192:	2208      	movs	r2, #8
 800f194:	305c      	adds	r0, #92	; 0x5c
 800f196:	f7fd fabb 	bl	800c710 <memset>
 800f19a:	4b05      	ldr	r3, [pc, #20]	; (800f1b0 <std+0x38>)
 800f19c:	6263      	str	r3, [r4, #36]	; 0x24
 800f19e:	4b05      	ldr	r3, [pc, #20]	; (800f1b4 <std+0x3c>)
 800f1a0:	62a3      	str	r3, [r4, #40]	; 0x28
 800f1a2:	4b05      	ldr	r3, [pc, #20]	; (800f1b8 <std+0x40>)
 800f1a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f1a6:	4b05      	ldr	r3, [pc, #20]	; (800f1bc <std+0x44>)
 800f1a8:	6224      	str	r4, [r4, #32]
 800f1aa:	6323      	str	r3, [r4, #48]	; 0x30
 800f1ac:	bd10      	pop	{r4, pc}
 800f1ae:	bf00      	nop
 800f1b0:	0800f4c5 	.word	0x0800f4c5
 800f1b4:	0800f4e7 	.word	0x0800f4e7
 800f1b8:	0800f51f 	.word	0x0800f51f
 800f1bc:	0800f543 	.word	0x0800f543

0800f1c0 <_cleanup_r>:
 800f1c0:	4901      	ldr	r1, [pc, #4]	; (800f1c8 <_cleanup_r+0x8>)
 800f1c2:	f000 b8af 	b.w	800f324 <_fwalk_reent>
 800f1c6:	bf00      	nop
 800f1c8:	0800f101 	.word	0x0800f101

0800f1cc <__sfmoreglue>:
 800f1cc:	b570      	push	{r4, r5, r6, lr}
 800f1ce:	1e4a      	subs	r2, r1, #1
 800f1d0:	2568      	movs	r5, #104	; 0x68
 800f1d2:	4355      	muls	r5, r2
 800f1d4:	460e      	mov	r6, r1
 800f1d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f1da:	f7fd fb01 	bl	800c7e0 <_malloc_r>
 800f1de:	4604      	mov	r4, r0
 800f1e0:	b140      	cbz	r0, 800f1f4 <__sfmoreglue+0x28>
 800f1e2:	2100      	movs	r1, #0
 800f1e4:	e9c0 1600 	strd	r1, r6, [r0]
 800f1e8:	300c      	adds	r0, #12
 800f1ea:	60a0      	str	r0, [r4, #8]
 800f1ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f1f0:	f7fd fa8e 	bl	800c710 <memset>
 800f1f4:	4620      	mov	r0, r4
 800f1f6:	bd70      	pop	{r4, r5, r6, pc}

0800f1f8 <__sfp_lock_acquire>:
 800f1f8:	4801      	ldr	r0, [pc, #4]	; (800f200 <__sfp_lock_acquire+0x8>)
 800f1fa:	f7ff bc78 	b.w	800eaee <__retarget_lock_acquire_recursive>
 800f1fe:	bf00      	nop
 800f200:	20001ec0 	.word	0x20001ec0

0800f204 <__sfp_lock_release>:
 800f204:	4801      	ldr	r0, [pc, #4]	; (800f20c <__sfp_lock_release+0x8>)
 800f206:	f7ff bc73 	b.w	800eaf0 <__retarget_lock_release_recursive>
 800f20a:	bf00      	nop
 800f20c:	20001ec0 	.word	0x20001ec0

0800f210 <__sinit_lock_acquire>:
 800f210:	4801      	ldr	r0, [pc, #4]	; (800f218 <__sinit_lock_acquire+0x8>)
 800f212:	f7ff bc6c 	b.w	800eaee <__retarget_lock_acquire_recursive>
 800f216:	bf00      	nop
 800f218:	20001ebb 	.word	0x20001ebb

0800f21c <__sinit_lock_release>:
 800f21c:	4801      	ldr	r0, [pc, #4]	; (800f224 <__sinit_lock_release+0x8>)
 800f21e:	f7ff bc67 	b.w	800eaf0 <__retarget_lock_release_recursive>
 800f222:	bf00      	nop
 800f224:	20001ebb 	.word	0x20001ebb

0800f228 <__sinit>:
 800f228:	b510      	push	{r4, lr}
 800f22a:	4604      	mov	r4, r0
 800f22c:	f7ff fff0 	bl	800f210 <__sinit_lock_acquire>
 800f230:	69a3      	ldr	r3, [r4, #24]
 800f232:	b11b      	cbz	r3, 800f23c <__sinit+0x14>
 800f234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f238:	f7ff bff0 	b.w	800f21c <__sinit_lock_release>
 800f23c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f240:	6523      	str	r3, [r4, #80]	; 0x50
 800f242:	4b13      	ldr	r3, [pc, #76]	; (800f290 <__sinit+0x68>)
 800f244:	4a13      	ldr	r2, [pc, #76]	; (800f294 <__sinit+0x6c>)
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	62a2      	str	r2, [r4, #40]	; 0x28
 800f24a:	42a3      	cmp	r3, r4
 800f24c:	bf04      	itt	eq
 800f24e:	2301      	moveq	r3, #1
 800f250:	61a3      	streq	r3, [r4, #24]
 800f252:	4620      	mov	r0, r4
 800f254:	f000 f820 	bl	800f298 <__sfp>
 800f258:	6060      	str	r0, [r4, #4]
 800f25a:	4620      	mov	r0, r4
 800f25c:	f000 f81c 	bl	800f298 <__sfp>
 800f260:	60a0      	str	r0, [r4, #8]
 800f262:	4620      	mov	r0, r4
 800f264:	f000 f818 	bl	800f298 <__sfp>
 800f268:	2200      	movs	r2, #0
 800f26a:	60e0      	str	r0, [r4, #12]
 800f26c:	2104      	movs	r1, #4
 800f26e:	6860      	ldr	r0, [r4, #4]
 800f270:	f7ff ff82 	bl	800f178 <std>
 800f274:	68a0      	ldr	r0, [r4, #8]
 800f276:	2201      	movs	r2, #1
 800f278:	2109      	movs	r1, #9
 800f27a:	f7ff ff7d 	bl	800f178 <std>
 800f27e:	68e0      	ldr	r0, [r4, #12]
 800f280:	2202      	movs	r2, #2
 800f282:	2112      	movs	r1, #18
 800f284:	f7ff ff78 	bl	800f178 <std>
 800f288:	2301      	movs	r3, #1
 800f28a:	61a3      	str	r3, [r4, #24]
 800f28c:	e7d2      	b.n	800f234 <__sinit+0xc>
 800f28e:	bf00      	nop
 800f290:	080147d0 	.word	0x080147d0
 800f294:	0800f1c1 	.word	0x0800f1c1

0800f298 <__sfp>:
 800f298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f29a:	4607      	mov	r7, r0
 800f29c:	f7ff ffac 	bl	800f1f8 <__sfp_lock_acquire>
 800f2a0:	4b1e      	ldr	r3, [pc, #120]	; (800f31c <__sfp+0x84>)
 800f2a2:	681e      	ldr	r6, [r3, #0]
 800f2a4:	69b3      	ldr	r3, [r6, #24]
 800f2a6:	b913      	cbnz	r3, 800f2ae <__sfp+0x16>
 800f2a8:	4630      	mov	r0, r6
 800f2aa:	f7ff ffbd 	bl	800f228 <__sinit>
 800f2ae:	3648      	adds	r6, #72	; 0x48
 800f2b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f2b4:	3b01      	subs	r3, #1
 800f2b6:	d503      	bpl.n	800f2c0 <__sfp+0x28>
 800f2b8:	6833      	ldr	r3, [r6, #0]
 800f2ba:	b30b      	cbz	r3, 800f300 <__sfp+0x68>
 800f2bc:	6836      	ldr	r6, [r6, #0]
 800f2be:	e7f7      	b.n	800f2b0 <__sfp+0x18>
 800f2c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f2c4:	b9d5      	cbnz	r5, 800f2fc <__sfp+0x64>
 800f2c6:	4b16      	ldr	r3, [pc, #88]	; (800f320 <__sfp+0x88>)
 800f2c8:	60e3      	str	r3, [r4, #12]
 800f2ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f2ce:	6665      	str	r5, [r4, #100]	; 0x64
 800f2d0:	f7ff fc0c 	bl	800eaec <__retarget_lock_init_recursive>
 800f2d4:	f7ff ff96 	bl	800f204 <__sfp_lock_release>
 800f2d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f2dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f2e0:	6025      	str	r5, [r4, #0]
 800f2e2:	61a5      	str	r5, [r4, #24]
 800f2e4:	2208      	movs	r2, #8
 800f2e6:	4629      	mov	r1, r5
 800f2e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f2ec:	f7fd fa10 	bl	800c710 <memset>
 800f2f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f2f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2fc:	3468      	adds	r4, #104	; 0x68
 800f2fe:	e7d9      	b.n	800f2b4 <__sfp+0x1c>
 800f300:	2104      	movs	r1, #4
 800f302:	4638      	mov	r0, r7
 800f304:	f7ff ff62 	bl	800f1cc <__sfmoreglue>
 800f308:	4604      	mov	r4, r0
 800f30a:	6030      	str	r0, [r6, #0]
 800f30c:	2800      	cmp	r0, #0
 800f30e:	d1d5      	bne.n	800f2bc <__sfp+0x24>
 800f310:	f7ff ff78 	bl	800f204 <__sfp_lock_release>
 800f314:	230c      	movs	r3, #12
 800f316:	603b      	str	r3, [r7, #0]
 800f318:	e7ee      	b.n	800f2f8 <__sfp+0x60>
 800f31a:	bf00      	nop
 800f31c:	080147d0 	.word	0x080147d0
 800f320:	ffff0001 	.word	0xffff0001

0800f324 <_fwalk_reent>:
 800f324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f328:	4606      	mov	r6, r0
 800f32a:	4688      	mov	r8, r1
 800f32c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f330:	2700      	movs	r7, #0
 800f332:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f336:	f1b9 0901 	subs.w	r9, r9, #1
 800f33a:	d505      	bpl.n	800f348 <_fwalk_reent+0x24>
 800f33c:	6824      	ldr	r4, [r4, #0]
 800f33e:	2c00      	cmp	r4, #0
 800f340:	d1f7      	bne.n	800f332 <_fwalk_reent+0xe>
 800f342:	4638      	mov	r0, r7
 800f344:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f348:	89ab      	ldrh	r3, [r5, #12]
 800f34a:	2b01      	cmp	r3, #1
 800f34c:	d907      	bls.n	800f35e <_fwalk_reent+0x3a>
 800f34e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f352:	3301      	adds	r3, #1
 800f354:	d003      	beq.n	800f35e <_fwalk_reent+0x3a>
 800f356:	4629      	mov	r1, r5
 800f358:	4630      	mov	r0, r6
 800f35a:	47c0      	blx	r8
 800f35c:	4307      	orrs	r7, r0
 800f35e:	3568      	adds	r5, #104	; 0x68
 800f360:	e7e9      	b.n	800f336 <_fwalk_reent+0x12>

0800f362 <__swhatbuf_r>:
 800f362:	b570      	push	{r4, r5, r6, lr}
 800f364:	460e      	mov	r6, r1
 800f366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f36a:	2900      	cmp	r1, #0
 800f36c:	b096      	sub	sp, #88	; 0x58
 800f36e:	4614      	mov	r4, r2
 800f370:	461d      	mov	r5, r3
 800f372:	da07      	bge.n	800f384 <__swhatbuf_r+0x22>
 800f374:	2300      	movs	r3, #0
 800f376:	602b      	str	r3, [r5, #0]
 800f378:	89b3      	ldrh	r3, [r6, #12]
 800f37a:	061a      	lsls	r2, r3, #24
 800f37c:	d410      	bmi.n	800f3a0 <__swhatbuf_r+0x3e>
 800f37e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f382:	e00e      	b.n	800f3a2 <__swhatbuf_r+0x40>
 800f384:	466a      	mov	r2, sp
 800f386:	f000 f903 	bl	800f590 <_fstat_r>
 800f38a:	2800      	cmp	r0, #0
 800f38c:	dbf2      	blt.n	800f374 <__swhatbuf_r+0x12>
 800f38e:	9a01      	ldr	r2, [sp, #4]
 800f390:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f394:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f398:	425a      	negs	r2, r3
 800f39a:	415a      	adcs	r2, r3
 800f39c:	602a      	str	r2, [r5, #0]
 800f39e:	e7ee      	b.n	800f37e <__swhatbuf_r+0x1c>
 800f3a0:	2340      	movs	r3, #64	; 0x40
 800f3a2:	2000      	movs	r0, #0
 800f3a4:	6023      	str	r3, [r4, #0]
 800f3a6:	b016      	add	sp, #88	; 0x58
 800f3a8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f3ac <__smakebuf_r>:
 800f3ac:	898b      	ldrh	r3, [r1, #12]
 800f3ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f3b0:	079d      	lsls	r5, r3, #30
 800f3b2:	4606      	mov	r6, r0
 800f3b4:	460c      	mov	r4, r1
 800f3b6:	d507      	bpl.n	800f3c8 <__smakebuf_r+0x1c>
 800f3b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f3bc:	6023      	str	r3, [r4, #0]
 800f3be:	6123      	str	r3, [r4, #16]
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	6163      	str	r3, [r4, #20]
 800f3c4:	b002      	add	sp, #8
 800f3c6:	bd70      	pop	{r4, r5, r6, pc}
 800f3c8:	ab01      	add	r3, sp, #4
 800f3ca:	466a      	mov	r2, sp
 800f3cc:	f7ff ffc9 	bl	800f362 <__swhatbuf_r>
 800f3d0:	9900      	ldr	r1, [sp, #0]
 800f3d2:	4605      	mov	r5, r0
 800f3d4:	4630      	mov	r0, r6
 800f3d6:	f7fd fa03 	bl	800c7e0 <_malloc_r>
 800f3da:	b948      	cbnz	r0, 800f3f0 <__smakebuf_r+0x44>
 800f3dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3e0:	059a      	lsls	r2, r3, #22
 800f3e2:	d4ef      	bmi.n	800f3c4 <__smakebuf_r+0x18>
 800f3e4:	f023 0303 	bic.w	r3, r3, #3
 800f3e8:	f043 0302 	orr.w	r3, r3, #2
 800f3ec:	81a3      	strh	r3, [r4, #12]
 800f3ee:	e7e3      	b.n	800f3b8 <__smakebuf_r+0xc>
 800f3f0:	4b0d      	ldr	r3, [pc, #52]	; (800f428 <__smakebuf_r+0x7c>)
 800f3f2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f3f4:	89a3      	ldrh	r3, [r4, #12]
 800f3f6:	6020      	str	r0, [r4, #0]
 800f3f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3fc:	81a3      	strh	r3, [r4, #12]
 800f3fe:	9b00      	ldr	r3, [sp, #0]
 800f400:	6163      	str	r3, [r4, #20]
 800f402:	9b01      	ldr	r3, [sp, #4]
 800f404:	6120      	str	r0, [r4, #16]
 800f406:	b15b      	cbz	r3, 800f420 <__smakebuf_r+0x74>
 800f408:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f40c:	4630      	mov	r0, r6
 800f40e:	f000 f8d1 	bl	800f5b4 <_isatty_r>
 800f412:	b128      	cbz	r0, 800f420 <__smakebuf_r+0x74>
 800f414:	89a3      	ldrh	r3, [r4, #12]
 800f416:	f023 0303 	bic.w	r3, r3, #3
 800f41a:	f043 0301 	orr.w	r3, r3, #1
 800f41e:	81a3      	strh	r3, [r4, #12]
 800f420:	89a0      	ldrh	r0, [r4, #12]
 800f422:	4305      	orrs	r5, r0
 800f424:	81a5      	strh	r5, [r4, #12]
 800f426:	e7cd      	b.n	800f3c4 <__smakebuf_r+0x18>
 800f428:	0800f1c1 	.word	0x0800f1c1

0800f42c <_malloc_usable_size_r>:
 800f42c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f430:	1f18      	subs	r0, r3, #4
 800f432:	2b00      	cmp	r3, #0
 800f434:	bfbc      	itt	lt
 800f436:	580b      	ldrlt	r3, [r1, r0]
 800f438:	18c0      	addlt	r0, r0, r3
 800f43a:	4770      	bx	lr

0800f43c <_raise_r>:
 800f43c:	291f      	cmp	r1, #31
 800f43e:	b538      	push	{r3, r4, r5, lr}
 800f440:	4604      	mov	r4, r0
 800f442:	460d      	mov	r5, r1
 800f444:	d904      	bls.n	800f450 <_raise_r+0x14>
 800f446:	2316      	movs	r3, #22
 800f448:	6003      	str	r3, [r0, #0]
 800f44a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f44e:	bd38      	pop	{r3, r4, r5, pc}
 800f450:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f452:	b112      	cbz	r2, 800f45a <_raise_r+0x1e>
 800f454:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f458:	b94b      	cbnz	r3, 800f46e <_raise_r+0x32>
 800f45a:	4620      	mov	r0, r4
 800f45c:	f000 f830 	bl	800f4c0 <_getpid_r>
 800f460:	462a      	mov	r2, r5
 800f462:	4601      	mov	r1, r0
 800f464:	4620      	mov	r0, r4
 800f466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f46a:	f000 b817 	b.w	800f49c <_kill_r>
 800f46e:	2b01      	cmp	r3, #1
 800f470:	d00a      	beq.n	800f488 <_raise_r+0x4c>
 800f472:	1c59      	adds	r1, r3, #1
 800f474:	d103      	bne.n	800f47e <_raise_r+0x42>
 800f476:	2316      	movs	r3, #22
 800f478:	6003      	str	r3, [r0, #0]
 800f47a:	2001      	movs	r0, #1
 800f47c:	e7e7      	b.n	800f44e <_raise_r+0x12>
 800f47e:	2400      	movs	r4, #0
 800f480:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f484:	4628      	mov	r0, r5
 800f486:	4798      	blx	r3
 800f488:	2000      	movs	r0, #0
 800f48a:	e7e0      	b.n	800f44e <_raise_r+0x12>

0800f48c <raise>:
 800f48c:	4b02      	ldr	r3, [pc, #8]	; (800f498 <raise+0xc>)
 800f48e:	4601      	mov	r1, r0
 800f490:	6818      	ldr	r0, [r3, #0]
 800f492:	f7ff bfd3 	b.w	800f43c <_raise_r>
 800f496:	bf00      	nop
 800f498:	20000078 	.word	0x20000078

0800f49c <_kill_r>:
 800f49c:	b538      	push	{r3, r4, r5, lr}
 800f49e:	4d07      	ldr	r5, [pc, #28]	; (800f4bc <_kill_r+0x20>)
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	4604      	mov	r4, r0
 800f4a4:	4608      	mov	r0, r1
 800f4a6:	4611      	mov	r1, r2
 800f4a8:	602b      	str	r3, [r5, #0]
 800f4aa:	f7f6 f9d3 	bl	8005854 <_kill>
 800f4ae:	1c43      	adds	r3, r0, #1
 800f4b0:	d102      	bne.n	800f4b8 <_kill_r+0x1c>
 800f4b2:	682b      	ldr	r3, [r5, #0]
 800f4b4:	b103      	cbz	r3, 800f4b8 <_kill_r+0x1c>
 800f4b6:	6023      	str	r3, [r4, #0]
 800f4b8:	bd38      	pop	{r3, r4, r5, pc}
 800f4ba:	bf00      	nop
 800f4bc:	20001eb4 	.word	0x20001eb4

0800f4c0 <_getpid_r>:
 800f4c0:	f7f6 b9c0 	b.w	8005844 <_getpid>

0800f4c4 <__sread>:
 800f4c4:	b510      	push	{r4, lr}
 800f4c6:	460c      	mov	r4, r1
 800f4c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4cc:	f000 f894 	bl	800f5f8 <_read_r>
 800f4d0:	2800      	cmp	r0, #0
 800f4d2:	bfab      	itete	ge
 800f4d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f4d6:	89a3      	ldrhlt	r3, [r4, #12]
 800f4d8:	181b      	addge	r3, r3, r0
 800f4da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f4de:	bfac      	ite	ge
 800f4e0:	6563      	strge	r3, [r4, #84]	; 0x54
 800f4e2:	81a3      	strhlt	r3, [r4, #12]
 800f4e4:	bd10      	pop	{r4, pc}

0800f4e6 <__swrite>:
 800f4e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4ea:	461f      	mov	r7, r3
 800f4ec:	898b      	ldrh	r3, [r1, #12]
 800f4ee:	05db      	lsls	r3, r3, #23
 800f4f0:	4605      	mov	r5, r0
 800f4f2:	460c      	mov	r4, r1
 800f4f4:	4616      	mov	r6, r2
 800f4f6:	d505      	bpl.n	800f504 <__swrite+0x1e>
 800f4f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4fc:	2302      	movs	r3, #2
 800f4fe:	2200      	movs	r2, #0
 800f500:	f000 f868 	bl	800f5d4 <_lseek_r>
 800f504:	89a3      	ldrh	r3, [r4, #12]
 800f506:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f50a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f50e:	81a3      	strh	r3, [r4, #12]
 800f510:	4632      	mov	r2, r6
 800f512:	463b      	mov	r3, r7
 800f514:	4628      	mov	r0, r5
 800f516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f51a:	f000 b817 	b.w	800f54c <_write_r>

0800f51e <__sseek>:
 800f51e:	b510      	push	{r4, lr}
 800f520:	460c      	mov	r4, r1
 800f522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f526:	f000 f855 	bl	800f5d4 <_lseek_r>
 800f52a:	1c43      	adds	r3, r0, #1
 800f52c:	89a3      	ldrh	r3, [r4, #12]
 800f52e:	bf15      	itete	ne
 800f530:	6560      	strne	r0, [r4, #84]	; 0x54
 800f532:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f536:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f53a:	81a3      	strheq	r3, [r4, #12]
 800f53c:	bf18      	it	ne
 800f53e:	81a3      	strhne	r3, [r4, #12]
 800f540:	bd10      	pop	{r4, pc}

0800f542 <__sclose>:
 800f542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f546:	f000 b813 	b.w	800f570 <_close_r>
	...

0800f54c <_write_r>:
 800f54c:	b538      	push	{r3, r4, r5, lr}
 800f54e:	4d07      	ldr	r5, [pc, #28]	; (800f56c <_write_r+0x20>)
 800f550:	4604      	mov	r4, r0
 800f552:	4608      	mov	r0, r1
 800f554:	4611      	mov	r1, r2
 800f556:	2200      	movs	r2, #0
 800f558:	602a      	str	r2, [r5, #0]
 800f55a:	461a      	mov	r2, r3
 800f55c:	f7f6 f9b1 	bl	80058c2 <_write>
 800f560:	1c43      	adds	r3, r0, #1
 800f562:	d102      	bne.n	800f56a <_write_r+0x1e>
 800f564:	682b      	ldr	r3, [r5, #0]
 800f566:	b103      	cbz	r3, 800f56a <_write_r+0x1e>
 800f568:	6023      	str	r3, [r4, #0]
 800f56a:	bd38      	pop	{r3, r4, r5, pc}
 800f56c:	20001eb4 	.word	0x20001eb4

0800f570 <_close_r>:
 800f570:	b538      	push	{r3, r4, r5, lr}
 800f572:	4d06      	ldr	r5, [pc, #24]	; (800f58c <_close_r+0x1c>)
 800f574:	2300      	movs	r3, #0
 800f576:	4604      	mov	r4, r0
 800f578:	4608      	mov	r0, r1
 800f57a:	602b      	str	r3, [r5, #0]
 800f57c:	f7f6 f9bd 	bl	80058fa <_close>
 800f580:	1c43      	adds	r3, r0, #1
 800f582:	d102      	bne.n	800f58a <_close_r+0x1a>
 800f584:	682b      	ldr	r3, [r5, #0]
 800f586:	b103      	cbz	r3, 800f58a <_close_r+0x1a>
 800f588:	6023      	str	r3, [r4, #0]
 800f58a:	bd38      	pop	{r3, r4, r5, pc}
 800f58c:	20001eb4 	.word	0x20001eb4

0800f590 <_fstat_r>:
 800f590:	b538      	push	{r3, r4, r5, lr}
 800f592:	4d07      	ldr	r5, [pc, #28]	; (800f5b0 <_fstat_r+0x20>)
 800f594:	2300      	movs	r3, #0
 800f596:	4604      	mov	r4, r0
 800f598:	4608      	mov	r0, r1
 800f59a:	4611      	mov	r1, r2
 800f59c:	602b      	str	r3, [r5, #0]
 800f59e:	f7f6 f9b8 	bl	8005912 <_fstat>
 800f5a2:	1c43      	adds	r3, r0, #1
 800f5a4:	d102      	bne.n	800f5ac <_fstat_r+0x1c>
 800f5a6:	682b      	ldr	r3, [r5, #0]
 800f5a8:	b103      	cbz	r3, 800f5ac <_fstat_r+0x1c>
 800f5aa:	6023      	str	r3, [r4, #0]
 800f5ac:	bd38      	pop	{r3, r4, r5, pc}
 800f5ae:	bf00      	nop
 800f5b0:	20001eb4 	.word	0x20001eb4

0800f5b4 <_isatty_r>:
 800f5b4:	b538      	push	{r3, r4, r5, lr}
 800f5b6:	4d06      	ldr	r5, [pc, #24]	; (800f5d0 <_isatty_r+0x1c>)
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	4604      	mov	r4, r0
 800f5bc:	4608      	mov	r0, r1
 800f5be:	602b      	str	r3, [r5, #0]
 800f5c0:	f7f6 f9b7 	bl	8005932 <_isatty>
 800f5c4:	1c43      	adds	r3, r0, #1
 800f5c6:	d102      	bne.n	800f5ce <_isatty_r+0x1a>
 800f5c8:	682b      	ldr	r3, [r5, #0]
 800f5ca:	b103      	cbz	r3, 800f5ce <_isatty_r+0x1a>
 800f5cc:	6023      	str	r3, [r4, #0]
 800f5ce:	bd38      	pop	{r3, r4, r5, pc}
 800f5d0:	20001eb4 	.word	0x20001eb4

0800f5d4 <_lseek_r>:
 800f5d4:	b538      	push	{r3, r4, r5, lr}
 800f5d6:	4d07      	ldr	r5, [pc, #28]	; (800f5f4 <_lseek_r+0x20>)
 800f5d8:	4604      	mov	r4, r0
 800f5da:	4608      	mov	r0, r1
 800f5dc:	4611      	mov	r1, r2
 800f5de:	2200      	movs	r2, #0
 800f5e0:	602a      	str	r2, [r5, #0]
 800f5e2:	461a      	mov	r2, r3
 800f5e4:	f7f6 f9b0 	bl	8005948 <_lseek>
 800f5e8:	1c43      	adds	r3, r0, #1
 800f5ea:	d102      	bne.n	800f5f2 <_lseek_r+0x1e>
 800f5ec:	682b      	ldr	r3, [r5, #0]
 800f5ee:	b103      	cbz	r3, 800f5f2 <_lseek_r+0x1e>
 800f5f0:	6023      	str	r3, [r4, #0]
 800f5f2:	bd38      	pop	{r3, r4, r5, pc}
 800f5f4:	20001eb4 	.word	0x20001eb4

0800f5f8 <_read_r>:
 800f5f8:	b538      	push	{r3, r4, r5, lr}
 800f5fa:	4d07      	ldr	r5, [pc, #28]	; (800f618 <_read_r+0x20>)
 800f5fc:	4604      	mov	r4, r0
 800f5fe:	4608      	mov	r0, r1
 800f600:	4611      	mov	r1, r2
 800f602:	2200      	movs	r2, #0
 800f604:	602a      	str	r2, [r5, #0]
 800f606:	461a      	mov	r2, r3
 800f608:	f7f6 f93e 	bl	8005888 <_read>
 800f60c:	1c43      	adds	r3, r0, #1
 800f60e:	d102      	bne.n	800f616 <_read_r+0x1e>
 800f610:	682b      	ldr	r3, [r5, #0]
 800f612:	b103      	cbz	r3, 800f616 <_read_r+0x1e>
 800f614:	6023      	str	r3, [r4, #0]
 800f616:	bd38      	pop	{r3, r4, r5, pc}
 800f618:	20001eb4 	.word	0x20001eb4

0800f61c <pow>:
 800f61c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f620:	ec59 8b10 	vmov	r8, r9, d0
 800f624:	ec57 6b11 	vmov	r6, r7, d1
 800f628:	f000 f8a6 	bl	800f778 <__ieee754_pow>
 800f62c:	4b4e      	ldr	r3, [pc, #312]	; (800f768 <pow+0x14c>)
 800f62e:	f993 3000 	ldrsb.w	r3, [r3]
 800f632:	3301      	adds	r3, #1
 800f634:	ec55 4b10 	vmov	r4, r5, d0
 800f638:	d015      	beq.n	800f666 <pow+0x4a>
 800f63a:	4632      	mov	r2, r6
 800f63c:	463b      	mov	r3, r7
 800f63e:	4630      	mov	r0, r6
 800f640:	4639      	mov	r1, r7
 800f642:	f7f1 fa7b 	bl	8000b3c <__aeabi_dcmpun>
 800f646:	b970      	cbnz	r0, 800f666 <pow+0x4a>
 800f648:	4642      	mov	r2, r8
 800f64a:	464b      	mov	r3, r9
 800f64c:	4640      	mov	r0, r8
 800f64e:	4649      	mov	r1, r9
 800f650:	f7f1 fa74 	bl	8000b3c <__aeabi_dcmpun>
 800f654:	2200      	movs	r2, #0
 800f656:	2300      	movs	r3, #0
 800f658:	b148      	cbz	r0, 800f66e <pow+0x52>
 800f65a:	4630      	mov	r0, r6
 800f65c:	4639      	mov	r1, r7
 800f65e:	f7f1 fa3b 	bl	8000ad8 <__aeabi_dcmpeq>
 800f662:	2800      	cmp	r0, #0
 800f664:	d17d      	bne.n	800f762 <pow+0x146>
 800f666:	ec45 4b10 	vmov	d0, r4, r5
 800f66a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f66e:	4640      	mov	r0, r8
 800f670:	4649      	mov	r1, r9
 800f672:	f7f1 fa31 	bl	8000ad8 <__aeabi_dcmpeq>
 800f676:	b1e0      	cbz	r0, 800f6b2 <pow+0x96>
 800f678:	2200      	movs	r2, #0
 800f67a:	2300      	movs	r3, #0
 800f67c:	4630      	mov	r0, r6
 800f67e:	4639      	mov	r1, r7
 800f680:	f7f1 fa2a 	bl	8000ad8 <__aeabi_dcmpeq>
 800f684:	2800      	cmp	r0, #0
 800f686:	d16c      	bne.n	800f762 <pow+0x146>
 800f688:	ec47 6b10 	vmov	d0, r6, r7
 800f68c:	f000 fe53 	bl	8010336 <finite>
 800f690:	2800      	cmp	r0, #0
 800f692:	d0e8      	beq.n	800f666 <pow+0x4a>
 800f694:	2200      	movs	r2, #0
 800f696:	2300      	movs	r3, #0
 800f698:	4630      	mov	r0, r6
 800f69a:	4639      	mov	r1, r7
 800f69c:	f7f1 fa26 	bl	8000aec <__aeabi_dcmplt>
 800f6a0:	2800      	cmp	r0, #0
 800f6a2:	d0e0      	beq.n	800f666 <pow+0x4a>
 800f6a4:	f7fc ffec 	bl	800c680 <__errno>
 800f6a8:	2321      	movs	r3, #33	; 0x21
 800f6aa:	6003      	str	r3, [r0, #0]
 800f6ac:	2400      	movs	r4, #0
 800f6ae:	4d2f      	ldr	r5, [pc, #188]	; (800f76c <pow+0x150>)
 800f6b0:	e7d9      	b.n	800f666 <pow+0x4a>
 800f6b2:	ec45 4b10 	vmov	d0, r4, r5
 800f6b6:	f000 fe3e 	bl	8010336 <finite>
 800f6ba:	bbb8      	cbnz	r0, 800f72c <pow+0x110>
 800f6bc:	ec49 8b10 	vmov	d0, r8, r9
 800f6c0:	f000 fe39 	bl	8010336 <finite>
 800f6c4:	b390      	cbz	r0, 800f72c <pow+0x110>
 800f6c6:	ec47 6b10 	vmov	d0, r6, r7
 800f6ca:	f000 fe34 	bl	8010336 <finite>
 800f6ce:	b368      	cbz	r0, 800f72c <pow+0x110>
 800f6d0:	4622      	mov	r2, r4
 800f6d2:	462b      	mov	r3, r5
 800f6d4:	4620      	mov	r0, r4
 800f6d6:	4629      	mov	r1, r5
 800f6d8:	f7f1 fa30 	bl	8000b3c <__aeabi_dcmpun>
 800f6dc:	b160      	cbz	r0, 800f6f8 <pow+0xdc>
 800f6de:	f7fc ffcf 	bl	800c680 <__errno>
 800f6e2:	2321      	movs	r3, #33	; 0x21
 800f6e4:	6003      	str	r3, [r0, #0]
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	4610      	mov	r0, r2
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	f7f1 f8b5 	bl	800085c <__aeabi_ddiv>
 800f6f2:	4604      	mov	r4, r0
 800f6f4:	460d      	mov	r5, r1
 800f6f6:	e7b6      	b.n	800f666 <pow+0x4a>
 800f6f8:	f7fc ffc2 	bl	800c680 <__errno>
 800f6fc:	2322      	movs	r3, #34	; 0x22
 800f6fe:	6003      	str	r3, [r0, #0]
 800f700:	2200      	movs	r2, #0
 800f702:	2300      	movs	r3, #0
 800f704:	4640      	mov	r0, r8
 800f706:	4649      	mov	r1, r9
 800f708:	f7f1 f9f0 	bl	8000aec <__aeabi_dcmplt>
 800f70c:	2400      	movs	r4, #0
 800f70e:	b158      	cbz	r0, 800f728 <pow+0x10c>
 800f710:	ec47 6b10 	vmov	d0, r6, r7
 800f714:	f000 fe24 	bl	8010360 <rint>
 800f718:	4632      	mov	r2, r6
 800f71a:	ec51 0b10 	vmov	r0, r1, d0
 800f71e:	463b      	mov	r3, r7
 800f720:	f7f1 f9da 	bl	8000ad8 <__aeabi_dcmpeq>
 800f724:	2800      	cmp	r0, #0
 800f726:	d0c2      	beq.n	800f6ae <pow+0x92>
 800f728:	4d11      	ldr	r5, [pc, #68]	; (800f770 <pow+0x154>)
 800f72a:	e79c      	b.n	800f666 <pow+0x4a>
 800f72c:	2200      	movs	r2, #0
 800f72e:	2300      	movs	r3, #0
 800f730:	4620      	mov	r0, r4
 800f732:	4629      	mov	r1, r5
 800f734:	f7f1 f9d0 	bl	8000ad8 <__aeabi_dcmpeq>
 800f738:	2800      	cmp	r0, #0
 800f73a:	d094      	beq.n	800f666 <pow+0x4a>
 800f73c:	ec49 8b10 	vmov	d0, r8, r9
 800f740:	f000 fdf9 	bl	8010336 <finite>
 800f744:	2800      	cmp	r0, #0
 800f746:	d08e      	beq.n	800f666 <pow+0x4a>
 800f748:	ec47 6b10 	vmov	d0, r6, r7
 800f74c:	f000 fdf3 	bl	8010336 <finite>
 800f750:	2800      	cmp	r0, #0
 800f752:	d088      	beq.n	800f666 <pow+0x4a>
 800f754:	f7fc ff94 	bl	800c680 <__errno>
 800f758:	2322      	movs	r3, #34	; 0x22
 800f75a:	6003      	str	r3, [r0, #0]
 800f75c:	2400      	movs	r4, #0
 800f75e:	2500      	movs	r5, #0
 800f760:	e781      	b.n	800f666 <pow+0x4a>
 800f762:	4d04      	ldr	r5, [pc, #16]	; (800f774 <pow+0x158>)
 800f764:	2400      	movs	r4, #0
 800f766:	e77e      	b.n	800f666 <pow+0x4a>
 800f768:	20000248 	.word	0x20000248
 800f76c:	fff00000 	.word	0xfff00000
 800f770:	7ff00000 	.word	0x7ff00000
 800f774:	3ff00000 	.word	0x3ff00000

0800f778 <__ieee754_pow>:
 800f778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f77c:	ed2d 8b06 	vpush	{d8-d10}
 800f780:	b08d      	sub	sp, #52	; 0x34
 800f782:	ed8d 1b02 	vstr	d1, [sp, #8]
 800f786:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800f78a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800f78e:	ea56 0100 	orrs.w	r1, r6, r0
 800f792:	ec53 2b10 	vmov	r2, r3, d0
 800f796:	f000 84d1 	beq.w	801013c <__ieee754_pow+0x9c4>
 800f79a:	497f      	ldr	r1, [pc, #508]	; (800f998 <__ieee754_pow+0x220>)
 800f79c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800f7a0:	428c      	cmp	r4, r1
 800f7a2:	ee10 8a10 	vmov	r8, s0
 800f7a6:	4699      	mov	r9, r3
 800f7a8:	dc09      	bgt.n	800f7be <__ieee754_pow+0x46>
 800f7aa:	d103      	bne.n	800f7b4 <__ieee754_pow+0x3c>
 800f7ac:	b97a      	cbnz	r2, 800f7ce <__ieee754_pow+0x56>
 800f7ae:	42a6      	cmp	r6, r4
 800f7b0:	dd02      	ble.n	800f7b8 <__ieee754_pow+0x40>
 800f7b2:	e00c      	b.n	800f7ce <__ieee754_pow+0x56>
 800f7b4:	428e      	cmp	r6, r1
 800f7b6:	dc02      	bgt.n	800f7be <__ieee754_pow+0x46>
 800f7b8:	428e      	cmp	r6, r1
 800f7ba:	d110      	bne.n	800f7de <__ieee754_pow+0x66>
 800f7bc:	b178      	cbz	r0, 800f7de <__ieee754_pow+0x66>
 800f7be:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f7c2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f7c6:	ea54 0308 	orrs.w	r3, r4, r8
 800f7ca:	f000 84b7 	beq.w	801013c <__ieee754_pow+0x9c4>
 800f7ce:	4873      	ldr	r0, [pc, #460]	; (800f99c <__ieee754_pow+0x224>)
 800f7d0:	b00d      	add	sp, #52	; 0x34
 800f7d2:	ecbd 8b06 	vpop	{d8-d10}
 800f7d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7da:	f000 bdb9 	b.w	8010350 <nan>
 800f7de:	f1b9 0f00 	cmp.w	r9, #0
 800f7e2:	da36      	bge.n	800f852 <__ieee754_pow+0xda>
 800f7e4:	496e      	ldr	r1, [pc, #440]	; (800f9a0 <__ieee754_pow+0x228>)
 800f7e6:	428e      	cmp	r6, r1
 800f7e8:	dc51      	bgt.n	800f88e <__ieee754_pow+0x116>
 800f7ea:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800f7ee:	428e      	cmp	r6, r1
 800f7f0:	f340 84af 	ble.w	8010152 <__ieee754_pow+0x9da>
 800f7f4:	1531      	asrs	r1, r6, #20
 800f7f6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f7fa:	2914      	cmp	r1, #20
 800f7fc:	dd0f      	ble.n	800f81e <__ieee754_pow+0xa6>
 800f7fe:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800f802:	fa20 fc01 	lsr.w	ip, r0, r1
 800f806:	fa0c f101 	lsl.w	r1, ip, r1
 800f80a:	4281      	cmp	r1, r0
 800f80c:	f040 84a1 	bne.w	8010152 <__ieee754_pow+0x9da>
 800f810:	f00c 0c01 	and.w	ip, ip, #1
 800f814:	f1cc 0102 	rsb	r1, ip, #2
 800f818:	9100      	str	r1, [sp, #0]
 800f81a:	b180      	cbz	r0, 800f83e <__ieee754_pow+0xc6>
 800f81c:	e059      	b.n	800f8d2 <__ieee754_pow+0x15a>
 800f81e:	2800      	cmp	r0, #0
 800f820:	d155      	bne.n	800f8ce <__ieee754_pow+0x156>
 800f822:	f1c1 0114 	rsb	r1, r1, #20
 800f826:	fa46 fc01 	asr.w	ip, r6, r1
 800f82a:	fa0c f101 	lsl.w	r1, ip, r1
 800f82e:	42b1      	cmp	r1, r6
 800f830:	f040 848c 	bne.w	801014c <__ieee754_pow+0x9d4>
 800f834:	f00c 0c01 	and.w	ip, ip, #1
 800f838:	f1cc 0102 	rsb	r1, ip, #2
 800f83c:	9100      	str	r1, [sp, #0]
 800f83e:	4959      	ldr	r1, [pc, #356]	; (800f9a4 <__ieee754_pow+0x22c>)
 800f840:	428e      	cmp	r6, r1
 800f842:	d12d      	bne.n	800f8a0 <__ieee754_pow+0x128>
 800f844:	2f00      	cmp	r7, #0
 800f846:	da79      	bge.n	800f93c <__ieee754_pow+0x1c4>
 800f848:	4956      	ldr	r1, [pc, #344]	; (800f9a4 <__ieee754_pow+0x22c>)
 800f84a:	2000      	movs	r0, #0
 800f84c:	f7f1 f806 	bl	800085c <__aeabi_ddiv>
 800f850:	e016      	b.n	800f880 <__ieee754_pow+0x108>
 800f852:	2100      	movs	r1, #0
 800f854:	9100      	str	r1, [sp, #0]
 800f856:	2800      	cmp	r0, #0
 800f858:	d13b      	bne.n	800f8d2 <__ieee754_pow+0x15a>
 800f85a:	494f      	ldr	r1, [pc, #316]	; (800f998 <__ieee754_pow+0x220>)
 800f85c:	428e      	cmp	r6, r1
 800f85e:	d1ee      	bne.n	800f83e <__ieee754_pow+0xc6>
 800f860:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f864:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f868:	ea53 0308 	orrs.w	r3, r3, r8
 800f86c:	f000 8466 	beq.w	801013c <__ieee754_pow+0x9c4>
 800f870:	4b4d      	ldr	r3, [pc, #308]	; (800f9a8 <__ieee754_pow+0x230>)
 800f872:	429c      	cmp	r4, r3
 800f874:	dd0d      	ble.n	800f892 <__ieee754_pow+0x11a>
 800f876:	2f00      	cmp	r7, #0
 800f878:	f280 8464 	bge.w	8010144 <__ieee754_pow+0x9cc>
 800f87c:	2000      	movs	r0, #0
 800f87e:	2100      	movs	r1, #0
 800f880:	ec41 0b10 	vmov	d0, r0, r1
 800f884:	b00d      	add	sp, #52	; 0x34
 800f886:	ecbd 8b06 	vpop	{d8-d10}
 800f88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f88e:	2102      	movs	r1, #2
 800f890:	e7e0      	b.n	800f854 <__ieee754_pow+0xdc>
 800f892:	2f00      	cmp	r7, #0
 800f894:	daf2      	bge.n	800f87c <__ieee754_pow+0x104>
 800f896:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800f89a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f89e:	e7ef      	b.n	800f880 <__ieee754_pow+0x108>
 800f8a0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800f8a4:	d104      	bne.n	800f8b0 <__ieee754_pow+0x138>
 800f8a6:	4610      	mov	r0, r2
 800f8a8:	4619      	mov	r1, r3
 800f8aa:	f7f0 fead 	bl	8000608 <__aeabi_dmul>
 800f8ae:	e7e7      	b.n	800f880 <__ieee754_pow+0x108>
 800f8b0:	493e      	ldr	r1, [pc, #248]	; (800f9ac <__ieee754_pow+0x234>)
 800f8b2:	428f      	cmp	r7, r1
 800f8b4:	d10d      	bne.n	800f8d2 <__ieee754_pow+0x15a>
 800f8b6:	f1b9 0f00 	cmp.w	r9, #0
 800f8ba:	db0a      	blt.n	800f8d2 <__ieee754_pow+0x15a>
 800f8bc:	ec43 2b10 	vmov	d0, r2, r3
 800f8c0:	b00d      	add	sp, #52	; 0x34
 800f8c2:	ecbd 8b06 	vpop	{d8-d10}
 800f8c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ca:	f000 bc77 	b.w	80101bc <__ieee754_sqrt>
 800f8ce:	2100      	movs	r1, #0
 800f8d0:	9100      	str	r1, [sp, #0]
 800f8d2:	ec43 2b10 	vmov	d0, r2, r3
 800f8d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f8da:	f000 fd23 	bl	8010324 <fabs>
 800f8de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8e2:	ec51 0b10 	vmov	r0, r1, d0
 800f8e6:	f1b8 0f00 	cmp.w	r8, #0
 800f8ea:	d12a      	bne.n	800f942 <__ieee754_pow+0x1ca>
 800f8ec:	b12c      	cbz	r4, 800f8fa <__ieee754_pow+0x182>
 800f8ee:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800f9a4 <__ieee754_pow+0x22c>
 800f8f2:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800f8f6:	45e6      	cmp	lr, ip
 800f8f8:	d123      	bne.n	800f942 <__ieee754_pow+0x1ca>
 800f8fa:	2f00      	cmp	r7, #0
 800f8fc:	da05      	bge.n	800f90a <__ieee754_pow+0x192>
 800f8fe:	4602      	mov	r2, r0
 800f900:	460b      	mov	r3, r1
 800f902:	2000      	movs	r0, #0
 800f904:	4927      	ldr	r1, [pc, #156]	; (800f9a4 <__ieee754_pow+0x22c>)
 800f906:	f7f0 ffa9 	bl	800085c <__aeabi_ddiv>
 800f90a:	f1b9 0f00 	cmp.w	r9, #0
 800f90e:	dab7      	bge.n	800f880 <__ieee754_pow+0x108>
 800f910:	9b00      	ldr	r3, [sp, #0]
 800f912:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f916:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f91a:	4323      	orrs	r3, r4
 800f91c:	d108      	bne.n	800f930 <__ieee754_pow+0x1b8>
 800f91e:	4602      	mov	r2, r0
 800f920:	460b      	mov	r3, r1
 800f922:	4610      	mov	r0, r2
 800f924:	4619      	mov	r1, r3
 800f926:	f7f0 fcb7 	bl	8000298 <__aeabi_dsub>
 800f92a:	4602      	mov	r2, r0
 800f92c:	460b      	mov	r3, r1
 800f92e:	e78d      	b.n	800f84c <__ieee754_pow+0xd4>
 800f930:	9b00      	ldr	r3, [sp, #0]
 800f932:	2b01      	cmp	r3, #1
 800f934:	d1a4      	bne.n	800f880 <__ieee754_pow+0x108>
 800f936:	4602      	mov	r2, r0
 800f938:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f93c:	4610      	mov	r0, r2
 800f93e:	4619      	mov	r1, r3
 800f940:	e79e      	b.n	800f880 <__ieee754_pow+0x108>
 800f942:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800f946:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 800f94a:	950a      	str	r5, [sp, #40]	; 0x28
 800f94c:	9d00      	ldr	r5, [sp, #0]
 800f94e:	46ac      	mov	ip, r5
 800f950:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800f952:	ea5c 0505 	orrs.w	r5, ip, r5
 800f956:	d0e4      	beq.n	800f922 <__ieee754_pow+0x1aa>
 800f958:	4b15      	ldr	r3, [pc, #84]	; (800f9b0 <__ieee754_pow+0x238>)
 800f95a:	429e      	cmp	r6, r3
 800f95c:	f340 80fc 	ble.w	800fb58 <__ieee754_pow+0x3e0>
 800f960:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f964:	429e      	cmp	r6, r3
 800f966:	4b10      	ldr	r3, [pc, #64]	; (800f9a8 <__ieee754_pow+0x230>)
 800f968:	dd07      	ble.n	800f97a <__ieee754_pow+0x202>
 800f96a:	429c      	cmp	r4, r3
 800f96c:	dc0a      	bgt.n	800f984 <__ieee754_pow+0x20c>
 800f96e:	2f00      	cmp	r7, #0
 800f970:	da84      	bge.n	800f87c <__ieee754_pow+0x104>
 800f972:	a307      	add	r3, pc, #28	; (adr r3, 800f990 <__ieee754_pow+0x218>)
 800f974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f978:	e795      	b.n	800f8a6 <__ieee754_pow+0x12e>
 800f97a:	429c      	cmp	r4, r3
 800f97c:	dbf7      	blt.n	800f96e <__ieee754_pow+0x1f6>
 800f97e:	4b09      	ldr	r3, [pc, #36]	; (800f9a4 <__ieee754_pow+0x22c>)
 800f980:	429c      	cmp	r4, r3
 800f982:	dd17      	ble.n	800f9b4 <__ieee754_pow+0x23c>
 800f984:	2f00      	cmp	r7, #0
 800f986:	dcf4      	bgt.n	800f972 <__ieee754_pow+0x1fa>
 800f988:	e778      	b.n	800f87c <__ieee754_pow+0x104>
 800f98a:	bf00      	nop
 800f98c:	f3af 8000 	nop.w
 800f990:	8800759c 	.word	0x8800759c
 800f994:	7e37e43c 	.word	0x7e37e43c
 800f998:	7ff00000 	.word	0x7ff00000
 800f99c:	08014a48 	.word	0x08014a48
 800f9a0:	433fffff 	.word	0x433fffff
 800f9a4:	3ff00000 	.word	0x3ff00000
 800f9a8:	3fefffff 	.word	0x3fefffff
 800f9ac:	3fe00000 	.word	0x3fe00000
 800f9b0:	41e00000 	.word	0x41e00000
 800f9b4:	4b64      	ldr	r3, [pc, #400]	; (800fb48 <__ieee754_pow+0x3d0>)
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	f7f0 fc6e 	bl	8000298 <__aeabi_dsub>
 800f9bc:	a356      	add	r3, pc, #344	; (adr r3, 800fb18 <__ieee754_pow+0x3a0>)
 800f9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c2:	4604      	mov	r4, r0
 800f9c4:	460d      	mov	r5, r1
 800f9c6:	f7f0 fe1f 	bl	8000608 <__aeabi_dmul>
 800f9ca:	a355      	add	r3, pc, #340	; (adr r3, 800fb20 <__ieee754_pow+0x3a8>)
 800f9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d0:	4606      	mov	r6, r0
 800f9d2:	460f      	mov	r7, r1
 800f9d4:	4620      	mov	r0, r4
 800f9d6:	4629      	mov	r1, r5
 800f9d8:	f7f0 fe16 	bl	8000608 <__aeabi_dmul>
 800f9dc:	4b5b      	ldr	r3, [pc, #364]	; (800fb4c <__ieee754_pow+0x3d4>)
 800f9de:	4682      	mov	sl, r0
 800f9e0:	468b      	mov	fp, r1
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	4620      	mov	r0, r4
 800f9e6:	4629      	mov	r1, r5
 800f9e8:	f7f0 fe0e 	bl	8000608 <__aeabi_dmul>
 800f9ec:	4602      	mov	r2, r0
 800f9ee:	460b      	mov	r3, r1
 800f9f0:	a14d      	add	r1, pc, #308	; (adr r1, 800fb28 <__ieee754_pow+0x3b0>)
 800f9f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f9f6:	f7f0 fc4f 	bl	8000298 <__aeabi_dsub>
 800f9fa:	4622      	mov	r2, r4
 800f9fc:	462b      	mov	r3, r5
 800f9fe:	f7f0 fe03 	bl	8000608 <__aeabi_dmul>
 800fa02:	4602      	mov	r2, r0
 800fa04:	460b      	mov	r3, r1
 800fa06:	2000      	movs	r0, #0
 800fa08:	4951      	ldr	r1, [pc, #324]	; (800fb50 <__ieee754_pow+0x3d8>)
 800fa0a:	f7f0 fc45 	bl	8000298 <__aeabi_dsub>
 800fa0e:	4622      	mov	r2, r4
 800fa10:	4680      	mov	r8, r0
 800fa12:	4689      	mov	r9, r1
 800fa14:	462b      	mov	r3, r5
 800fa16:	4620      	mov	r0, r4
 800fa18:	4629      	mov	r1, r5
 800fa1a:	f7f0 fdf5 	bl	8000608 <__aeabi_dmul>
 800fa1e:	4602      	mov	r2, r0
 800fa20:	460b      	mov	r3, r1
 800fa22:	4640      	mov	r0, r8
 800fa24:	4649      	mov	r1, r9
 800fa26:	f7f0 fdef 	bl	8000608 <__aeabi_dmul>
 800fa2a:	a341      	add	r3, pc, #260	; (adr r3, 800fb30 <__ieee754_pow+0x3b8>)
 800fa2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa30:	f7f0 fdea 	bl	8000608 <__aeabi_dmul>
 800fa34:	4602      	mov	r2, r0
 800fa36:	460b      	mov	r3, r1
 800fa38:	4650      	mov	r0, sl
 800fa3a:	4659      	mov	r1, fp
 800fa3c:	f7f0 fc2c 	bl	8000298 <__aeabi_dsub>
 800fa40:	4602      	mov	r2, r0
 800fa42:	460b      	mov	r3, r1
 800fa44:	4680      	mov	r8, r0
 800fa46:	4689      	mov	r9, r1
 800fa48:	4630      	mov	r0, r6
 800fa4a:	4639      	mov	r1, r7
 800fa4c:	f7f0 fc26 	bl	800029c <__adddf3>
 800fa50:	2400      	movs	r4, #0
 800fa52:	4632      	mov	r2, r6
 800fa54:	463b      	mov	r3, r7
 800fa56:	4620      	mov	r0, r4
 800fa58:	460d      	mov	r5, r1
 800fa5a:	f7f0 fc1d 	bl	8000298 <__aeabi_dsub>
 800fa5e:	4602      	mov	r2, r0
 800fa60:	460b      	mov	r3, r1
 800fa62:	4640      	mov	r0, r8
 800fa64:	4649      	mov	r1, r9
 800fa66:	f7f0 fc17 	bl	8000298 <__aeabi_dsub>
 800fa6a:	9b00      	ldr	r3, [sp, #0]
 800fa6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fa6e:	3b01      	subs	r3, #1
 800fa70:	4313      	orrs	r3, r2
 800fa72:	4682      	mov	sl, r0
 800fa74:	468b      	mov	fp, r1
 800fa76:	f040 81f1 	bne.w	800fe5c <__ieee754_pow+0x6e4>
 800fa7a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800fb38 <__ieee754_pow+0x3c0>
 800fa7e:	eeb0 8a47 	vmov.f32	s16, s14
 800fa82:	eef0 8a67 	vmov.f32	s17, s15
 800fa86:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fa8a:	2600      	movs	r6, #0
 800fa8c:	4632      	mov	r2, r6
 800fa8e:	463b      	mov	r3, r7
 800fa90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa94:	f7f0 fc00 	bl	8000298 <__aeabi_dsub>
 800fa98:	4622      	mov	r2, r4
 800fa9a:	462b      	mov	r3, r5
 800fa9c:	f7f0 fdb4 	bl	8000608 <__aeabi_dmul>
 800faa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800faa4:	4680      	mov	r8, r0
 800faa6:	4689      	mov	r9, r1
 800faa8:	4650      	mov	r0, sl
 800faaa:	4659      	mov	r1, fp
 800faac:	f7f0 fdac 	bl	8000608 <__aeabi_dmul>
 800fab0:	4602      	mov	r2, r0
 800fab2:	460b      	mov	r3, r1
 800fab4:	4640      	mov	r0, r8
 800fab6:	4649      	mov	r1, r9
 800fab8:	f7f0 fbf0 	bl	800029c <__adddf3>
 800fabc:	4632      	mov	r2, r6
 800fabe:	463b      	mov	r3, r7
 800fac0:	4680      	mov	r8, r0
 800fac2:	4689      	mov	r9, r1
 800fac4:	4620      	mov	r0, r4
 800fac6:	4629      	mov	r1, r5
 800fac8:	f7f0 fd9e 	bl	8000608 <__aeabi_dmul>
 800facc:	460b      	mov	r3, r1
 800face:	4604      	mov	r4, r0
 800fad0:	460d      	mov	r5, r1
 800fad2:	4602      	mov	r2, r0
 800fad4:	4649      	mov	r1, r9
 800fad6:	4640      	mov	r0, r8
 800fad8:	f7f0 fbe0 	bl	800029c <__adddf3>
 800fadc:	4b1d      	ldr	r3, [pc, #116]	; (800fb54 <__ieee754_pow+0x3dc>)
 800fade:	4299      	cmp	r1, r3
 800fae0:	ec45 4b19 	vmov	d9, r4, r5
 800fae4:	4606      	mov	r6, r0
 800fae6:	460f      	mov	r7, r1
 800fae8:	468b      	mov	fp, r1
 800faea:	f340 82fe 	ble.w	80100ea <__ieee754_pow+0x972>
 800faee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800faf2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800faf6:	4303      	orrs	r3, r0
 800faf8:	f000 81f0 	beq.w	800fedc <__ieee754_pow+0x764>
 800fafc:	a310      	add	r3, pc, #64	; (adr r3, 800fb40 <__ieee754_pow+0x3c8>)
 800fafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb02:	ec51 0b18 	vmov	r0, r1, d8
 800fb06:	f7f0 fd7f 	bl	8000608 <__aeabi_dmul>
 800fb0a:	a30d      	add	r3, pc, #52	; (adr r3, 800fb40 <__ieee754_pow+0x3c8>)
 800fb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb10:	e6cb      	b.n	800f8aa <__ieee754_pow+0x132>
 800fb12:	bf00      	nop
 800fb14:	f3af 8000 	nop.w
 800fb18:	60000000 	.word	0x60000000
 800fb1c:	3ff71547 	.word	0x3ff71547
 800fb20:	f85ddf44 	.word	0xf85ddf44
 800fb24:	3e54ae0b 	.word	0x3e54ae0b
 800fb28:	55555555 	.word	0x55555555
 800fb2c:	3fd55555 	.word	0x3fd55555
 800fb30:	652b82fe 	.word	0x652b82fe
 800fb34:	3ff71547 	.word	0x3ff71547
 800fb38:	00000000 	.word	0x00000000
 800fb3c:	bff00000 	.word	0xbff00000
 800fb40:	8800759c 	.word	0x8800759c
 800fb44:	7e37e43c 	.word	0x7e37e43c
 800fb48:	3ff00000 	.word	0x3ff00000
 800fb4c:	3fd00000 	.word	0x3fd00000
 800fb50:	3fe00000 	.word	0x3fe00000
 800fb54:	408fffff 	.word	0x408fffff
 800fb58:	4bd7      	ldr	r3, [pc, #860]	; (800feb8 <__ieee754_pow+0x740>)
 800fb5a:	ea03 0309 	and.w	r3, r3, r9
 800fb5e:	2200      	movs	r2, #0
 800fb60:	b92b      	cbnz	r3, 800fb6e <__ieee754_pow+0x3f6>
 800fb62:	4bd6      	ldr	r3, [pc, #856]	; (800febc <__ieee754_pow+0x744>)
 800fb64:	f7f0 fd50 	bl	8000608 <__aeabi_dmul>
 800fb68:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800fb6c:	460c      	mov	r4, r1
 800fb6e:	1523      	asrs	r3, r4, #20
 800fb70:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fb74:	4413      	add	r3, r2
 800fb76:	9309      	str	r3, [sp, #36]	; 0x24
 800fb78:	4bd1      	ldr	r3, [pc, #836]	; (800fec0 <__ieee754_pow+0x748>)
 800fb7a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fb7e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800fb82:	429c      	cmp	r4, r3
 800fb84:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fb88:	dd08      	ble.n	800fb9c <__ieee754_pow+0x424>
 800fb8a:	4bce      	ldr	r3, [pc, #824]	; (800fec4 <__ieee754_pow+0x74c>)
 800fb8c:	429c      	cmp	r4, r3
 800fb8e:	f340 8163 	ble.w	800fe58 <__ieee754_pow+0x6e0>
 800fb92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb94:	3301      	adds	r3, #1
 800fb96:	9309      	str	r3, [sp, #36]	; 0x24
 800fb98:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800fb9c:	2400      	movs	r4, #0
 800fb9e:	00e3      	lsls	r3, r4, #3
 800fba0:	930b      	str	r3, [sp, #44]	; 0x2c
 800fba2:	4bc9      	ldr	r3, [pc, #804]	; (800fec8 <__ieee754_pow+0x750>)
 800fba4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fba8:	ed93 7b00 	vldr	d7, [r3]
 800fbac:	4629      	mov	r1, r5
 800fbae:	ec53 2b17 	vmov	r2, r3, d7
 800fbb2:	eeb0 8a47 	vmov.f32	s16, s14
 800fbb6:	eef0 8a67 	vmov.f32	s17, s15
 800fbba:	4682      	mov	sl, r0
 800fbbc:	f7f0 fb6c 	bl	8000298 <__aeabi_dsub>
 800fbc0:	4652      	mov	r2, sl
 800fbc2:	4606      	mov	r6, r0
 800fbc4:	460f      	mov	r7, r1
 800fbc6:	462b      	mov	r3, r5
 800fbc8:	ec51 0b18 	vmov	r0, r1, d8
 800fbcc:	f7f0 fb66 	bl	800029c <__adddf3>
 800fbd0:	4602      	mov	r2, r0
 800fbd2:	460b      	mov	r3, r1
 800fbd4:	2000      	movs	r0, #0
 800fbd6:	49bd      	ldr	r1, [pc, #756]	; (800fecc <__ieee754_pow+0x754>)
 800fbd8:	f7f0 fe40 	bl	800085c <__aeabi_ddiv>
 800fbdc:	ec41 0b19 	vmov	d9, r0, r1
 800fbe0:	4602      	mov	r2, r0
 800fbe2:	460b      	mov	r3, r1
 800fbe4:	4630      	mov	r0, r6
 800fbe6:	4639      	mov	r1, r7
 800fbe8:	f7f0 fd0e 	bl	8000608 <__aeabi_dmul>
 800fbec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fbf0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fbf4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	9304      	str	r3, [sp, #16]
 800fbfc:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800fc00:	46ab      	mov	fp, r5
 800fc02:	106d      	asrs	r5, r5, #1
 800fc04:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800fc08:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800fc0c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800fc10:	2200      	movs	r2, #0
 800fc12:	4640      	mov	r0, r8
 800fc14:	4649      	mov	r1, r9
 800fc16:	4614      	mov	r4, r2
 800fc18:	461d      	mov	r5, r3
 800fc1a:	f7f0 fcf5 	bl	8000608 <__aeabi_dmul>
 800fc1e:	4602      	mov	r2, r0
 800fc20:	460b      	mov	r3, r1
 800fc22:	4630      	mov	r0, r6
 800fc24:	4639      	mov	r1, r7
 800fc26:	f7f0 fb37 	bl	8000298 <__aeabi_dsub>
 800fc2a:	ec53 2b18 	vmov	r2, r3, d8
 800fc2e:	4606      	mov	r6, r0
 800fc30:	460f      	mov	r7, r1
 800fc32:	4620      	mov	r0, r4
 800fc34:	4629      	mov	r1, r5
 800fc36:	f7f0 fb2f 	bl	8000298 <__aeabi_dsub>
 800fc3a:	4602      	mov	r2, r0
 800fc3c:	460b      	mov	r3, r1
 800fc3e:	4650      	mov	r0, sl
 800fc40:	4659      	mov	r1, fp
 800fc42:	f7f0 fb29 	bl	8000298 <__aeabi_dsub>
 800fc46:	4642      	mov	r2, r8
 800fc48:	464b      	mov	r3, r9
 800fc4a:	f7f0 fcdd 	bl	8000608 <__aeabi_dmul>
 800fc4e:	4602      	mov	r2, r0
 800fc50:	460b      	mov	r3, r1
 800fc52:	4630      	mov	r0, r6
 800fc54:	4639      	mov	r1, r7
 800fc56:	f7f0 fb1f 	bl	8000298 <__aeabi_dsub>
 800fc5a:	ec53 2b19 	vmov	r2, r3, d9
 800fc5e:	f7f0 fcd3 	bl	8000608 <__aeabi_dmul>
 800fc62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc66:	ec41 0b18 	vmov	d8, r0, r1
 800fc6a:	4610      	mov	r0, r2
 800fc6c:	4619      	mov	r1, r3
 800fc6e:	f7f0 fccb 	bl	8000608 <__aeabi_dmul>
 800fc72:	a37d      	add	r3, pc, #500	; (adr r3, 800fe68 <__ieee754_pow+0x6f0>)
 800fc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc78:	4604      	mov	r4, r0
 800fc7a:	460d      	mov	r5, r1
 800fc7c:	f7f0 fcc4 	bl	8000608 <__aeabi_dmul>
 800fc80:	a37b      	add	r3, pc, #492	; (adr r3, 800fe70 <__ieee754_pow+0x6f8>)
 800fc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc86:	f7f0 fb09 	bl	800029c <__adddf3>
 800fc8a:	4622      	mov	r2, r4
 800fc8c:	462b      	mov	r3, r5
 800fc8e:	f7f0 fcbb 	bl	8000608 <__aeabi_dmul>
 800fc92:	a379      	add	r3, pc, #484	; (adr r3, 800fe78 <__ieee754_pow+0x700>)
 800fc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc98:	f7f0 fb00 	bl	800029c <__adddf3>
 800fc9c:	4622      	mov	r2, r4
 800fc9e:	462b      	mov	r3, r5
 800fca0:	f7f0 fcb2 	bl	8000608 <__aeabi_dmul>
 800fca4:	a376      	add	r3, pc, #472	; (adr r3, 800fe80 <__ieee754_pow+0x708>)
 800fca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcaa:	f7f0 faf7 	bl	800029c <__adddf3>
 800fcae:	4622      	mov	r2, r4
 800fcb0:	462b      	mov	r3, r5
 800fcb2:	f7f0 fca9 	bl	8000608 <__aeabi_dmul>
 800fcb6:	a374      	add	r3, pc, #464	; (adr r3, 800fe88 <__ieee754_pow+0x710>)
 800fcb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcbc:	f7f0 faee 	bl	800029c <__adddf3>
 800fcc0:	4622      	mov	r2, r4
 800fcc2:	462b      	mov	r3, r5
 800fcc4:	f7f0 fca0 	bl	8000608 <__aeabi_dmul>
 800fcc8:	a371      	add	r3, pc, #452	; (adr r3, 800fe90 <__ieee754_pow+0x718>)
 800fcca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcce:	f7f0 fae5 	bl	800029c <__adddf3>
 800fcd2:	4622      	mov	r2, r4
 800fcd4:	4606      	mov	r6, r0
 800fcd6:	460f      	mov	r7, r1
 800fcd8:	462b      	mov	r3, r5
 800fcda:	4620      	mov	r0, r4
 800fcdc:	4629      	mov	r1, r5
 800fcde:	f7f0 fc93 	bl	8000608 <__aeabi_dmul>
 800fce2:	4602      	mov	r2, r0
 800fce4:	460b      	mov	r3, r1
 800fce6:	4630      	mov	r0, r6
 800fce8:	4639      	mov	r1, r7
 800fcea:	f7f0 fc8d 	bl	8000608 <__aeabi_dmul>
 800fcee:	4642      	mov	r2, r8
 800fcf0:	4604      	mov	r4, r0
 800fcf2:	460d      	mov	r5, r1
 800fcf4:	464b      	mov	r3, r9
 800fcf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fcfa:	f7f0 facf 	bl	800029c <__adddf3>
 800fcfe:	ec53 2b18 	vmov	r2, r3, d8
 800fd02:	f7f0 fc81 	bl	8000608 <__aeabi_dmul>
 800fd06:	4622      	mov	r2, r4
 800fd08:	462b      	mov	r3, r5
 800fd0a:	f7f0 fac7 	bl	800029c <__adddf3>
 800fd0e:	4642      	mov	r2, r8
 800fd10:	4682      	mov	sl, r0
 800fd12:	468b      	mov	fp, r1
 800fd14:	464b      	mov	r3, r9
 800fd16:	4640      	mov	r0, r8
 800fd18:	4649      	mov	r1, r9
 800fd1a:	f7f0 fc75 	bl	8000608 <__aeabi_dmul>
 800fd1e:	4b6c      	ldr	r3, [pc, #432]	; (800fed0 <__ieee754_pow+0x758>)
 800fd20:	2200      	movs	r2, #0
 800fd22:	4606      	mov	r6, r0
 800fd24:	460f      	mov	r7, r1
 800fd26:	f7f0 fab9 	bl	800029c <__adddf3>
 800fd2a:	4652      	mov	r2, sl
 800fd2c:	465b      	mov	r3, fp
 800fd2e:	f7f0 fab5 	bl	800029c <__adddf3>
 800fd32:	9c04      	ldr	r4, [sp, #16]
 800fd34:	460d      	mov	r5, r1
 800fd36:	4622      	mov	r2, r4
 800fd38:	460b      	mov	r3, r1
 800fd3a:	4640      	mov	r0, r8
 800fd3c:	4649      	mov	r1, r9
 800fd3e:	f7f0 fc63 	bl	8000608 <__aeabi_dmul>
 800fd42:	4b63      	ldr	r3, [pc, #396]	; (800fed0 <__ieee754_pow+0x758>)
 800fd44:	4680      	mov	r8, r0
 800fd46:	4689      	mov	r9, r1
 800fd48:	2200      	movs	r2, #0
 800fd4a:	4620      	mov	r0, r4
 800fd4c:	4629      	mov	r1, r5
 800fd4e:	f7f0 faa3 	bl	8000298 <__aeabi_dsub>
 800fd52:	4632      	mov	r2, r6
 800fd54:	463b      	mov	r3, r7
 800fd56:	f7f0 fa9f 	bl	8000298 <__aeabi_dsub>
 800fd5a:	4602      	mov	r2, r0
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	4650      	mov	r0, sl
 800fd60:	4659      	mov	r1, fp
 800fd62:	f7f0 fa99 	bl	8000298 <__aeabi_dsub>
 800fd66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fd6a:	f7f0 fc4d 	bl	8000608 <__aeabi_dmul>
 800fd6e:	4622      	mov	r2, r4
 800fd70:	4606      	mov	r6, r0
 800fd72:	460f      	mov	r7, r1
 800fd74:	462b      	mov	r3, r5
 800fd76:	ec51 0b18 	vmov	r0, r1, d8
 800fd7a:	f7f0 fc45 	bl	8000608 <__aeabi_dmul>
 800fd7e:	4602      	mov	r2, r0
 800fd80:	460b      	mov	r3, r1
 800fd82:	4630      	mov	r0, r6
 800fd84:	4639      	mov	r1, r7
 800fd86:	f7f0 fa89 	bl	800029c <__adddf3>
 800fd8a:	4606      	mov	r6, r0
 800fd8c:	460f      	mov	r7, r1
 800fd8e:	4602      	mov	r2, r0
 800fd90:	460b      	mov	r3, r1
 800fd92:	4640      	mov	r0, r8
 800fd94:	4649      	mov	r1, r9
 800fd96:	f7f0 fa81 	bl	800029c <__adddf3>
 800fd9a:	9c04      	ldr	r4, [sp, #16]
 800fd9c:	a33e      	add	r3, pc, #248	; (adr r3, 800fe98 <__ieee754_pow+0x720>)
 800fd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda2:	4620      	mov	r0, r4
 800fda4:	460d      	mov	r5, r1
 800fda6:	f7f0 fc2f 	bl	8000608 <__aeabi_dmul>
 800fdaa:	4642      	mov	r2, r8
 800fdac:	ec41 0b18 	vmov	d8, r0, r1
 800fdb0:	464b      	mov	r3, r9
 800fdb2:	4620      	mov	r0, r4
 800fdb4:	4629      	mov	r1, r5
 800fdb6:	f7f0 fa6f 	bl	8000298 <__aeabi_dsub>
 800fdba:	4602      	mov	r2, r0
 800fdbc:	460b      	mov	r3, r1
 800fdbe:	4630      	mov	r0, r6
 800fdc0:	4639      	mov	r1, r7
 800fdc2:	f7f0 fa69 	bl	8000298 <__aeabi_dsub>
 800fdc6:	a336      	add	r3, pc, #216	; (adr r3, 800fea0 <__ieee754_pow+0x728>)
 800fdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdcc:	f7f0 fc1c 	bl	8000608 <__aeabi_dmul>
 800fdd0:	a335      	add	r3, pc, #212	; (adr r3, 800fea8 <__ieee754_pow+0x730>)
 800fdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd6:	4606      	mov	r6, r0
 800fdd8:	460f      	mov	r7, r1
 800fdda:	4620      	mov	r0, r4
 800fddc:	4629      	mov	r1, r5
 800fdde:	f7f0 fc13 	bl	8000608 <__aeabi_dmul>
 800fde2:	4602      	mov	r2, r0
 800fde4:	460b      	mov	r3, r1
 800fde6:	4630      	mov	r0, r6
 800fde8:	4639      	mov	r1, r7
 800fdea:	f7f0 fa57 	bl	800029c <__adddf3>
 800fdee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fdf0:	4b38      	ldr	r3, [pc, #224]	; (800fed4 <__ieee754_pow+0x75c>)
 800fdf2:	4413      	add	r3, r2
 800fdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf8:	f7f0 fa50 	bl	800029c <__adddf3>
 800fdfc:	4682      	mov	sl, r0
 800fdfe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fe00:	468b      	mov	fp, r1
 800fe02:	f7f0 fb97 	bl	8000534 <__aeabi_i2d>
 800fe06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fe08:	4b33      	ldr	r3, [pc, #204]	; (800fed8 <__ieee754_pow+0x760>)
 800fe0a:	4413      	add	r3, r2
 800fe0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fe10:	4606      	mov	r6, r0
 800fe12:	460f      	mov	r7, r1
 800fe14:	4652      	mov	r2, sl
 800fe16:	465b      	mov	r3, fp
 800fe18:	ec51 0b18 	vmov	r0, r1, d8
 800fe1c:	f7f0 fa3e 	bl	800029c <__adddf3>
 800fe20:	4642      	mov	r2, r8
 800fe22:	464b      	mov	r3, r9
 800fe24:	f7f0 fa3a 	bl	800029c <__adddf3>
 800fe28:	4632      	mov	r2, r6
 800fe2a:	463b      	mov	r3, r7
 800fe2c:	f7f0 fa36 	bl	800029c <__adddf3>
 800fe30:	9c04      	ldr	r4, [sp, #16]
 800fe32:	4632      	mov	r2, r6
 800fe34:	463b      	mov	r3, r7
 800fe36:	4620      	mov	r0, r4
 800fe38:	460d      	mov	r5, r1
 800fe3a:	f7f0 fa2d 	bl	8000298 <__aeabi_dsub>
 800fe3e:	4642      	mov	r2, r8
 800fe40:	464b      	mov	r3, r9
 800fe42:	f7f0 fa29 	bl	8000298 <__aeabi_dsub>
 800fe46:	ec53 2b18 	vmov	r2, r3, d8
 800fe4a:	f7f0 fa25 	bl	8000298 <__aeabi_dsub>
 800fe4e:	4602      	mov	r2, r0
 800fe50:	460b      	mov	r3, r1
 800fe52:	4650      	mov	r0, sl
 800fe54:	4659      	mov	r1, fp
 800fe56:	e606      	b.n	800fa66 <__ieee754_pow+0x2ee>
 800fe58:	2401      	movs	r4, #1
 800fe5a:	e6a0      	b.n	800fb9e <__ieee754_pow+0x426>
 800fe5c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800feb0 <__ieee754_pow+0x738>
 800fe60:	e60d      	b.n	800fa7e <__ieee754_pow+0x306>
 800fe62:	bf00      	nop
 800fe64:	f3af 8000 	nop.w
 800fe68:	4a454eef 	.word	0x4a454eef
 800fe6c:	3fca7e28 	.word	0x3fca7e28
 800fe70:	93c9db65 	.word	0x93c9db65
 800fe74:	3fcd864a 	.word	0x3fcd864a
 800fe78:	a91d4101 	.word	0xa91d4101
 800fe7c:	3fd17460 	.word	0x3fd17460
 800fe80:	518f264d 	.word	0x518f264d
 800fe84:	3fd55555 	.word	0x3fd55555
 800fe88:	db6fabff 	.word	0xdb6fabff
 800fe8c:	3fdb6db6 	.word	0x3fdb6db6
 800fe90:	33333303 	.word	0x33333303
 800fe94:	3fe33333 	.word	0x3fe33333
 800fe98:	e0000000 	.word	0xe0000000
 800fe9c:	3feec709 	.word	0x3feec709
 800fea0:	dc3a03fd 	.word	0xdc3a03fd
 800fea4:	3feec709 	.word	0x3feec709
 800fea8:	145b01f5 	.word	0x145b01f5
 800feac:	be3e2fe0 	.word	0xbe3e2fe0
 800feb0:	00000000 	.word	0x00000000
 800feb4:	3ff00000 	.word	0x3ff00000
 800feb8:	7ff00000 	.word	0x7ff00000
 800febc:	43400000 	.word	0x43400000
 800fec0:	0003988e 	.word	0x0003988e
 800fec4:	000bb679 	.word	0x000bb679
 800fec8:	08014ab8 	.word	0x08014ab8
 800fecc:	3ff00000 	.word	0x3ff00000
 800fed0:	40080000 	.word	0x40080000
 800fed4:	08014ad8 	.word	0x08014ad8
 800fed8:	08014ac8 	.word	0x08014ac8
 800fedc:	a3b5      	add	r3, pc, #724	; (adr r3, 80101b4 <__ieee754_pow+0xa3c>)
 800fede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee2:	4640      	mov	r0, r8
 800fee4:	4649      	mov	r1, r9
 800fee6:	f7f0 f9d9 	bl	800029c <__adddf3>
 800feea:	4622      	mov	r2, r4
 800feec:	ec41 0b1a 	vmov	d10, r0, r1
 800fef0:	462b      	mov	r3, r5
 800fef2:	4630      	mov	r0, r6
 800fef4:	4639      	mov	r1, r7
 800fef6:	f7f0 f9cf 	bl	8000298 <__aeabi_dsub>
 800fefa:	4602      	mov	r2, r0
 800fefc:	460b      	mov	r3, r1
 800fefe:	ec51 0b1a 	vmov	r0, r1, d10
 800ff02:	f7f0 fe11 	bl	8000b28 <__aeabi_dcmpgt>
 800ff06:	2800      	cmp	r0, #0
 800ff08:	f47f adf8 	bne.w	800fafc <__ieee754_pow+0x384>
 800ff0c:	4aa4      	ldr	r2, [pc, #656]	; (80101a0 <__ieee754_pow+0xa28>)
 800ff0e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ff12:	4293      	cmp	r3, r2
 800ff14:	f340 810b 	ble.w	801012e <__ieee754_pow+0x9b6>
 800ff18:	151b      	asrs	r3, r3, #20
 800ff1a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ff1e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ff22:	fa4a f303 	asr.w	r3, sl, r3
 800ff26:	445b      	add	r3, fp
 800ff28:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ff2c:	4e9d      	ldr	r6, [pc, #628]	; (80101a4 <__ieee754_pow+0xa2c>)
 800ff2e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ff32:	4116      	asrs	r6, r2
 800ff34:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ff38:	2000      	movs	r0, #0
 800ff3a:	ea23 0106 	bic.w	r1, r3, r6
 800ff3e:	f1c2 0214 	rsb	r2, r2, #20
 800ff42:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ff46:	fa4a fa02 	asr.w	sl, sl, r2
 800ff4a:	f1bb 0f00 	cmp.w	fp, #0
 800ff4e:	4602      	mov	r2, r0
 800ff50:	460b      	mov	r3, r1
 800ff52:	4620      	mov	r0, r4
 800ff54:	4629      	mov	r1, r5
 800ff56:	bfb8      	it	lt
 800ff58:	f1ca 0a00 	rsblt	sl, sl, #0
 800ff5c:	f7f0 f99c 	bl	8000298 <__aeabi_dsub>
 800ff60:	ec41 0b19 	vmov	d9, r0, r1
 800ff64:	4642      	mov	r2, r8
 800ff66:	464b      	mov	r3, r9
 800ff68:	ec51 0b19 	vmov	r0, r1, d9
 800ff6c:	f7f0 f996 	bl	800029c <__adddf3>
 800ff70:	2400      	movs	r4, #0
 800ff72:	a379      	add	r3, pc, #484	; (adr r3, 8010158 <__ieee754_pow+0x9e0>)
 800ff74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff78:	4620      	mov	r0, r4
 800ff7a:	460d      	mov	r5, r1
 800ff7c:	f7f0 fb44 	bl	8000608 <__aeabi_dmul>
 800ff80:	ec53 2b19 	vmov	r2, r3, d9
 800ff84:	4606      	mov	r6, r0
 800ff86:	460f      	mov	r7, r1
 800ff88:	4620      	mov	r0, r4
 800ff8a:	4629      	mov	r1, r5
 800ff8c:	f7f0 f984 	bl	8000298 <__aeabi_dsub>
 800ff90:	4602      	mov	r2, r0
 800ff92:	460b      	mov	r3, r1
 800ff94:	4640      	mov	r0, r8
 800ff96:	4649      	mov	r1, r9
 800ff98:	f7f0 f97e 	bl	8000298 <__aeabi_dsub>
 800ff9c:	a370      	add	r3, pc, #448	; (adr r3, 8010160 <__ieee754_pow+0x9e8>)
 800ff9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa2:	f7f0 fb31 	bl	8000608 <__aeabi_dmul>
 800ffa6:	a370      	add	r3, pc, #448	; (adr r3, 8010168 <__ieee754_pow+0x9f0>)
 800ffa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffac:	4680      	mov	r8, r0
 800ffae:	4689      	mov	r9, r1
 800ffb0:	4620      	mov	r0, r4
 800ffb2:	4629      	mov	r1, r5
 800ffb4:	f7f0 fb28 	bl	8000608 <__aeabi_dmul>
 800ffb8:	4602      	mov	r2, r0
 800ffba:	460b      	mov	r3, r1
 800ffbc:	4640      	mov	r0, r8
 800ffbe:	4649      	mov	r1, r9
 800ffc0:	f7f0 f96c 	bl	800029c <__adddf3>
 800ffc4:	4604      	mov	r4, r0
 800ffc6:	460d      	mov	r5, r1
 800ffc8:	4602      	mov	r2, r0
 800ffca:	460b      	mov	r3, r1
 800ffcc:	4630      	mov	r0, r6
 800ffce:	4639      	mov	r1, r7
 800ffd0:	f7f0 f964 	bl	800029c <__adddf3>
 800ffd4:	4632      	mov	r2, r6
 800ffd6:	463b      	mov	r3, r7
 800ffd8:	4680      	mov	r8, r0
 800ffda:	4689      	mov	r9, r1
 800ffdc:	f7f0 f95c 	bl	8000298 <__aeabi_dsub>
 800ffe0:	4602      	mov	r2, r0
 800ffe2:	460b      	mov	r3, r1
 800ffe4:	4620      	mov	r0, r4
 800ffe6:	4629      	mov	r1, r5
 800ffe8:	f7f0 f956 	bl	8000298 <__aeabi_dsub>
 800ffec:	4642      	mov	r2, r8
 800ffee:	4606      	mov	r6, r0
 800fff0:	460f      	mov	r7, r1
 800fff2:	464b      	mov	r3, r9
 800fff4:	4640      	mov	r0, r8
 800fff6:	4649      	mov	r1, r9
 800fff8:	f7f0 fb06 	bl	8000608 <__aeabi_dmul>
 800fffc:	a35c      	add	r3, pc, #368	; (adr r3, 8010170 <__ieee754_pow+0x9f8>)
 800fffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010002:	4604      	mov	r4, r0
 8010004:	460d      	mov	r5, r1
 8010006:	f7f0 faff 	bl	8000608 <__aeabi_dmul>
 801000a:	a35b      	add	r3, pc, #364	; (adr r3, 8010178 <__ieee754_pow+0xa00>)
 801000c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010010:	f7f0 f942 	bl	8000298 <__aeabi_dsub>
 8010014:	4622      	mov	r2, r4
 8010016:	462b      	mov	r3, r5
 8010018:	f7f0 faf6 	bl	8000608 <__aeabi_dmul>
 801001c:	a358      	add	r3, pc, #352	; (adr r3, 8010180 <__ieee754_pow+0xa08>)
 801001e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010022:	f7f0 f93b 	bl	800029c <__adddf3>
 8010026:	4622      	mov	r2, r4
 8010028:	462b      	mov	r3, r5
 801002a:	f7f0 faed 	bl	8000608 <__aeabi_dmul>
 801002e:	a356      	add	r3, pc, #344	; (adr r3, 8010188 <__ieee754_pow+0xa10>)
 8010030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010034:	f7f0 f930 	bl	8000298 <__aeabi_dsub>
 8010038:	4622      	mov	r2, r4
 801003a:	462b      	mov	r3, r5
 801003c:	f7f0 fae4 	bl	8000608 <__aeabi_dmul>
 8010040:	a353      	add	r3, pc, #332	; (adr r3, 8010190 <__ieee754_pow+0xa18>)
 8010042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010046:	f7f0 f929 	bl	800029c <__adddf3>
 801004a:	4622      	mov	r2, r4
 801004c:	462b      	mov	r3, r5
 801004e:	f7f0 fadb 	bl	8000608 <__aeabi_dmul>
 8010052:	4602      	mov	r2, r0
 8010054:	460b      	mov	r3, r1
 8010056:	4640      	mov	r0, r8
 8010058:	4649      	mov	r1, r9
 801005a:	f7f0 f91d 	bl	8000298 <__aeabi_dsub>
 801005e:	4604      	mov	r4, r0
 8010060:	460d      	mov	r5, r1
 8010062:	4602      	mov	r2, r0
 8010064:	460b      	mov	r3, r1
 8010066:	4640      	mov	r0, r8
 8010068:	4649      	mov	r1, r9
 801006a:	f7f0 facd 	bl	8000608 <__aeabi_dmul>
 801006e:	2200      	movs	r2, #0
 8010070:	ec41 0b19 	vmov	d9, r0, r1
 8010074:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010078:	4620      	mov	r0, r4
 801007a:	4629      	mov	r1, r5
 801007c:	f7f0 f90c 	bl	8000298 <__aeabi_dsub>
 8010080:	4602      	mov	r2, r0
 8010082:	460b      	mov	r3, r1
 8010084:	ec51 0b19 	vmov	r0, r1, d9
 8010088:	f7f0 fbe8 	bl	800085c <__aeabi_ddiv>
 801008c:	4632      	mov	r2, r6
 801008e:	4604      	mov	r4, r0
 8010090:	460d      	mov	r5, r1
 8010092:	463b      	mov	r3, r7
 8010094:	4640      	mov	r0, r8
 8010096:	4649      	mov	r1, r9
 8010098:	f7f0 fab6 	bl	8000608 <__aeabi_dmul>
 801009c:	4632      	mov	r2, r6
 801009e:	463b      	mov	r3, r7
 80100a0:	f7f0 f8fc 	bl	800029c <__adddf3>
 80100a4:	4602      	mov	r2, r0
 80100a6:	460b      	mov	r3, r1
 80100a8:	4620      	mov	r0, r4
 80100aa:	4629      	mov	r1, r5
 80100ac:	f7f0 f8f4 	bl	8000298 <__aeabi_dsub>
 80100b0:	4642      	mov	r2, r8
 80100b2:	464b      	mov	r3, r9
 80100b4:	f7f0 f8f0 	bl	8000298 <__aeabi_dsub>
 80100b8:	460b      	mov	r3, r1
 80100ba:	4602      	mov	r2, r0
 80100bc:	493a      	ldr	r1, [pc, #232]	; (80101a8 <__ieee754_pow+0xa30>)
 80100be:	2000      	movs	r0, #0
 80100c0:	f7f0 f8ea 	bl	8000298 <__aeabi_dsub>
 80100c4:	e9cd 0100 	strd	r0, r1, [sp]
 80100c8:	9b01      	ldr	r3, [sp, #4]
 80100ca:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80100ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80100d2:	da2f      	bge.n	8010134 <__ieee754_pow+0x9bc>
 80100d4:	4650      	mov	r0, sl
 80100d6:	ed9d 0b00 	vldr	d0, [sp]
 80100da:	f000 f9cd 	bl	8010478 <scalbn>
 80100de:	ec51 0b10 	vmov	r0, r1, d0
 80100e2:	ec53 2b18 	vmov	r2, r3, d8
 80100e6:	f7ff bbe0 	b.w	800f8aa <__ieee754_pow+0x132>
 80100ea:	4b30      	ldr	r3, [pc, #192]	; (80101ac <__ieee754_pow+0xa34>)
 80100ec:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80100f0:	429e      	cmp	r6, r3
 80100f2:	f77f af0b 	ble.w	800ff0c <__ieee754_pow+0x794>
 80100f6:	4b2e      	ldr	r3, [pc, #184]	; (80101b0 <__ieee754_pow+0xa38>)
 80100f8:	440b      	add	r3, r1
 80100fa:	4303      	orrs	r3, r0
 80100fc:	d00b      	beq.n	8010116 <__ieee754_pow+0x99e>
 80100fe:	a326      	add	r3, pc, #152	; (adr r3, 8010198 <__ieee754_pow+0xa20>)
 8010100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010104:	ec51 0b18 	vmov	r0, r1, d8
 8010108:	f7f0 fa7e 	bl	8000608 <__aeabi_dmul>
 801010c:	a322      	add	r3, pc, #136	; (adr r3, 8010198 <__ieee754_pow+0xa20>)
 801010e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010112:	f7ff bbca 	b.w	800f8aa <__ieee754_pow+0x132>
 8010116:	4622      	mov	r2, r4
 8010118:	462b      	mov	r3, r5
 801011a:	f7f0 f8bd 	bl	8000298 <__aeabi_dsub>
 801011e:	4642      	mov	r2, r8
 8010120:	464b      	mov	r3, r9
 8010122:	f7f0 fcf7 	bl	8000b14 <__aeabi_dcmpge>
 8010126:	2800      	cmp	r0, #0
 8010128:	f43f aef0 	beq.w	800ff0c <__ieee754_pow+0x794>
 801012c:	e7e7      	b.n	80100fe <__ieee754_pow+0x986>
 801012e:	f04f 0a00 	mov.w	sl, #0
 8010132:	e717      	b.n	800ff64 <__ieee754_pow+0x7ec>
 8010134:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010138:	4619      	mov	r1, r3
 801013a:	e7d2      	b.n	80100e2 <__ieee754_pow+0x96a>
 801013c:	491a      	ldr	r1, [pc, #104]	; (80101a8 <__ieee754_pow+0xa30>)
 801013e:	2000      	movs	r0, #0
 8010140:	f7ff bb9e 	b.w	800f880 <__ieee754_pow+0x108>
 8010144:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010148:	f7ff bb9a 	b.w	800f880 <__ieee754_pow+0x108>
 801014c:	9000      	str	r0, [sp, #0]
 801014e:	f7ff bb76 	b.w	800f83e <__ieee754_pow+0xc6>
 8010152:	2100      	movs	r1, #0
 8010154:	f7ff bb60 	b.w	800f818 <__ieee754_pow+0xa0>
 8010158:	00000000 	.word	0x00000000
 801015c:	3fe62e43 	.word	0x3fe62e43
 8010160:	fefa39ef 	.word	0xfefa39ef
 8010164:	3fe62e42 	.word	0x3fe62e42
 8010168:	0ca86c39 	.word	0x0ca86c39
 801016c:	be205c61 	.word	0xbe205c61
 8010170:	72bea4d0 	.word	0x72bea4d0
 8010174:	3e663769 	.word	0x3e663769
 8010178:	c5d26bf1 	.word	0xc5d26bf1
 801017c:	3ebbbd41 	.word	0x3ebbbd41
 8010180:	af25de2c 	.word	0xaf25de2c
 8010184:	3f11566a 	.word	0x3f11566a
 8010188:	16bebd93 	.word	0x16bebd93
 801018c:	3f66c16c 	.word	0x3f66c16c
 8010190:	5555553e 	.word	0x5555553e
 8010194:	3fc55555 	.word	0x3fc55555
 8010198:	c2f8f359 	.word	0xc2f8f359
 801019c:	01a56e1f 	.word	0x01a56e1f
 80101a0:	3fe00000 	.word	0x3fe00000
 80101a4:	000fffff 	.word	0x000fffff
 80101a8:	3ff00000 	.word	0x3ff00000
 80101ac:	4090cbff 	.word	0x4090cbff
 80101b0:	3f6f3400 	.word	0x3f6f3400
 80101b4:	652b82fe 	.word	0x652b82fe
 80101b8:	3c971547 	.word	0x3c971547

080101bc <__ieee754_sqrt>:
 80101bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101c0:	ec55 4b10 	vmov	r4, r5, d0
 80101c4:	4e56      	ldr	r6, [pc, #344]	; (8010320 <__ieee754_sqrt+0x164>)
 80101c6:	43ae      	bics	r6, r5
 80101c8:	ee10 0a10 	vmov	r0, s0
 80101cc:	ee10 3a10 	vmov	r3, s0
 80101d0:	4629      	mov	r1, r5
 80101d2:	462a      	mov	r2, r5
 80101d4:	d110      	bne.n	80101f8 <__ieee754_sqrt+0x3c>
 80101d6:	ee10 2a10 	vmov	r2, s0
 80101da:	462b      	mov	r3, r5
 80101dc:	f7f0 fa14 	bl	8000608 <__aeabi_dmul>
 80101e0:	4602      	mov	r2, r0
 80101e2:	460b      	mov	r3, r1
 80101e4:	4620      	mov	r0, r4
 80101e6:	4629      	mov	r1, r5
 80101e8:	f7f0 f858 	bl	800029c <__adddf3>
 80101ec:	4604      	mov	r4, r0
 80101ee:	460d      	mov	r5, r1
 80101f0:	ec45 4b10 	vmov	d0, r4, r5
 80101f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101f8:	2d00      	cmp	r5, #0
 80101fa:	dc10      	bgt.n	801021e <__ieee754_sqrt+0x62>
 80101fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010200:	4330      	orrs	r0, r6
 8010202:	d0f5      	beq.n	80101f0 <__ieee754_sqrt+0x34>
 8010204:	b15d      	cbz	r5, 801021e <__ieee754_sqrt+0x62>
 8010206:	ee10 2a10 	vmov	r2, s0
 801020a:	462b      	mov	r3, r5
 801020c:	ee10 0a10 	vmov	r0, s0
 8010210:	f7f0 f842 	bl	8000298 <__aeabi_dsub>
 8010214:	4602      	mov	r2, r0
 8010216:	460b      	mov	r3, r1
 8010218:	f7f0 fb20 	bl	800085c <__aeabi_ddiv>
 801021c:	e7e6      	b.n	80101ec <__ieee754_sqrt+0x30>
 801021e:	1509      	asrs	r1, r1, #20
 8010220:	d076      	beq.n	8010310 <__ieee754_sqrt+0x154>
 8010222:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8010226:	07ce      	lsls	r6, r1, #31
 8010228:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801022c:	bf5e      	ittt	pl
 801022e:	0fda      	lsrpl	r2, r3, #31
 8010230:	005b      	lslpl	r3, r3, #1
 8010232:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8010236:	0fda      	lsrs	r2, r3, #31
 8010238:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801023c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8010240:	2000      	movs	r0, #0
 8010242:	106d      	asrs	r5, r5, #1
 8010244:	005b      	lsls	r3, r3, #1
 8010246:	f04f 0e16 	mov.w	lr, #22
 801024a:	4684      	mov	ip, r0
 801024c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010250:	eb0c 0401 	add.w	r4, ip, r1
 8010254:	4294      	cmp	r4, r2
 8010256:	bfde      	ittt	le
 8010258:	1b12      	suble	r2, r2, r4
 801025a:	eb04 0c01 	addle.w	ip, r4, r1
 801025e:	1840      	addle	r0, r0, r1
 8010260:	0052      	lsls	r2, r2, #1
 8010262:	f1be 0e01 	subs.w	lr, lr, #1
 8010266:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801026a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801026e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010272:	d1ed      	bne.n	8010250 <__ieee754_sqrt+0x94>
 8010274:	4671      	mov	r1, lr
 8010276:	2720      	movs	r7, #32
 8010278:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801027c:	4562      	cmp	r2, ip
 801027e:	eb04 060e 	add.w	r6, r4, lr
 8010282:	dc02      	bgt.n	801028a <__ieee754_sqrt+0xce>
 8010284:	d113      	bne.n	80102ae <__ieee754_sqrt+0xf2>
 8010286:	429e      	cmp	r6, r3
 8010288:	d811      	bhi.n	80102ae <__ieee754_sqrt+0xf2>
 801028a:	2e00      	cmp	r6, #0
 801028c:	eb06 0e04 	add.w	lr, r6, r4
 8010290:	da43      	bge.n	801031a <__ieee754_sqrt+0x15e>
 8010292:	f1be 0f00 	cmp.w	lr, #0
 8010296:	db40      	blt.n	801031a <__ieee754_sqrt+0x15e>
 8010298:	f10c 0801 	add.w	r8, ip, #1
 801029c:	eba2 020c 	sub.w	r2, r2, ip
 80102a0:	429e      	cmp	r6, r3
 80102a2:	bf88      	it	hi
 80102a4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80102a8:	1b9b      	subs	r3, r3, r6
 80102aa:	4421      	add	r1, r4
 80102ac:	46c4      	mov	ip, r8
 80102ae:	0052      	lsls	r2, r2, #1
 80102b0:	3f01      	subs	r7, #1
 80102b2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80102b6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80102ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80102be:	d1dd      	bne.n	801027c <__ieee754_sqrt+0xc0>
 80102c0:	4313      	orrs	r3, r2
 80102c2:	d006      	beq.n	80102d2 <__ieee754_sqrt+0x116>
 80102c4:	1c4c      	adds	r4, r1, #1
 80102c6:	bf13      	iteet	ne
 80102c8:	3101      	addne	r1, #1
 80102ca:	3001      	addeq	r0, #1
 80102cc:	4639      	moveq	r1, r7
 80102ce:	f021 0101 	bicne.w	r1, r1, #1
 80102d2:	1043      	asrs	r3, r0, #1
 80102d4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80102d8:	0849      	lsrs	r1, r1, #1
 80102da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80102de:	07c2      	lsls	r2, r0, #31
 80102e0:	bf48      	it	mi
 80102e2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80102e6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80102ea:	460c      	mov	r4, r1
 80102ec:	463d      	mov	r5, r7
 80102ee:	e77f      	b.n	80101f0 <__ieee754_sqrt+0x34>
 80102f0:	0ada      	lsrs	r2, r3, #11
 80102f2:	3815      	subs	r0, #21
 80102f4:	055b      	lsls	r3, r3, #21
 80102f6:	2a00      	cmp	r2, #0
 80102f8:	d0fa      	beq.n	80102f0 <__ieee754_sqrt+0x134>
 80102fa:	02d7      	lsls	r7, r2, #11
 80102fc:	d50a      	bpl.n	8010314 <__ieee754_sqrt+0x158>
 80102fe:	f1c1 0420 	rsb	r4, r1, #32
 8010302:	fa23 f404 	lsr.w	r4, r3, r4
 8010306:	1e4d      	subs	r5, r1, #1
 8010308:	408b      	lsls	r3, r1
 801030a:	4322      	orrs	r2, r4
 801030c:	1b41      	subs	r1, r0, r5
 801030e:	e788      	b.n	8010222 <__ieee754_sqrt+0x66>
 8010310:	4608      	mov	r0, r1
 8010312:	e7f0      	b.n	80102f6 <__ieee754_sqrt+0x13a>
 8010314:	0052      	lsls	r2, r2, #1
 8010316:	3101      	adds	r1, #1
 8010318:	e7ef      	b.n	80102fa <__ieee754_sqrt+0x13e>
 801031a:	46e0      	mov	r8, ip
 801031c:	e7be      	b.n	801029c <__ieee754_sqrt+0xe0>
 801031e:	bf00      	nop
 8010320:	7ff00000 	.word	0x7ff00000

08010324 <fabs>:
 8010324:	ec51 0b10 	vmov	r0, r1, d0
 8010328:	ee10 2a10 	vmov	r2, s0
 801032c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010330:	ec43 2b10 	vmov	d0, r2, r3
 8010334:	4770      	bx	lr

08010336 <finite>:
 8010336:	b082      	sub	sp, #8
 8010338:	ed8d 0b00 	vstr	d0, [sp]
 801033c:	9801      	ldr	r0, [sp, #4]
 801033e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8010342:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010346:	0fc0      	lsrs	r0, r0, #31
 8010348:	b002      	add	sp, #8
 801034a:	4770      	bx	lr
 801034c:	0000      	movs	r0, r0
	...

08010350 <nan>:
 8010350:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010358 <nan+0x8>
 8010354:	4770      	bx	lr
 8010356:	bf00      	nop
 8010358:	00000000 	.word	0x00000000
 801035c:	7ff80000 	.word	0x7ff80000

08010360 <rint>:
 8010360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010362:	ec51 0b10 	vmov	r0, r1, d0
 8010366:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801036a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801036e:	2e13      	cmp	r6, #19
 8010370:	ee10 4a10 	vmov	r4, s0
 8010374:	460b      	mov	r3, r1
 8010376:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801037a:	dc58      	bgt.n	801042e <rint+0xce>
 801037c:	2e00      	cmp	r6, #0
 801037e:	da2b      	bge.n	80103d8 <rint+0x78>
 8010380:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8010384:	4302      	orrs	r2, r0
 8010386:	d023      	beq.n	80103d0 <rint+0x70>
 8010388:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801038c:	4302      	orrs	r2, r0
 801038e:	4254      	negs	r4, r2
 8010390:	4314      	orrs	r4, r2
 8010392:	0c4b      	lsrs	r3, r1, #17
 8010394:	0b24      	lsrs	r4, r4, #12
 8010396:	045b      	lsls	r3, r3, #17
 8010398:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801039c:	ea44 0103 	orr.w	r1, r4, r3
 80103a0:	4b32      	ldr	r3, [pc, #200]	; (801046c <rint+0x10c>)
 80103a2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80103a6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80103aa:	4602      	mov	r2, r0
 80103ac:	460b      	mov	r3, r1
 80103ae:	4630      	mov	r0, r6
 80103b0:	4639      	mov	r1, r7
 80103b2:	f7ef ff73 	bl	800029c <__adddf3>
 80103b6:	e9cd 0100 	strd	r0, r1, [sp]
 80103ba:	463b      	mov	r3, r7
 80103bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103c0:	4632      	mov	r2, r6
 80103c2:	f7ef ff69 	bl	8000298 <__aeabi_dsub>
 80103c6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80103ca:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80103ce:	4639      	mov	r1, r7
 80103d0:	ec41 0b10 	vmov	d0, r0, r1
 80103d4:	b003      	add	sp, #12
 80103d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103d8:	4a25      	ldr	r2, [pc, #148]	; (8010470 <rint+0x110>)
 80103da:	4132      	asrs	r2, r6
 80103dc:	ea01 0702 	and.w	r7, r1, r2
 80103e0:	4307      	orrs	r7, r0
 80103e2:	d0f5      	beq.n	80103d0 <rint+0x70>
 80103e4:	0851      	lsrs	r1, r2, #1
 80103e6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 80103ea:	4314      	orrs	r4, r2
 80103ec:	d00c      	beq.n	8010408 <rint+0xa8>
 80103ee:	ea23 0201 	bic.w	r2, r3, r1
 80103f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80103f6:	2e13      	cmp	r6, #19
 80103f8:	fa43 f606 	asr.w	r6, r3, r6
 80103fc:	bf0c      	ite	eq
 80103fe:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8010402:	2400      	movne	r4, #0
 8010404:	ea42 0306 	orr.w	r3, r2, r6
 8010408:	4918      	ldr	r1, [pc, #96]	; (801046c <rint+0x10c>)
 801040a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801040e:	4622      	mov	r2, r4
 8010410:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010414:	4620      	mov	r0, r4
 8010416:	4629      	mov	r1, r5
 8010418:	f7ef ff40 	bl	800029c <__adddf3>
 801041c:	e9cd 0100 	strd	r0, r1, [sp]
 8010420:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010424:	4622      	mov	r2, r4
 8010426:	462b      	mov	r3, r5
 8010428:	f7ef ff36 	bl	8000298 <__aeabi_dsub>
 801042c:	e7d0      	b.n	80103d0 <rint+0x70>
 801042e:	2e33      	cmp	r6, #51	; 0x33
 8010430:	dd07      	ble.n	8010442 <rint+0xe2>
 8010432:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010436:	d1cb      	bne.n	80103d0 <rint+0x70>
 8010438:	ee10 2a10 	vmov	r2, s0
 801043c:	f7ef ff2e 	bl	800029c <__adddf3>
 8010440:	e7c6      	b.n	80103d0 <rint+0x70>
 8010442:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8010446:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 801044a:	40d6      	lsrs	r6, r2
 801044c:	4230      	tst	r0, r6
 801044e:	d0bf      	beq.n	80103d0 <rint+0x70>
 8010450:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8010454:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8010458:	bf1f      	itttt	ne
 801045a:	ea24 0101 	bicne.w	r1, r4, r1
 801045e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8010462:	fa44 f202 	asrne.w	r2, r4, r2
 8010466:	ea41 0402 	orrne.w	r4, r1, r2
 801046a:	e7cd      	b.n	8010408 <rint+0xa8>
 801046c:	08014ae8 	.word	0x08014ae8
 8010470:	000fffff 	.word	0x000fffff
 8010474:	00000000 	.word	0x00000000

08010478 <scalbn>:
 8010478:	b570      	push	{r4, r5, r6, lr}
 801047a:	ec55 4b10 	vmov	r4, r5, d0
 801047e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010482:	4606      	mov	r6, r0
 8010484:	462b      	mov	r3, r5
 8010486:	b99a      	cbnz	r2, 80104b0 <scalbn+0x38>
 8010488:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801048c:	4323      	orrs	r3, r4
 801048e:	d036      	beq.n	80104fe <scalbn+0x86>
 8010490:	4b39      	ldr	r3, [pc, #228]	; (8010578 <scalbn+0x100>)
 8010492:	4629      	mov	r1, r5
 8010494:	ee10 0a10 	vmov	r0, s0
 8010498:	2200      	movs	r2, #0
 801049a:	f7f0 f8b5 	bl	8000608 <__aeabi_dmul>
 801049e:	4b37      	ldr	r3, [pc, #220]	; (801057c <scalbn+0x104>)
 80104a0:	429e      	cmp	r6, r3
 80104a2:	4604      	mov	r4, r0
 80104a4:	460d      	mov	r5, r1
 80104a6:	da10      	bge.n	80104ca <scalbn+0x52>
 80104a8:	a32b      	add	r3, pc, #172	; (adr r3, 8010558 <scalbn+0xe0>)
 80104aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ae:	e03a      	b.n	8010526 <scalbn+0xae>
 80104b0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80104b4:	428a      	cmp	r2, r1
 80104b6:	d10c      	bne.n	80104d2 <scalbn+0x5a>
 80104b8:	ee10 2a10 	vmov	r2, s0
 80104bc:	4620      	mov	r0, r4
 80104be:	4629      	mov	r1, r5
 80104c0:	f7ef feec 	bl	800029c <__adddf3>
 80104c4:	4604      	mov	r4, r0
 80104c6:	460d      	mov	r5, r1
 80104c8:	e019      	b.n	80104fe <scalbn+0x86>
 80104ca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80104ce:	460b      	mov	r3, r1
 80104d0:	3a36      	subs	r2, #54	; 0x36
 80104d2:	4432      	add	r2, r6
 80104d4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80104d8:	428a      	cmp	r2, r1
 80104da:	dd08      	ble.n	80104ee <scalbn+0x76>
 80104dc:	2d00      	cmp	r5, #0
 80104de:	a120      	add	r1, pc, #128	; (adr r1, 8010560 <scalbn+0xe8>)
 80104e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104e4:	da1c      	bge.n	8010520 <scalbn+0xa8>
 80104e6:	a120      	add	r1, pc, #128	; (adr r1, 8010568 <scalbn+0xf0>)
 80104e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104ec:	e018      	b.n	8010520 <scalbn+0xa8>
 80104ee:	2a00      	cmp	r2, #0
 80104f0:	dd08      	ble.n	8010504 <scalbn+0x8c>
 80104f2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80104f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80104fa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80104fe:	ec45 4b10 	vmov	d0, r4, r5
 8010502:	bd70      	pop	{r4, r5, r6, pc}
 8010504:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010508:	da19      	bge.n	801053e <scalbn+0xc6>
 801050a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801050e:	429e      	cmp	r6, r3
 8010510:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010514:	dd0a      	ble.n	801052c <scalbn+0xb4>
 8010516:	a112      	add	r1, pc, #72	; (adr r1, 8010560 <scalbn+0xe8>)
 8010518:	e9d1 0100 	ldrd	r0, r1, [r1]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d1e2      	bne.n	80104e6 <scalbn+0x6e>
 8010520:	a30f      	add	r3, pc, #60	; (adr r3, 8010560 <scalbn+0xe8>)
 8010522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010526:	f7f0 f86f 	bl	8000608 <__aeabi_dmul>
 801052a:	e7cb      	b.n	80104c4 <scalbn+0x4c>
 801052c:	a10a      	add	r1, pc, #40	; (adr r1, 8010558 <scalbn+0xe0>)
 801052e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d0b8      	beq.n	80104a8 <scalbn+0x30>
 8010536:	a10e      	add	r1, pc, #56	; (adr r1, 8010570 <scalbn+0xf8>)
 8010538:	e9d1 0100 	ldrd	r0, r1, [r1]
 801053c:	e7b4      	b.n	80104a8 <scalbn+0x30>
 801053e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010542:	3236      	adds	r2, #54	; 0x36
 8010544:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010548:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801054c:	4620      	mov	r0, r4
 801054e:	4b0c      	ldr	r3, [pc, #48]	; (8010580 <scalbn+0x108>)
 8010550:	2200      	movs	r2, #0
 8010552:	e7e8      	b.n	8010526 <scalbn+0xae>
 8010554:	f3af 8000 	nop.w
 8010558:	c2f8f359 	.word	0xc2f8f359
 801055c:	01a56e1f 	.word	0x01a56e1f
 8010560:	8800759c 	.word	0x8800759c
 8010564:	7e37e43c 	.word	0x7e37e43c
 8010568:	8800759c 	.word	0x8800759c
 801056c:	fe37e43c 	.word	0xfe37e43c
 8010570:	c2f8f359 	.word	0xc2f8f359
 8010574:	81a56e1f 	.word	0x81a56e1f
 8010578:	43500000 	.word	0x43500000
 801057c:	ffff3cb0 	.word	0xffff3cb0
 8010580:	3c900000 	.word	0x3c900000

08010584 <_init>:
 8010584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010586:	bf00      	nop
 8010588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801058a:	bc08      	pop	{r3}
 801058c:	469e      	mov	lr, r3
 801058e:	4770      	bx	lr

08010590 <_fini>:
 8010590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010592:	bf00      	nop
 8010594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010596:	bc08      	pop	{r3}
 8010598:	469e      	mov	lr, r3
 801059a:	4770      	bx	lr
