{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525685646773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525685646773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 11:34:06 2018 " "Processing started: Mon May 07 11:34:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525685646773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525685646773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTDB_Synthesizer -c MTDB_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTDB_Synthesizer -c MTDB_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525685646774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525685647111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/bar.v 1 1 " "Found 1 design units, including 1 entities, in source file v/bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "v/bar.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/bar_big.v 1 1 " "Found 1 design units, including 1 entities, in source file v/bar_big.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar_big " "Found entity 1: bar_big" {  } { { "v/bar_big.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_big.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/bar_blank.v 1 1 " "Found 1 design units, including 1 entities, in source file v/bar_blank.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar_blank " "Found entity 1: bar_blank" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/bar_white.v 1 1 " "Found 1 design units, including 1 entities, in source file v/bar_white.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar_white " "Found entity 1: bar_white" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Found entity 1: demo_sound1" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Found entity 1: demo_sound2" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound3.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound3 " "Found entity 1: demo_sound3" {  } { { "v/demo_sound3.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/demo_sound4.v 1 1 " "Found 1 design units, including 1 entities, in source file v/demo_sound4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound4 " "Found entity 1: demo_sound4" {  } { { "v/demo_sound4.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Controller " "Found entity 1: I2S_Controller" {  } { { "v/I2S_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2S_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_3wire_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_3wire_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_3wire_confg " "Found entity 1: lcd_3wire_confg" {  } { { "v/lcd_3wire_config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/lcd_3wire_config.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LCD_DATA_ENCODE LCD_DATA_ENCODE.v(60) " "Verilog Module Declaration warning at LCD_DATA_ENCODE.v(60): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LCD_DATA_ENCODE\"" {  } { { "v/LCD_DATA_ENCODE.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/LCD_DATA_ENCODE.v" 60 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_data_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_data_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA_ENCODE " "Found entity 1: LCD_DATA_ENCODE" {  } { { "v/LCD_DATA_ENCODE.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/LCD_DATA_ENCODE.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_KEYBOARD " "Found entity 1: PS2_KEYBOARD" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/staff.v 1 1 " "Found 1 design units, including 1 entities, in source file v/staff.v" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Found entity 1: staff" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer " "Found entity 1: synthesizer" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/touch_tcon.v 1 1 " "Found 1 design units, including 1 entities, in source file v/touch_tcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 touch_tcon " "Found entity 1: touch_tcon" {  } { { "v/touch_tcon.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/touch_tcon.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_data_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_data_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DATA_ENCODE " "Found entity 1: VGA_DATA_ENCODE" {  } { { "v/VGA_DATA_ENCODE.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_DATA_ENCODE.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647243 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647259 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647259 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647259 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_brass.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_brass.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Found entity 1: wave_gen_brass" {  } { { "v/wave_gen_brass.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(10) " "Verilog HDL Expression warning at wave_gen_ramp.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647264 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(11) " "Verilog HDL Expression warning at wave_gen_ramp.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647264 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(12) " "Verilog HDL Expression warning at wave_gen_ramp.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647264 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(13) " "Verilog HDL Expression warning at wave_gen_ramp.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(14) " "Verilog HDL Expression warning at wave_gen_ramp.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(15) " "Verilog HDL Expression warning at wave_gen_ramp.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(16) " "Verilog HDL Expression warning at wave_gen_ramp.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(17) " "Verilog HDL Expression warning at wave_gen_ramp.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(18) " "Verilog HDL Expression warning at wave_gen_ramp.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(19) " "Verilog HDL Expression warning at wave_gen_ramp.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(20) " "Verilog HDL Expression warning at wave_gen_ramp.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(21) " "Verilog HDL Expression warning at wave_gen_ramp.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(22) " "Verilog HDL Expression warning at wave_gen_ramp.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(23) " "Verilog HDL Expression warning at wave_gen_ramp.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(24) " "Verilog HDL Expression warning at wave_gen_ramp.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(25) " "Verilog HDL Expression warning at wave_gen_ramp.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(26) " "Verilog HDL Expression warning at wave_gen_ramp.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(27) " "Verilog HDL Expression warning at wave_gen_ramp.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(28) " "Verilog HDL Expression warning at wave_gen_ramp.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(29) " "Verilog HDL Expression warning at wave_gen_ramp.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(30) " "Verilog HDL Expression warning at wave_gen_ramp.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(31) " "Verilog HDL Expression warning at wave_gen_ramp.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(32) " "Verilog HDL Expression warning at wave_gen_ramp.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(33) " "Verilog HDL Expression warning at wave_gen_ramp.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(34) " "Verilog HDL Expression warning at wave_gen_ramp.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(35) " "Verilog HDL Expression warning at wave_gen_ramp.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(36) " "Verilog HDL Expression warning at wave_gen_ramp.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(37) " "Verilog HDL Expression warning at wave_gen_ramp.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(38) " "Verilog HDL Expression warning at wave_gen_ramp.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(39) " "Verilog HDL Expression warning at wave_gen_ramp.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(40) " "Verilog HDL Expression warning at wave_gen_ramp.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_ramp.v(41) " "Verilog HDL Expression warning at wave_gen_ramp.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_ramp.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_ramp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramp_wave_gen " "Found entity 1: ramp_wave_gen" {  } { { "v/wave_gen_ramp.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_ramp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(43) " "Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(44) " "Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(45) " "Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(46) " "Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(47) " "Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(48) " "Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(49) " "Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(50) " "Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(51) " "Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(52) " "Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(53) " "Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(54) " "Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(55) " "Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(56) " "Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(57) " "Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(58) " "Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(59) " "Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(60) " "Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(61) " "Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(62) " "Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(63) " "Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(64) " "Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(65) " "Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(66) " "Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(67) " "Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(68) " "Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(69) " "Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(70) " "Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(71) " "Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(72) " "Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(73) " "Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_sin " "Found entity 1: wave_gen_sin" {  } { { "v/wave_gen_sin.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(10) " "Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(11) " "Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(12) " "Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(13) " "Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(14) " "Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(15) " "Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(16) " "Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(17) " "Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(18) " "Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(19) " "Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(20) " "Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(21) " "Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(22) " "Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(23) " "Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(24) " "Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(25) " "Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(26) " "Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(27) " "Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(28) " "Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(29) " "Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(30) " "Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(31) " "Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(32) " "Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(33) " "Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(34) " "Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(35) " "Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(36) " "Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(37) " "Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(38) " "Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(39) " "Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(40) " "Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(41) " "Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_square.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_square " "Found entity 1: wave_gen_square" {  } { { "v/wave_gen_square.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1525685647265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_string.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Found entity 1: wave_gen_string" {  } { { "v/wave_gen_string.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_x2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_x2 " "Found entity 1: wave_gen_x2" {  } { { "v/wave_gen_x2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525685647281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psio_cnt_rst_p LCD_DATA_ENCODE.v(105) " "Verilog HDL Implicit Net warning at LCD_DATA_ENCODE.v(105): created implicit net for \"psio_cnt_rst_p\"" {  } { { "v/LCD_DATA_ENCODE.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/LCD_DATA_ENCODE.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_25 synthesizer.v(109) " "Verilog HDL Implicit Net warning at synthesizer.v(109): created implicit net for \"CLOCK_25\"" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psio_cnt_rst_p VGA_DATA_ENCODE.v(100) " "Verilog HDL Implicit Net warning at VGA_DATA_ENCODE.v(100): created implicit net for \"psio_cnt_rst_p\"" {  } { { "v/VGA_DATA_ENCODE.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_DATA_ENCODE.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647281 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mtdb_synthesizer.v(328) " "Verilog HDL Module Instantiation warning at mtdb_synthesizer.v(328): ignored dangling comma in List of Port Connections" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 328 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1525685647328 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MTDB_Synthesizer mtdb_synthesizer.v(159) " "Verilog Module Declaration warning at mtdb_synthesizer.v(159): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MTDB_Synthesizer\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 159 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mtdb_synthesizer.v 1 1 " "Using design file mtdb_synthesizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MTDB_Synthesizer " "Found entity 1: MTDB_Synthesizer" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525685647328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525685647328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SN_VGA_BLANK mtdb_synthesizer.v(314) " "Verilog HDL Implicit Net warning at mtdb_synthesizer.v(314): created implicit net for \"SN_VGA_BLANK\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SN_VGA_SYNC mtdb_synthesizer.v(315) " "Verilog HDL Implicit Net warning at mtdb_synthesizer.v(315): created implicit net for \"SN_VGA_SYNC\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTDB_Synthesizer " "Elaborating entity \"MTDB_Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525685647343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mtdb_synthesizer.v(360) " "Verilog HDL assignment warning at mtdb_synthesizer.v(360): truncated value with size 32 to match size of target (8)" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_A mtdb_synthesizer.v(168) " "Output port \"DDR_A\" at mtdb_synthesizer.v(168) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_TXD mtdb_synthesizer.v(250) " "Output port \"HC_TXD\" at mtdb_synthesizer.v(250) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_LCD_DATA mtdb_synthesizer.v(263) " "Output port \"HC_LCD_DATA\" at mtdb_synthesizer.v(263) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_BA0 mtdb_synthesizer.v(170) " "Output port \"DDR_BA0\" at mtdb_synthesizer.v(170) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_BA1 mtdb_synthesizer.v(171) " "Output port \"DDR_BA1\" at mtdb_synthesizer.v(171) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_CKE mtdb_synthesizer.v(172) " "Output port \"DDR_CKE\" at mtdb_synthesizer.v(172) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_RAS_N mtdb_synthesizer.v(173) " "Output port \"DDR_RAS_N\" at mtdb_synthesizer.v(173) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_WE_N mtdb_synthesizer.v(174) " "Output port \"DDR_WE_N\" at mtdb_synthesizer.v(174) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_CAS_N mtdb_synthesizer.v(175) " "Output port \"DDR_CAS_N\" at mtdb_synthesizer.v(175) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_CLK_N mtdb_synthesizer.v(176) " "Output port \"DDR_CLK_N\" at mtdb_synthesizer.v(176) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_CLK_P mtdb_synthesizer.v(177) " "Output port \"DDR_CLK_P\" at mtdb_synthesizer.v(177) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_CS_N mtdb_synthesizer.v(178) " "Output port \"DDR_CS_N\" at mtdb_synthesizer.v(178) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_DM0 mtdb_synthesizer.v(179) " "Output port \"DDR_DM0\" at mtdb_synthesizer.v(179) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR_DM1 mtdb_synthesizer.v(180) " "Output port \"DDR_DM1\" at mtdb_synthesizer.v(180) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_CLK mtdb_synthesizer.v(189) " "Output port \"FLASH_CLK\" at mtdb_synthesizer.v(189) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_ADV_N mtdb_synthesizer.v(190) " "Output port \"FLASH_ADV_N\" at mtdb_synthesizer.v(190) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_CE_N mtdb_synthesizer.v(191) " "Output port \"FLASH_CE_N\" at mtdb_synthesizer.v(191) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_OE_N mtdb_synthesizer.v(192) " "Output port \"FLASH_OE_N\" at mtdb_synthesizer.v(192) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_N mtdb_synthesizer.v(193) " "Output port \"FLASH_RESET_N\" at mtdb_synthesizer.v(193) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_WE_N mtdb_synthesizer.v(195) " "Output port \"FLASH_WE_N\" at mtdb_synthesizer.v(195) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADSC_N mtdb_synthesizer.v(197) " "Output port \"SRAM_ADSC_N\" at mtdb_synthesizer.v(197) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE1_N mtdb_synthesizer.v(198) " "Output port \"SRAM_CE1_N\" at mtdb_synthesizer.v(198) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CLK mtdb_synthesizer.v(199) " "Output port \"SRAM_CLK\" at mtdb_synthesizer.v(199) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N mtdb_synthesizer.v(200) " "Output port \"SRAM_OE_N\" at mtdb_synthesizer.v(200) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N mtdb_synthesizer.v(201) " "Output port \"SRAM_WE_N\" at mtdb_synthesizer.v(201) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_BE_N mtdb_synthesizer.v(202) " "Output port \"SRAM_BE_N\" at mtdb_synthesizer.v(202) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_TD_RESET mtdb_synthesizer.v(224) " "Output port \"HC_TD_RESET\" at mtdb_synthesizer.v(224) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_UART_TXD mtdb_synthesizer.v(233) " "Output port \"HC_UART_TXD\" at mtdb_synthesizer.v(233) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_SD_CLK mtdb_synthesizer.v(239) " "Output port \"HC_SD_CLK\" at mtdb_synthesizer.v(239) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ID_I2CSCL mtdb_synthesizer.v(244) " "Output port \"HC_ID_I2CSCL\" at mtdb_synthesizer.v(244) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_MDC mtdb_synthesizer.v(260) " "Output port \"HC_MDC\" at mtdb_synthesizer.v(260) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ETH_RESET_N mtdb_synthesizer.v(261) " "Output port \"HC_ETH_RESET_N\" at mtdb_synthesizer.v(261) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_NCLK mtdb_synthesizer.v(264) " "Output port \"HC_NCLK\" at mtdb_synthesizer.v(264) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_DEN mtdb_synthesizer.v(265) " "Output port \"HC_DEN\" at mtdb_synthesizer.v(265) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_HD mtdb_synthesizer.v(266) " "Output port \"HC_HD\" at mtdb_synthesizer.v(266) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_VD mtdb_synthesizer.v(267) " "Output port \"HC_VD\" at mtdb_synthesizer.v(267) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_SCEN mtdb_synthesizer.v(269) " "Output port \"HC_SCEN\" at mtdb_synthesizer.v(269) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ADC_DIN mtdb_synthesizer.v(274) " "Output port \"HC_ADC_DIN\" at mtdb_synthesizer.v(274) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ADC_DCLK mtdb_synthesizer.v(275) " "Output port \"HC_ADC_DCLK\" at mtdb_synthesizer.v(275) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ADC_CS_N mtdb_synthesizer.v(276) " "Output port \"HC_ADC_CS_N\" at mtdb_synthesizer.v(276) has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525685647343 "|MTDB_Synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer synthesizer:u1 " "Elaborating entity \"synthesizer\" for hierarchy \"synthesizer:u1\"" {  } { { "mtdb_synthesizer.v" "u1" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 synthesizer.v(160) " "Verilog HDL assignment warning at synthesizer.v(160): truncated value with size 32 to match size of target (10)" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647381 "|MTDB_Synthesizer|synthesizer:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 synthesizer.v(227) " "Verilog HDL assignment warning at synthesizer.v(227): truncated value with size 32 to match size of target (10)" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647381 "|MTDB_Synthesizer|synthesizer:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 synthesizer.v(229) " "Verilog HDL assignment warning at synthesizer.v(229): truncated value with size 32 to match size of target (10)" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647381 "|MTDB_Synthesizer|synthesizer:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 synthesizer.v(231) " "Verilog HDL assignment warning at synthesizer.v(231): truncated value with size 32 to match size of target (10)" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647381 "|MTDB_Synthesizer|synthesizer:u1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK synthesizer.v(76) " "Bidirectional port \"AUD_DACLRCK\" at synthesizer.v(76) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 76 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647381 "|MTDB_Synthesizer|synthesizer:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL synthesizer:u1\|VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"synthesizer:u1\|VGA_Audio_PLL:u1\"" {  } { { "v/synthesizer.v" "u1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll synthesizer:u1\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"synthesizer:u1\|VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "altpll_component" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647581 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "configupdate " "Variable or input pin \"configupdate\" is defined but never used." {  } { { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 514 2 0 } } { "v/VGA_Audio_PLL.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Audio_PLL.v" 98 0 0 } } { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 110 0 0 } } { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 328 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1525685647597 "|MTDB_Synthesizer|synthesizer:u1|VGA_Audio_PLL:u1|altpll:altpll_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:u1\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"synthesizer:u1\|VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:u1\|VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"synthesizer:u1\|VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647644 ""}  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Audio_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525685647644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 synthesizer:u1\|demo_sound1:dd1 " "Elaborating entity \"demo_sound1\" for hierarchy \"synthesizer:u1\|demo_sound1:dd1\"" {  } { { "v/synthesizer.v" "dd1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_r demo_sound1.v(11) " "Verilog HDL or VHDL warning at demo_sound1.v(11): object \"step_r\" assigned a value but never read" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525685647663 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 demo_sound1.v(26) " "Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (1)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647664 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(39) " "Verilog HDL assignment warning at demo_sound1.v(39): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647664 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(43) " "Verilog HDL assignment warning at demo_sound1.v(43): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647664 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(48) " "Verilog HDL assignment warning at demo_sound1.v(48): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647664 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(50) " "Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647664 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(57) " "Verilog HDL assignment warning at demo_sound1.v(57): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647665 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(78) " "Verilog HDL assignment warning at demo_sound1.v(78): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647665 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(159) " "Verilog HDL assignment warning at demo_sound1.v(159): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound1.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647665 "|MTDB_Synthesizer|synthesizer:u1|demo_sound1:dd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 synthesizer:u1\|demo_sound2:dd2 " "Elaborating entity \"demo_sound2\" for hierarchy \"synthesizer:u1\|demo_sound2:dd2\"" {  } { { "v/synthesizer.v" "dd2" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_r demo_sound2.v(11) " "Verilog HDL or VHDL warning at demo_sound2.v(11): object \"step_r\" assigned a value but never read" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 demo_sound2.v(26) " "Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (1)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(39) " "Verilog HDL assignment warning at demo_sound2.v(39): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(43) " "Verilog HDL assignment warning at demo_sound2.v(43): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(48) " "Verilog HDL assignment warning at demo_sound2.v(48): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(50) " "Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (6)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(57) " "Verilog HDL assignment warning at demo_sound2.v(57): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(79) " "Verilog HDL assignment warning at demo_sound2.v(79): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(166) " "Verilog HDL assignment warning at demo_sound2.v(166): truncated value with size 32 to match size of target (16)" {  } { { "v/demo_sound2.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/demo_sound2.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647697 "|MTDB_Synthesizer|synthesizer:u1|demo_sound2:dd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_KEYBOARD synthesizer:u1\|PS2_KEYBOARD:keyboard " "Elaborating entity \"PS2_KEYBOARD\" for hierarchy \"synthesizer:u1\|PS2_KEYBOARD:keyboard\"" {  } { { "v/synthesizer.v" "keyboard" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PS2_KEYBOARD.v(19) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(19): truncated value with size 32 to match size of target (11)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(24) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(24): truncated value with size 32 to match size of target (1)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PS2_KEYBOARD.v(31) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(31): truncated value with size 32 to match size of target (8)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(53) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(53): truncated value with size 32 to match size of target (1)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(59) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(59): truncated value with size 32 to match size of target (1)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(72) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(72): truncated value with size 32 to match size of target (1)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(96) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(96): truncated value with size 32 to match size of target (1)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PS2_KEYBOARD.v(98) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(98): truncated value with size 10 to match size of target (8)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PS2_KEYBOARD.v(118) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(118): truncated value with size 10 to match size of target (8)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PS2_KEYBOARD.v(121) " "Verilog HDL assignment warning at PS2_KEYBOARD.v(121): truncated value with size 10 to match size of target (8)" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647728 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_oo\[9..8\] 0 PS2_KEYBOARD.v(35) " "Net \"keycode_oo\[9..8\]\" at PS2_KEYBOARD.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1525685647743 "|MTDB_Synthesizer|synthesizer:u1|PS2_KEYBOARD:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff synthesizer:u1\|staff:st1 " "Elaborating entity \"staff\" for hierarchy \"synthesizer:u1\|staff:st1\"" {  } { { "v/synthesizer.v" "st1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(27) " "Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(28) " "Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(29) " "Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(30) " "Verilog HDL assignment warning at staff.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(47) " "Verilog HDL assignment warning at staff.v(47): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(48) " "Verilog HDL assignment warning at staff.v(48): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(49) " "Verilog HDL assignment warning at staff.v(49): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(50) " "Verilog HDL assignment warning at staff.v(50): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(51) " "Verilog HDL assignment warning at staff.v(51): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(52) " "Verilog HDL assignment warning at staff.v(52): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(53) " "Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(54) " "Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(55) " "Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(56) " "Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(57) " "Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(64) " "Verilog HDL assignment warning at staff.v(64): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(65) " "Verilog HDL assignment warning at staff.v(65): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(66) " "Verilog HDL assignment warning at staff.v(66): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(67) " "Verilog HDL assignment warning at staff.v(67): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(68) " "Verilog HDL assignment warning at staff.v(68): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(69) " "Verilog HDL assignment warning at staff.v(69): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(70) " "Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(71) " "Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(72) " "Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(74) " "Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(99) " "Verilog HDL assignment warning at staff.v(99): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(100) " "Verilog HDL assignment warning at staff.v(100): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(101) " "Verilog HDL assignment warning at staff.v(101): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(102) " "Verilog HDL assignment warning at staff.v(102): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(103) " "Verilog HDL assignment warning at staff.v(103): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(104) " "Verilog HDL assignment warning at staff.v(104): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(105) " "Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(106) " "Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(107) " "Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(108) " "Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(109) " "Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(116) " "Verilog HDL assignment warning at staff.v(116): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(117) " "Verilog HDL assignment warning at staff.v(117): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(118) " "Verilog HDL assignment warning at staff.v(118): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(119) " "Verilog HDL assignment warning at staff.v(119): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(120) " "Verilog HDL assignment warning at staff.v(120): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(121) " "Verilog HDL assignment warning at staff.v(121): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(122) " "Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(123) " "Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(124) " "Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(126) " "Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(151) " "Verilog HDL assignment warning at staff.v(151): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(152) " "Verilog HDL assignment warning at staff.v(152): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(153) " "Verilog HDL assignment warning at staff.v(153): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(154) " "Verilog HDL assignment warning at staff.v(154): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(155) " "Verilog HDL assignment warning at staff.v(155): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(156) " "Verilog HDL assignment warning at staff.v(156): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(157) " "Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(158) " "Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(159) " "Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(160) " "Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(161) " "Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(168) " "Verilog HDL assignment warning at staff.v(168): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(169) " "Verilog HDL assignment warning at staff.v(169): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(170) " "Verilog HDL assignment warning at staff.v(170): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(171) " "Verilog HDL assignment warning at staff.v(171): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(172) " "Verilog HDL assignment warning at staff.v(172): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(173) " "Verilog HDL assignment warning at staff.v(173): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(174) " "Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(175) " "Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(176) " "Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(178) " "Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(203) " "Verilog HDL assignment warning at staff.v(203): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(204) " "Verilog HDL assignment warning at staff.v(204): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(205) " "Verilog HDL assignment warning at staff.v(205): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(206) " "Verilog HDL assignment warning at staff.v(206): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(207) " "Verilog HDL assignment warning at staff.v(207): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(208) " "Verilog HDL assignment warning at staff.v(208): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(209) " "Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(210) " "Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(211) " "Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(212) " "Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(213) " "Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(220) " "Verilog HDL assignment warning at staff.v(220): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647766 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(221) " "Verilog HDL assignment warning at staff.v(221): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(222) " "Verilog HDL assignment warning at staff.v(222): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(223) " "Verilog HDL assignment warning at staff.v(223): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(224) " "Verilog HDL assignment warning at staff.v(224): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(225) " "Verilog HDL assignment warning at staff.v(225): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(226) " "Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(227) " "Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(228) " "Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(230) " "Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (16)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(290) " "Verilog HDL assignment warning at staff.v(290): truncated value with size 32 to match size of target (12)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(292) " "Verilog HDL assignment warning at staff.v(292): truncated value with size 32 to match size of target (12)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(312) " "Verilog HDL assignment warning at staff.v(312): truncated value with size 32 to match size of target (12)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(371) " "Verilog HDL assignment warning at staff.v(371): truncated value with size 32 to match size of target (12)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(373) " "Verilog HDL assignment warning at staff.v(373): truncated value with size 32 to match size of target (12)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(389) " "Verilog HDL assignment warning at staff.v(389): truncated value with size 32 to match size of target (12)" {  } { { "v/staff.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647781 "|MTDB_Synthesizer|synthesizer:u1|staff:st1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller synthesizer:u1\|staff:st1\|VGA_Controller:u11 " "Elaborating entity \"VGA_Controller\" for hierarchy \"synthesizer:u1\|staff:st1\|VGA_Controller:u11\"" {  } { { "v/staff.v" "u11" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(64) " "Verilog HDL assignment warning at VGA_Controller.v(64): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(83) " "Verilog HDL assignment warning at VGA_Controller.v(83): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(103) " "Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(129) " "Verilog HDL assignment warning at VGA_Controller.v(129): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_Controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647828 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|VGA_Controller:u11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_white synthesizer:u1\|staff:st1\|bar_white:bar1 " "Elaborating entity \"bar_white\" for hierarchy \"synthesizer:u1\|staff:st1\|bar_white:bar1\"" {  } { { "v/staff.v" "bar1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_white.v(23) " "Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (12)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(24) " "Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(25) " "Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(26) " "Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(27) " "Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(28) " "Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(29) " "Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(30) " "Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(31) " "Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(32) " "Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(33) " "Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(34) " "Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(35) " "Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(36) " "Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(37) " "Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(38) " "Verilog HDL assignment warning at bar_white.v(38): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_white.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_white.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647844 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_white:bar1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_big synthesizer:u1\|staff:st1\|bar_big:b0 " "Elaborating entity \"bar_big\" for hierarchy \"synthesizer:u1\|staff:st1\|bar_big:b0\"" {  } { { "v/staff.v" "b0" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_big.v(12) " "Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_big.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_big.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647866 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_big:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_blank synthesizer:u1\|staff:st1\|bar_blank:bar_blank1 " "Elaborating entity \"bar_blank\" for hierarchy \"synthesizer:u1\|staff:st1\|bar_blank:bar_blank1\"" {  } { { "v/staff.v" "bar_blank1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_blank.v(18) " "Verilog HDL assignment warning at bar_blank.v(18): truncated value with size 32 to match size of target (12)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(20) " "Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(21) " "Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(22) " "Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(23) " "Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(24) " "Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(25) " "Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(26) " "Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(27) " "Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(28) " "Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(29) " "Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(30) " "Verilog HDL assignment warning at bar_blank.v(30): truncated value with size 32 to match size of target (1)" {  } { { "v/bar_blank.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/bar_blank.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647882 "|MTDB_Synthesizer|synthesizer:u1|staff:st1|bar_blank:bar_blank1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec synthesizer:u1\|adio_codec:ad1 " "Elaborating entity \"adio_codec\" for hierarchy \"synthesizer:u1\|adio_codec:ad1\"" {  } { { "v/synthesizer.v" "ad1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647897 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647897 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647897 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647897 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "v/adio_codec.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647913 "|MTDB_Synthesizer|synthesizer:u1|adio_codec:ad1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string synthesizer:u1\|adio_codec:ad1\|wave_gen_string:r1 " "Elaborating entity \"wave_gen_string\" for hierarchy \"synthesizer:u1\|adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "v/adio_codec.v" "r1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass synthesizer:u1\|adio_codec:ad1\|wave_gen_brass:s1 " "Elaborating entity \"wave_gen_brass\" for hierarchy \"synthesizer:u1\|adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "v/adio_codec.v" "s1" { Text "C:/altera/13.1/MTDB_Systhesizer/v/adio_codec.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DATA_ENCODE VGA_DATA_ENCODE:u2 " "Elaborating entity \"VGA_DATA_ENCODE\" for hierarchy \"VGA_DATA_ENCODE:u2\"" {  } { { "mtdb_synthesizer.v" "u2" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA_DATA_ENCODE.v(110) " "Verilog HDL assignment warning at VGA_DATA_ENCODE.v(110): truncated value with size 32 to match size of target (2)" {  } { { "v/VGA_DATA_ENCODE.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/VGA_DATA_ENCODE.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647982 "|MTDB_Synthesizer|VGA_DATA_ENCODE:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "mtdb_synthesizer.v" "u3" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685647997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(54) " "Verilog HDL assignment warning at I2C_AV_Config.v(54): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(105) " "Verilog HDL assignment warning at I2C_AV_Config.v(105): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C_AV_Config.v(116) " "Verilog HDL Case Statement warning at I2C_AV_Config.v(116): incomplete case statement has no default case item" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA I2C_AV_Config.v(116) " "Verilog HDL Always Construct warning at I2C_AV_Config.v(116): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[0\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[1\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[2\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[3\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[4\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[5\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[6\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[7\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[8\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[9\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[10\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[11\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[12\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[13\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[14\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] I2C_AV_Config.v(116) " "Inferred latch for \"LUT_DATA\[15\]\" at I2C_AV_Config.v(116)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525685647997 "|MTDB_Synthesizer|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685648029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685648029 "|MTDB_Synthesizer|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525685648029 "|MTDB_Synthesizer|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "synthesizer:u1\|staff:st1\|CounterX\[11\] " "Net \"synthesizer:u1\|staff:st1\|CounterX\[11\]\" is missing source, defaulting to GND" {  } { { "v/staff.v" "CounterX\[11\]" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1525685648166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "synthesizer:u1\|staff:st1\|CounterX\[10\] " "Net \"synthesizer:u1\|staff:st1\|CounterX\[10\]\" is missing source, defaulting to GND" {  } { { "v/staff.v" "CounterX\[10\]" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1525685648166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "synthesizer:u1\|staff:st1\|CounterY\[11\] " "Net \"synthesizer:u1\|staff:st1\|CounterY\[11\]\" is missing source, defaulting to GND" {  } { { "v/staff.v" "CounterY\[11\]" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1525685648166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "synthesizer:u1\|staff:st1\|CounterY\[10\] " "Net \"synthesizer:u1\|staff:st1\|CounterY\[10\]\" is missing source, defaulting to GND" {  } { { "v/staff.v" "CounterY\[10\]" { Text "C:/altera/13.1/MTDB_Systhesizer/v/staff.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1525685648166 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1525685648166 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "synthesizer:u1\|adio_codec:ad1\|wave_gen_brass:s4\|Ram0 " "RAM logic \"synthesizer:u1\|adio_codec:ad1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1525685649322 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "synthesizer:u1\|adio_codec:ad1\|wave_gen_brass:s3\|Ram0 " "RAM logic \"synthesizer:u1\|adio_codec:ad1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "v/wave_gen_brass.v" "Ram0" { Text "C:/altera/13.1/MTDB_Systhesizer/v/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1525685649322 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1525685649322 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SRAM_BE_N 0 " "Ignored assignment(s) for \"SRAM_BE_N\[0\]\" because \"SRAM_BE_N\" is not a bus or array" {  } { { "mtdb_synthesizer.v" "SRAM_BE_N" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 202 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1525685651217 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SRAM_BE_N 1 " "Ignored assignment(s) for \"SRAM_BE_N\[1\]\" because \"SRAM_BE_N\" is not a bus or array" {  } { { "mtdb_synthesizer.v" "SRAM_BE_N" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 202 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1525685651217 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SRAM_BE_N 2 " "Ignored assignment(s) for \"SRAM_BE_N\[2\]\" because \"SRAM_BE_N\" is not a bus or array" {  } { { "mtdb_synthesizer.v" "SRAM_BE_N" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 202 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1525685651217 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SRAM_BE_N 3 " "Ignored assignment(s) for \"SRAM_BE_N\[3\]\" because \"SRAM_BE_N\" is not a bus or array" {  } { { "mtdb_synthesizer.v" "SRAM_BE_N" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 202 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1525685651218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1525685651264 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_PS2_CLK " "Bidir \"HC_PS2_CLK\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR_DQS0 " "Bidir \"DDR_DQS0\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR_DQS1 " "Bidir \"DDR_DQS1\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 182 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_SD_DAT " "Bidir \"HC_SD_DAT\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_SD_DAT3 " "Bidir \"HC_SD_DAT3\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_SD_CMD " "Bidir \"HC_SD_CMD\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 238 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_ID_I2CDAT " "Bidir \"HC_ID_I2CDAT\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 245 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_MDIO " "Bidir \"HC_MDIO\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 259 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HC_SDA " "Bidir \"HC_SDA\" has no driver" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525685651295 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1525685651295 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_AV_Config:u3\|LUT_DATA\[4\] I2C_AV_Config:u3\|LUT_DATA\[3\] " "Duplicate LATCH primitive \"I2C_AV_Config:u3\|LUT_DATA\[4\]\" merged with LATCH primitive \"I2C_AV_Config:u3\|LUT_DATA\[3\]\"" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685651295 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_AV_Config:u3\|LUT_DATA\[5\] I2C_AV_Config:u3\|LUT_DATA\[6\] " "Duplicate LATCH primitive \"I2C_AV_Config:u3\|LUT_DATA\[5\]\" merged with LATCH primitive \"I2C_AV_Config:u3\|LUT_DATA\[6\]\"" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525685651295 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1525685651295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[12\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[2\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[1\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[3\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[1\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[6\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[7\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[1\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[11\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[2\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[9\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[10\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[1\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:u3\|LUT_DATA\[0\] " "Latch I2C_AV_Config:u3\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:u3\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525685651311 ""}  } { { "v/I2C_AV_Config.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_AV_Config.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/PS2_KEYBOARD.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/PS2_KEYBOARD.v" 107 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 72 -1 0 } } { "v/synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/synthesizer.v" 152 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 63 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1525685651311 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[0\] GND " "Pin \"DDR_A\[0\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[1\] GND " "Pin \"DDR_A\[1\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[2\] GND " "Pin \"DDR_A\[2\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[3\] GND " "Pin \"DDR_A\[3\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[4\] GND " "Pin \"DDR_A\[4\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[5\] GND " "Pin \"DDR_A\[5\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[6\] GND " "Pin \"DDR_A\[6\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[7\] GND " "Pin \"DDR_A\[7\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[8\] GND " "Pin \"DDR_A\[8\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[9\] GND " "Pin \"DDR_A\[9\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[10\] GND " "Pin \"DDR_A\[10\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[11\] GND " "Pin \"DDR_A\[11\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_A\[12\] GND " "Pin \"DDR_A\[12\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_BA0 GND " "Pin \"DDR_BA0\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_BA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_BA1 GND " "Pin \"DDR_BA1\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_BA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_CKE GND " "Pin \"DDR_CKE\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_RAS_N GND " "Pin \"DDR_RAS_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_WE_N GND " "Pin \"DDR_WE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_CAS_N GND " "Pin \"DDR_CAS_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_CLK_N GND " "Pin \"DDR_CLK_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_CLK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_CLK_P GND " "Pin \"DDR_CLK_P\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_CLK_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_CS_N GND " "Pin \"DDR_CS_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_DM0 GND " "Pin \"DDR_DM0\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_DM0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR_DM1 GND " "Pin \"DDR_DM1\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|DDR_DM1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_CLK GND " "Pin \"FLASH_CLK\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|FLASH_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADV_N GND " "Pin \"FLASH_ADV_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|FLASH_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_CE_N GND " "Pin \"FLASH_CE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|FLASH_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_OE_N GND " "Pin \"FLASH_OE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|FLASH_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_N GND " "Pin \"FLASH_RESET_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|FLASH_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WE_N GND " "Pin \"FLASH_WE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|FLASH_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADSC_N GND " "Pin \"SRAM_ADSC_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|SRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE1_N GND " "Pin \"SRAM_CE1_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|SRAM_CE1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CLK GND " "Pin \"SRAM_CLK\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|SRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BE_N GND " "Pin \"SRAM_BE_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|SRAM_BE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_VGA_DATA\[0\] GND " "Pin \"HC_VGA_DATA\[0\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_VGA_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_VGA_DATA\[1\] GND " "Pin \"HC_VGA_DATA\[1\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_VGA_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_VGA_DATA\[2\] GND " "Pin \"HC_VGA_DATA\[2\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_VGA_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_VGA_DATA\[3\] GND " "Pin \"HC_VGA_DATA\[3\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_VGA_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_VGA_SYNC VCC " "Pin \"HC_VGA_SYNC\" is stuck at VCC" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_TD_RESET GND " "Pin \"HC_TD_RESET\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_UART_TXD GND " "Pin \"HC_UART_TXD\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_SD_CLK GND " "Pin \"HC_SD_CLK\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_ID_I2CSCL GND " "Pin \"HC_ID_I2CSCL\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_ID_I2CSCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_TXD\[0\] GND " "Pin \"HC_TXD\[0\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_TXD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_TXD\[1\] GND " "Pin \"HC_TXD\[1\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_TXD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_TXD\[2\] GND " "Pin \"HC_TXD\[2\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_TXD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_TXD\[3\] GND " "Pin \"HC_TXD\[3\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_TXD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_MDC GND " "Pin \"HC_MDC\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_ETH_RESET_N GND " "Pin \"HC_ETH_RESET_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_ETH_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[0\] GND " "Pin \"HC_LCD_DATA\[0\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[1\] GND " "Pin \"HC_LCD_DATA\[1\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[2\] GND " "Pin \"HC_LCD_DATA\[2\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[3\] GND " "Pin \"HC_LCD_DATA\[3\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[4\] GND " "Pin \"HC_LCD_DATA\[4\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[5\] GND " "Pin \"HC_LCD_DATA\[5\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[6\] GND " "Pin \"HC_LCD_DATA\[6\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_LCD_DATA\[7\] GND " "Pin \"HC_LCD_DATA\[7\]\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_LCD_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_NCLK GND " "Pin \"HC_NCLK\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_NCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_DEN GND " "Pin \"HC_DEN\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_DEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_HD GND " "Pin \"HC_HD\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_HD"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_VD GND " "Pin \"HC_VD\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_VD"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_GREST VCC " "Pin \"HC_GREST\" is stuck at VCC" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_GREST"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_SCEN GND " "Pin \"HC_SCEN\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_SCEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_ADC_DIN GND " "Pin \"HC_ADC_DIN\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_ADC_DCLK GND " "Pin \"HC_ADC_DCLK\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_ADC_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_ADC_CS_N GND " "Pin \"HC_ADC_CS_N\" is stuck at GND" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525685652344 "|MTDB_Synthesizer|HC_ADC_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525685652344 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C_AV_Config:u3\|I2C_Controller:u0\|SDO~en High " "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SDO~en will power up to High" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/v/I2C_Controller.v" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1525685652391 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1525685652391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525685655932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525685656464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK50_2 " "No output dependent on input pin \"CLK50_2\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|CLK50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_WAIT " "No output dependent on input pin \"FLASH_WAIT\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|FLASH_WAIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LINK_D0 " "No output dependent on input pin \"LINK_D0\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 208 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|LINK_D0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LINK_D1 " "No output dependent on input pin \"LINK_D1\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|LINK_D1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LINK_D2 " "No output dependent on input pin \"LINK_D2\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|LINK_D2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[0\] " "No output dependent on input pin \"HC_TD_D\[0\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[1\] " "No output dependent on input pin \"HC_TD_D\[1\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[2\] " "No output dependent on input pin \"HC_TD_D\[2\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[3\] " "No output dependent on input pin \"HC_TD_D\[3\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[4\] " "No output dependent on input pin \"HC_TD_D\[4\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[5\] " "No output dependent on input pin \"HC_TD_D\[5\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[6\] " "No output dependent on input pin \"HC_TD_D\[6\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_D\[7\] " "No output dependent on input pin \"HC_TD_D\[7\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_HS " "No output dependent on input pin \"HC_TD_HS\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_VS " "No output dependent on input pin \"HC_TD_VS\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TD_27MHZ " "No output dependent on input pin \"HC_TD_27MHZ\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TD_27MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_AUD_ADCDAT " "No output dependent on input pin \"HC_AUD_ADCDAT\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 227 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_UART_RXD " "No output dependent on input pin \"HC_UART_RXD\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RXD\[0\] " "No output dependent on input pin \"HC_RXD\[0\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RXD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RXD\[1\] " "No output dependent on input pin \"HC_RXD\[1\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RXD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RXD\[2\] " "No output dependent on input pin \"HC_RXD\[2\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RXD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RXD\[3\] " "No output dependent on input pin \"HC_RXD\[3\]\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RXD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TX_CLK " "No output dependent on input pin \"HC_TX_CLK\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RX_CLK " "No output dependent on input pin \"HC_RX_CLK\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_TX_EN " "No output dependent on input pin \"HC_TX_EN\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_TX_EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RX_DV " "No output dependent on input pin \"HC_RX_DV\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RX_CRS " "No output dependent on input pin \"HC_RX_CRS\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RX_ERR " "No output dependent on input pin \"HC_RX_ERR\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 257 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RX_ERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_RX_COL " "No output dependent on input pin \"HC_RX_COL\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_ADC_PENIRQ_N " "No output dependent on input pin \"HC_ADC_PENIRQ_N\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_ADC_PENIRQ_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_ADC_DOUT " "No output dependent on input pin \"HC_ADC_DOUT\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 272 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_ADC_BUSY " "No output dependent on input pin \"HC_ADC_BUSY\"" {  } { { "mtdb_synthesizer.v" "" { Text "C:/altera/13.1/MTDB_Systhesizer/mtdb_synthesizer.v" 273 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525685656902 "|MTDB_Synthesizer|HC_ADC_BUSY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1525685656902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1424 " "Implemented 1424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525685656902 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525685656902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1525685656902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1287 " "Implemented 1287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525685656902 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1525685656902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525685656902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 533 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525685656964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 11:34:16 2018 " "Processing ended: Mon May 07 11:34:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525685656964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525685656964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525685656964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525685656964 ""}
