# UART-Receiver-in-VHDL

On this project, the UART(Serial Communication) protocol is designed from scratch using VHDL code to receive data from  PC and store it in an FPGA device.
