[{"DBLP title": "WiDGET: Wisconsin decoupled grid execution tiles.", "DBLP authors": ["Yasuko Watanabe", "John D. Davis", "David A. Wood"], "year": 2010, "MAG papers": [{"PaperId": 2037975285, "PaperTitle": "widget wisconsin decoupled grid execution tiles", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": ["microsoft", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Forwardflow: a scalable core for power-constrained CMPs.", "DBLP authors": ["Dan Gibson", "David A. Wood"], "year": 2010, "MAG papers": [{"PaperId": 2171550134, "PaperTitle": "forwardflow a scalable core for power constrained cmps", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.", "DBLP authors": ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "year": 2010, "MAG papers": [{"PaperId": 2131081741, "PaperTitle": "energy performance tradeoffs in processor architecture and circuit design a marginal cost analysis", "Year": 2010, "CitationCount": 101, "EstimatedCitation": 144, "Affiliations": ["stanford university", "nvidia", "university of illinois at urbana champaign", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Understanding sources of inefficiency in general-purpose chips.", "DBLP authors": ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "year": 2010, "MAG papers": [{"PaperId": 1964471912, "PaperTitle": "understanding sources of inefficiency in general purpose chips", "Year": 2010, "CitationCount": 224, "EstimatedCitation": 429, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", null, "stanford university"]}], "source": "ES"}, {"DBLP title": "Translation caching: skip, don't walk (the page table).", "DBLP authors": ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "year": 2010, "MAG papers": [{"PaperId": 2049403384, "PaperTitle": "translation caching skip don t walk the page table", "Year": 2010, "CitationCount": 102, "EstimatedCitation": 164, "Affiliations": ["rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "High performance cache replacement using re-reference interval prediction (RRIP).", "DBLP authors": ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2010, "MAG papers": [{"PaperId": 2029577083, "PaperTitle": "high performance cache replacement using re reference interval prediction rrip", "Year": 2010, "CitationCount": 369, "EstimatedCitation": 537, "Affiliations": ["intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "The virtual write queue: coordinating DRAM and last-level cache policies.", "DBLP authors": ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "year": 2010, "MAG papers": [{"PaperId": 2007929622, "PaperTitle": "the virtual write queue coordinating dram and last level cache policies", "Year": 2010, "CitationCount": 82, "EstimatedCitation": 114, "Affiliations": ["university of texas at austin", "university of texas at austin", "ibm", "university of texas at austin", "ibm"]}], "source": "ES"}, {"DBLP title": "Reducing cache power with low-cost, multi-bit error-correcting codes.", "DBLP authors": ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "year": 2010, "MAG papers": [{"PaperId": 2103498248, "PaperTitle": "reducing cache power with low cost multi bit error correcting codes", "Year": 2010, "CitationCount": 151, "EstimatedCitation": 215, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "An intra-chip free-space optical interconnect.", "DBLP authors": ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "year": 2010, "MAG papers": [{"PaperId": 2088702391, "PaperTitle": "an intra chip free space optical interconnect", "Year": 2010, "CitationCount": 58, "EstimatedCitation": 87, "Affiliations": ["university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "A\u00e9rgia: exploiting packet latency slack in on-chip networks.", "DBLP authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "year": 2010, "MAG papers": [{"PaperTitle": "aergia exploiting packet latency slack in on chip networks", "PaperId": 2162293132, "Year": 2010, "CitationCount": 113, "EstimatedCitation": 210, "Affiliations": [null, "carnegie mellon university", "microsoft", null], "Authors": [2124481029, 2160510735, 139673579, 2153510845]}, {"PaperTitle": "aergia exploiting packet latency slack in on chip networks", "PaperId": 2471181386, "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2124481029, 2160510735, 139673579, 2153510845]}], "source": "MAG"}, {"DBLP title": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "DBLP authors": ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "year": 2010, "MAG papers": [{"PaperId": 2104741809, "PaperTitle": "silicon photonic network architectures for scalable power efficient multi chip systems", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 104, "Affiliations": ["oracle corporation", "oracle corporation", "oracle corporation", "oracle corporation", "oracle corporation", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Re-architecting DRAM memory systems with monolithically integrated silicon photonics.", "DBLP authors": ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "year": 2010, "MAG papers": [{"PaperId": 2101193087, "PaperTitle": "re architecting dram memory systems with monolithically integrated silicon photonics", "Year": 2010, "CitationCount": 80, "EstimatedCitation": 122, "Affiliations": ["cornell university", "boston university", "massachusetts institute of technology", "university of california berkeley", "university of california berkeley", "massachusetts institute of technology", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Use ECP, not ECC, for hard failures in resistive memories.", "DBLP authors": ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "year": 2010, "MAG papers": [{"PaperId": 2112768159, "PaperTitle": "use ecp not ecc for hard failures in resistive memories", "Year": 2010, "CitationCount": 231, "EstimatedCitation": 311, "Affiliations": ["microsoft", "georgia institute of technology", "microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "Morphable memory system: a robust architecture for exploiting multi-level phase change memories.", "DBLP authors": ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Monta\u00f1o", "John P. Karidis"], "year": 2010, "MAG papers": [{"PaperId": 2123728009, "PaperTitle": "morphable memory system a robust architecture for exploiting multi level phase change memories", "Year": 2010, "CitationCount": 130, "EstimatedCitation": 182, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "SieveStore: a highly-selective, ensemble-level disk cache for cost-performance.", "DBLP authors": ["Timothy Pritchett", "Mithuna Thottethodi"], "year": 2010, "MAG papers": [{"PaperId": 2065685496, "PaperTitle": "sievestore a highly selective ensemble level disk cache for cost performance", "Year": 2010, "CitationCount": 101, "EstimatedCitation": 125, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Rethinking DRAM design and organization for energy-constrained multi-cores.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "year": 2010, "MAG papers": [{"PaperId": 2138661001, "PaperTitle": "rethinking dram design and organization for energy constrained multi cores", "Year": 2010, "CitationCount": 172, "EstimatedCitation": 272, "Affiliations": ["university of utah", "hewlett packard", "university of utah", "university of utah", "university of utah", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "LReplay: a pending period based deterministic replay scheme.", "DBLP authors": ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "year": 2010, "MAG papers": [{"PaperId": 2092393083, "PaperTitle": "lreplay a pending period based deterministic replay scheme", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["chinese academy of sciences", "university of science and technology of china", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Timetraveler: exploiting acyclic races for optimizing memory race recording.", "DBLP authors": ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"], "year": 2010, "MAG papers": [{"PaperId": 2127889693, "PaperTitle": "timetraveler exploiting acyclic races for optimizing memory race recording", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races.", "DBLP authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "year": 2010, "MAG papers": [{"PaperId": 2107529624, "PaperTitle": "conflict exceptions simplifying concurrent language semantics with precise hardware exceptions for data races", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 110, "Affiliations": ["university of washington", "hewlett packard", "university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations.", "DBLP authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss"], "year": 2010, "MAG papers": [{"PaperId": 2171008784, "PaperTitle": "colorsafe architectural support for debugging and dynamically avoiding multi variable atomicity violations", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 74, "Affiliations": ["university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Dynamic warp subdivision for integrated branch and memory divergence tolerance.", "DBLP authors": ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"], "year": 2010, "MAG papers": [{"PaperId": 2156831150, "PaperTitle": "dynamic warp subdivision for integrated branch and memory divergence tolerance", "Year": 2010, "CitationCount": 201, "EstimatedCitation": 233, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "A dynamically configurable coprocessor for convolutional neural networks.", "DBLP authors": ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "year": 2010, "MAG papers": [{"PaperId": 2009832130, "PaperTitle": "a dynamically configurable coprocessor for convolutional neural networks", "Year": 2010, "CitationCount": 128, "EstimatedCitation": 223, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "RETCON: transactional repair without replay.", "DBLP authors": ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"], "year": 2010, "MAG papers": [{"PaperId": 2098359329, "PaperTitle": "retcon transactional repair without replay", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of pennsylvania", "university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications.", "DBLP authors": ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "year": 2010, "MAG papers": [{"PaperId": 2109515201, "PaperTitle": "thread tailor dynamically weaving threads together for efficient adaptive parallel applications", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 87, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "An integrated GPU power and performance model.", "DBLP authors": ["Sunpyo Hong", "Hyesoon Kim"], "year": 2010, "MAG papers": [{"PaperId": 2033597569, "PaperTitle": "an integrated gpu power and performance model", "Year": 2010, "CitationCount": 306, "EstimatedCitation": 485, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A case for FAME: FPGA architecture model execution.", "DBLP authors": ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "year": 2010, "MAG papers": [{"PaperId": 2026320578, "PaperTitle": "a case for fame fpga architecture model execution", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 78, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Evolution of thread-level parallelism in desktop applications.", "DBLP authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Kriszti\u00e1n Flautner"], "year": 2010, "MAG papers": [{"PaperId": 2002044167, "PaperTitle": "evolution of thread level parallelism in desktop applications", "Year": 2010, "CitationCount": 63, "EstimatedCitation": 103, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Web search using mobile cores: quantifying and mitigating the price of efficiency.", "DBLP authors": ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "year": 2010, "MAG papers": [{"PaperId": 2144857621, "PaperTitle": "web search using mobile cores quantifying and mitigating the price of efficiency", "Year": 2010, "CitationCount": 145, "EstimatedCitation": 209, "Affiliations": ["stanford university", "microsoft", "harvard university", "microsoft"]}], "source": "ES"}, {"DBLP title": "The impact of management operations on the virtualized datacenter.", "DBLP authors": ["Vijayaraghavan Soundararajan", "Jennifer M. Anderson"], "year": 2010, "MAG papers": [{"PaperId": 2037021208, "PaperTitle": "the impact of management operations on the virtualized datacenter", "Year": 2010, "CitationCount": 77, "EstimatedCitation": 115, "Affiliations": ["vmware", "vmware"]}], "source": "ES"}, {"DBLP title": "Energy proportional datacenter networks.", "DBLP authors": ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "year": 2010, "MAG papers": [{"PaperId": 2058135584, "PaperTitle": "energy proportional datacenter networks", "Year": 2010, "CitationCount": 287, "EstimatedCitation": 453, "Affiliations": ["google", "google", "google", "google", "google"]}], "source": "ES"}, {"DBLP title": "NoHype: virtualized cloud infrastructure without the virtualization.", "DBLP authors": ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2107776555, "PaperTitle": "nohype virtualized cloud infrastructure without the virtualization", "Year": 2010, "CitationCount": 190, "EstimatedCitation": 294, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Modeling critical sections in Amdahl's law and its implications for multicore design.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2010, "MAG papers": [{"PaperId": 2146921303, "PaperTitle": "modeling critical sections in amdahl s law and its implications for multicore design", "Year": 2010, "CitationCount": 73, "EstimatedCitation": 115, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing.", "DBLP authors": ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"], "year": 2010, "MAG papers": [{"PaperId": 2005522813, "PaperTitle": "resistive computation avoiding the power wall with low leakage stt mram based computing", "Year": 2010, "CitationCount": 115, "EstimatedCitation": 183, "Affiliations": ["university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping.", "DBLP authors": ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2130657217, "PaperTitle": "security refresh prevent malicious wear out and increase durability for phase change memory with dynamically randomized address mapping", "Year": 2010, "CitationCount": 178, "EstimatedCitation": 231, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "IVEC: off-chip memory integrity protection for both security and reliability.", "DBLP authors": ["Ruirui C. Huang", "G. Edward Suh"], "year": 2010, "MAG papers": [{"PaperId": 2031409354, "PaperTitle": "ivec off chip memory integrity protection for both security and reliability", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Sentry: light-weight auxiliary memory access control.", "DBLP authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "year": 2010, "MAG papers": [{"PaperId": 2111506684, "PaperTitle": "sentry light weight auxiliary memory access control", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors.", "DBLP authors": ["Enric Herrero", "Jos\u00e9 Gonz\u00e1lez", "Ramon Canal"], "year": 2010, "MAG papers": [{"PaperId": 2121270271, "PaperTitle": "elastic cooperative caching an autonomous dynamically adaptive memory hierarchy for chip multiprocessors", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 73, "Affiliations": ["intel", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Cohesion: a hybrid memory model for accelerators.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "year": 2010, "MAG papers": [{"PaperId": 2088032806, "PaperTitle": "cohesion a hybrid memory model for accelerators", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Data marshaling for multi-core architectures.", "DBLP authors": ["M. Aater Suleman", "Onur Mutlu", "Jos\u00e9 A. Joao", "Khubaib", "Yale N. Patt"], "year": 2010, "MAG papers": [{"PaperId": 1979450609, "PaperTitle": "data marshaling for multi core architectures", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU.", "DBLP authors": ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "year": 2010, "MAG papers": [{"PaperId": 2159481344, "PaperTitle": "debunking the 100x gpu vs cpu myth an evaluation of throughput computing on cpu and gpu", "Year": 2010, "CitationCount": 486, "EstimatedCitation": 901, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Using hardware vulnerability factors to enhance AVF analysis.", "DBLP authors": ["Vilas Sridharan", "David R. Kaeli"], "year": 2010, "MAG papers": [{"PaperId": 2100597484, "PaperTitle": "using hardware vulnerability factors to enhance avf analysis", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 57, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Necromancer: enhancing system throughput by animating dead cores.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2010, "MAG papers": [{"PaperId": 1990575577, "PaperTitle": "necromancer enhancing system throughput by animating dead cores", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors.", "DBLP authors": ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2060231070, "PaperTitle": "leveraging the core level complementary effects of pvt variations to reduce timing emergencies in multi core processors", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "nvidia"]}], "source": "ES"}, {"DBLP title": "Relax: an architectural framework for software recovery of hardware faults.", "DBLP authors": ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"], "year": 2010, "MAG papers": [{"PaperId": 2146065717, "PaperTitle": "relax an architectural framework for software recovery of hardware faults", "Year": 2010, "CitationCount": 147, "EstimatedCitation": 232, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}]