#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 20 20:17:31 2024
# Process ID: 2596
# Current directory: C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log test_env.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_env.tcl -notrace
# Log file: C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env.vdi
# Journal file: C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1\vivado.jou
# Running On: Octavian, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16876 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 484.703 ; gain = 182.918
Command: link_design -top test_env -part xc7a50ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 882.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/oungu/Documents/MIPS/project_1/project_1.srcs/constrs_1/imports/AC/NexysA7_test_env.xdc]
Finished Parsing XDC File [C:/Users/oungu/Documents/MIPS/project_1/project_1.srcs/constrs_1/imports/AC/NexysA7_test_env.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1010.965 ; gain = 526.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1034.949 ; gain = 23.984

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d7be91c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.141 ; gain = 544.191

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 1 Initialization | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14d7be91c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1930.887 ; gain = 0.000
Retarget | Checksum: 14d7be91c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e029f5b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1930.887 ; gain = 0.000
Constant propagation | Checksum: 1e029f5b4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 154595642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1930.887 ; gain = 0.000
Sweep | Checksum: 154595642
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 154595642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1930.887 ; gain = 0.000
BUFG optimization | Checksum: 154595642
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 154595642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1930.887 ; gain = 0.000
Shift Register Optimization | Checksum: 154595642
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 154595642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1930.887 ; gain = 0.000
Post Processing Netlist | Checksum: 154595642
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 9 Finalization | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1930.887 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1930.887 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15b4ee28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1930.887 ; gain = 919.922
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
Command: report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1930.887 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d875183a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus btn are not locked:  'btn[5]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf9d84e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b1df4b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b1df4b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b1df4b5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15684a5e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15feba01c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a08642e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.608 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 133edec74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 57 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 26 nets or LUTs. Breaked 0 LUT, combined 26 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14b2fd0eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1cdd18a6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cdd18a6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1394e0bba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bb2adf35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d7e0403

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 248819964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c287055d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c0def53e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e096147e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19ba1f7dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20807707c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20807707c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ddc215bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.859 | TNS=-43.747 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e6078817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6078817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ddc215bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.154. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 124fb6f92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 124fb6f92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124fb6f92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 124fb6f92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 124fb6f92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16a68ebef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000
Ending Placer Task | Checksum: 11cd801bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.887 ; gain = 0.000
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file test_env_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_placed.rpt -pb test_env_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_env_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.887 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.887 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1930.887 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1930.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1935.527 ; gain = 4.641
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.13s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.527 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.154 | TNS=-23.241 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c391dcf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1935.527 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.154 | TNS=-23.241 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c391dcf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1935.527 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.154 | TNS=-23.241 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/mux[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/Q_reg[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/ZERO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Fetch/ZERO. Critical path length was reduced through logic transformation on cell Fetch/Q[16]_i_7_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q[16]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.151 | TNS=-23.151 |
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Fetch/Q[16]_i_14_n_0. Critical path length was reduced through logic transformation on cell Fetch/Q[16]_i_14_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q[16]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-21.591 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net Fetch/Q[16]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-21.591 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Fetch/Q[16]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-20.631 |
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/CONV_INTEGER[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/MEM_reg_0_63_0_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Fetch/Q_reg[6]_0[0].  Re-placed instance Fetch/plusOp_carry_i_8
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-19.191 |
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_6_11_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_6_11_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net IDC/Q_reg[6]_14[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-16.931 |
INFO: [Physopt 32-702] Processed net IDC/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IDC/S[2]. Critical path length was reduced through logic transformation on cell IDC/plusOp_carry_i_2_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.940 | TNS=-16.873 |
INFO: [Physopt 32-710] Processed net IDC/S[0]. Critical path length was reduced through logic transformation on cell IDC/plusOp_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.937 | TNS=-16.786 |
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/Q_reg[6]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IDC/Q_reg[6]_8[0]. Critical path length was reduced through logic transformation on cell IDC/plusOp_carry__2_i_4_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.931 | TNS=-16.612 |
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net IDC/Q_reg[6]_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.930 | TNS=-16.583 |
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_18_23_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_18_23_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net IDC/Q_reg[6]_16[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.908 | TNS=-15.945 |
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Fetch/Q_reg[6]_0[0].  Re-placed instance Fetch/plusOp_carry_i_8
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-15.829 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net IDC/Q_reg[6]_11[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.903 | TNS=-15.800 |
INFO: [Physopt 32-702] Processed net IDC/Q_reg[6]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Fetch/Q_reg[6]_8. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-15.684 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_9[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Fetch/Q_reg[6]_0[1].  Re-placed instance Fetch/plusOp_carry_i_7
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-15.568 |
INFO: [Physopt 32-81] Processed net Fetch/Q_reg[6]_6. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.889 | TNS=-15.394 |
INFO: [Physopt 32-81] Processed net Fetch/Q_reg[6]_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.886 | TNS=-15.307 |
INFO: [Physopt 32-702] Processed net Fetch/CONV_INTEGER_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_3_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.883 | TNS=-15.220 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_3_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/reg_file_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/mux[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/Q_reg[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/ZERO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/CONV_INTEGER[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/MEM_reg_0_63_0_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net IDC/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-14.872 |
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-14.350 |
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_8_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.846 | TNS=-14.147 |
INFO: [Physopt 32-663] Processed net Fetch/CONV_INTEGER_0[0].  Re-placed instance Fetch/Q_reg[2]
INFO: [Physopt 32-735] Processed net Fetch/CONV_INTEGER_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.846 | TNS=-14.612 |
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_18_23_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_18_23_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net IDC/Q_reg[6]_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-13.322 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/reg_file_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-13.322 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1944.578 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 15680faae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.578 ; gain = 9.051

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-13.322 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/mux[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/Q_reg[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net EXC/Q_reg[6]_0[0]. Critical path length was reduced through logic transformation on cell EXC/Q[8]_i_3_comp.
INFO: [Physopt 32-735] Processed net Fetch/ZERO. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-13.286 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/Q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/ZERO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_24_29_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Fetch/Q_reg[6]_9[0]. Critical path length was reduced through logic transformation on cell Fetch/minusOp_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.793 | TNS=-13.106 |
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_18_23_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/reg_file_reg_r1_0_31_18_23_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net IDC/Q_reg[6]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.778 | TNS=-12.656 |
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Fetch/Q_reg[6]_9[2]. Critical path length was reduced through logic transformation on cell Fetch/minusOp_carry_i_2_comp.
INFO: [Physopt 32-735] Processed net Fetch/Q_reg[6]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.772 | TNS=-12.476 |
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/CONV_INTEGER[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/MEM_reg_0_63_0_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_3_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/reg_file_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/mux[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/Q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/ZERO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q[16]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/CONV_INTEGER[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/MEM_reg_0_63_0_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXC/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Fetch/Q_reg[6]_3_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IDC/reg_file_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.772 | TNS=-12.476 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1960.699 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 15680faae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.699 ; gain = 25.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.699 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.772 | TNS=-12.476 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.382  |         10.765  |            3  |              0  |                    27  |           0  |           2  |  00:00:05  |
|  Total          |          0.382  |         10.765  |            3  |              0  |                    27  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1960.699 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21fa24713

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.699 ; gain = 25.172
INFO: [Common 17-83] Releasing license: Implementation
304 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1979.922 ; gain = 6.918
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1979.922 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1979.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1979.922 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1979.922 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1979.922 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1979.922 ; gain = 6.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5db76438 ConstDB: 0 ShapeSum: e24114de RouteDB: 0
Post Restoration Checksum: NetGraph: ad8e97b2 | NumContArr: 630aa84e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 295eb353a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2102.098 ; gain = 108.039

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 295eb353a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2102.098 ; gain = 108.039

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 295eb353a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2102.098 ; gain = 108.039
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f1ea06b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2113.469 ; gain = 119.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.563 | TNS=-6.788 | WHS=-0.074 | THS=-0.503 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 586
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 242b49ef3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 242b49ef3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 249406a9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2117.844 ; gain = 123.785
Phase 3 Initial Routing | Checksum: 249406a9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2117.844 ; gain = 123.785
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================+
| Launch Setup Clock | Launch Hold Clock | Pin              |
+====================+===================+==================+
| sys_clk_pin        | sys_clk_pin       | Fetch/Q_reg[6]/D |
| sys_clk_pin        | sys_clk_pin       | Fetch/Q_reg[5]/D |
| sys_clk_pin        | sys_clk_pin       | Fetch/Q_reg[3]/D |
| sys_clk_pin        | sys_clk_pin       | Fetch/Q_reg[8]/D |
| sys_clk_pin        | sys_clk_pin       | Fetch/Q_reg[4]/D |
+--------------------+-------------------+------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.756 | TNS=-42.651| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23a21c14c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.333 | TNS=-29.662| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2650e18a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.354 | TNS=-30.533| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f2928a72

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2117.844 ; gain = 123.785
Phase 4 Rip-up And Reroute | Checksum: 1f2928a72

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24f75133e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2117.844 ; gain = 123.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-27.110| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 249f29a53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 249f29a53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785
Phase 5 Delay and Skew Optimization | Checksum: 249f29a53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 215884101

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.210 | TNS=-25.902| WHS=0.176  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 215884101

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785
Phase 6 Post Hold Fix | Checksum: 215884101

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.30232 %
  Global Horizontal Routing Utilization  = 0.369469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 215884101

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 215884101

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 231819f93

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.210 | TNS=-25.902| WHS=0.176  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 231819f93

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 2458974fe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785
Ending Routing Task | Checksum: 2458974fe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 123.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
324 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2117.844 ; gain = 137.922
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
Command: report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
Command: report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Command: report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
334 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_env_route_status.rpt -pb test_env_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_env_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_env_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_env_bus_skew_routed.rpt -pb test_env_bus_skew_routed.pb -rpx test_env_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2126.414 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2126.414 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.414 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2126.414 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2126.414 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2126.414 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2126.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/oungu/Documents/MIPS/project_1/project_1.runs/impl_1/test_env_routed.dcp' has been generated.
Command: write_bitstream -force test_env.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_env.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.828 ; gain = 409.414
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 20:19:08 2024...
