# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../thinpad_top.srcs/sim_1/new/include" \
"../../../../thinpad_top.srcs/sources_1/new/alu.sv" \
"../../../../thinpad_top.srcs/sim_1/new/alu_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
