
DHT11_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000728c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  080073a0  080073a0  000083a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007880  08007880  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007880  08007880  00008880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007888  08007888  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007888  08007888  00008888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800788c  0800788c  0000888c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007890  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  200001d4  08007a64  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08007a64  00009410  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b360  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001abe  00000000  00000000  0001455d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  00016020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098b  00000000  00000000  00016c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184fe  00000000  00000000  000175e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d48d  00000000  00000000  0002fae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bf85  00000000  00000000  0003cf6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8ef3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004890  00000000  00000000  000c8f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000cd7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007384 	.word	0x08007384

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007384 	.word	0x08007384

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <delay_us>:

/********************************** DHT11 ********************/


void delay_us ( uint16_t us)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1,0);
 8000bde:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <delay_us+0x2c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2200      	movs	r2, #0
 8000be4:	625a      	str	r2, [r3, #36]	@ 0x24
    while(__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000be6:	bf00      	nop
 8000be8:	4b05      	ldr	r3, [pc, #20]	@ (8000c00 <delay_us+0x2c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d3f9      	bcc.n	8000be8 <delay_us+0x14>
}
 8000bf4:	bf00      	nop
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr
 8000c00:	200001f0 	.word	0x200001f0

08000c04 <start_signal>:


void start_signal (void){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
     GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]


      GPIO_InitStruct.Pin = DHT11_Pin;
 8000c16:	2301      	movs	r3, #1
 8000c18:	603b      	str	r3, [r7, #0]
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	607b      	str	r3, [r7, #4]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60bb      	str	r3, [r7, #8]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2302      	movs	r3, #2
 8000c24:	60fb      	str	r3, [r7, #12]
      HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000c26:	463b      	mov	r3, r7
 8000c28:	4619      	mov	r1, r3
 8000c2a:	480f      	ldr	r0, [pc, #60]	@ (8000c68 <start_signal+0x64>)
 8000c2c:	f000 fd6e 	bl	800170c <HAL_GPIO_Init>

      HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2101      	movs	r1, #1
 8000c34:	480c      	ldr	r0, [pc, #48]	@ (8000c68 <start_signal+0x64>)
 8000c36:	f000 ff04 	bl	8001a42 <HAL_GPIO_WritePin>
      HAL_Delay(18);
 8000c3a:	2012      	movs	r0, #18
 8000c3c:	f000 fc5e 	bl	80014fc <HAL_Delay>
      HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	2101      	movs	r1, #1
 8000c44:	4808      	ldr	r0, [pc, #32]	@ (8000c68 <start_signal+0x64>)
 8000c46:	f000 fefc 	bl	8001a42 <HAL_GPIO_WritePin>
      delay_us(30);
 8000c4a:	201e      	movs	r0, #30
 8000c4c:	f7ff ffc2 	bl	8000bd4 <delay_us>

      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c50:	2300      	movs	r3, #0
 8000c52:	607b      	str	r3, [r7, #4]
      HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000c54:	463b      	mov	r3, r7
 8000c56:	4619      	mov	r1, r3
 8000c58:	4803      	ldr	r0, [pc, #12]	@ (8000c68 <start_signal+0x64>)
 8000c5a:	f000 fd57 	bl	800170c <HAL_GPIO_Init>

}
 8000c5e:	bf00      	nop
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40010800 	.word	0x40010800

08000c6c <check_response>:



uint8_t check_response(void){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
    TOUT=0;
 8000c70:	4b18      	ldr	r3, [pc, #96]	@ (8000cd4 <check_response+0x68>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&htim1,0);
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <check_response+0x6c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	625a      	str	r2, [r3, #36]	@ 0x24
    while(!HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) && (__HAL_TIM_GET_COUNTER(&htim1) < 100)) {};
 8000c7e:	bf00      	nop
 8000c80:	2101      	movs	r1, #1
 8000c82:	4816      	ldr	r0, [pc, #88]	@ (8000cdc <check_response+0x70>)
 8000c84:	f000 fec6 	bl	8001a14 <HAL_GPIO_ReadPin>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d104      	bne.n	8000c98 <check_response+0x2c>
 8000c8e:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <check_response+0x6c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c94:	2b63      	cmp	r3, #99	@ 0x63
 8000c96:	d9f3      	bls.n	8000c80 <check_response+0x14>
    if(__HAL_TIM_GET_COUNTER(&htim1)>= 100){
 8000c98:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <check_response+0x6c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c9e:	2b63      	cmp	r3, #99	@ 0x63
 8000ca0:	d901      	bls.n	8000ca6 <check_response+0x3a>
        return 0; //timeout
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e014      	b.n	8000cd0 <check_response+0x64>
    }
    while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) && (__HAL_TIM_GET_COUNTER(&htim1) < 100)) {};
 8000ca6:	bf00      	nop
 8000ca8:	2101      	movs	r1, #1
 8000caa:	480c      	ldr	r0, [pc, #48]	@ (8000cdc <check_response+0x70>)
 8000cac:	f000 feb2 	bl	8001a14 <HAL_GPIO_ReadPin>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d004      	beq.n	8000cc0 <check_response+0x54>
 8000cb6:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <check_response+0x6c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cbc:	2b63      	cmp	r3, #99	@ 0x63
 8000cbe:	d9f3      	bls.n	8000ca8 <check_response+0x3c>
        if(__HAL_TIM_GET_COUNTER(&htim1)>= 100){
 8000cc0:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <check_response+0x6c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cc6:	2b63      	cmp	r3, #99	@ 0x63
 8000cc8:	d901      	bls.n	8000cce <check_response+0x62>
            return 0; //timeout
 8000cca:	2300      	movs	r3, #0
 8000ccc:	e000      	b.n	8000cd0 <check_response+0x64>
        }
    return 1;
 8000cce:	2301      	movs	r3, #1
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200002b2 	.word	0x200002b2
 8000cd8:	200001f0 	.word	0x200001f0
 8000cdc:	40010800 	.word	0x40010800

08000ce0 <read_byte>:

uint8_t read_byte(void){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
    uint8_t num =0 ;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	71fb      	strb	r3, [r7, #7]
    for(i=0 ;i<8; i++){
 8000cea:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <read_byte+0x7c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
 8000cf0:	e02b      	b.n	8000d4a <read_byte+0x6a>
        while(!HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin))  {};
 8000cf2:	bf00      	nop
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	481a      	ldr	r0, [pc, #104]	@ (8000d60 <read_byte+0x80>)
 8000cf8:	f000 fe8c 	bl	8001a14 <HAL_GPIO_ReadPin>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d0f8      	beq.n	8000cf4 <read_byte+0x14>
        __HAL_TIM_SET_COUNTER(&htim1,0);
 8000d02:	4b18      	ldr	r3, [pc, #96]	@ (8000d64 <read_byte+0x84>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	2200      	movs	r2, #0
 8000d08:	625a      	str	r2, [r3, #36]	@ 0x24
        while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin))  {};
 8000d0a:	bf00      	nop
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4814      	ldr	r0, [pc, #80]	@ (8000d60 <read_byte+0x80>)
 8000d10:	f000 fe80 	bl	8001a14 <HAL_GPIO_ReadPin>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d1f8      	bne.n	8000d0c <read_byte+0x2c>
        if(__HAL_TIM_GET_COUNTER(&htim1) > 40)
 8000d1a:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <read_byte+0x84>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d20:	2b28      	cmp	r3, #40	@ 0x28
 8000d22:	d90c      	bls.n	8000d3e <read_byte+0x5e>
        {
            num |= (1 << (7 - i));
 8000d24:	4b0d      	ldr	r3, [pc, #52]	@ (8000d5c <read_byte+0x7c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	f1c3 0307 	rsb	r3, r3, #7
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	b25a      	sxtb	r2, r3
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b25b      	sxtb	r3, r3
 8000d3c:	71fb      	strb	r3, [r7, #7]
    for(i=0 ;i<8; i++){
 8000d3e:	4b07      	ldr	r3, [pc, #28]	@ (8000d5c <read_byte+0x7c>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <read_byte+0x7c>)
 8000d48:	701a      	strb	r2, [r3, #0]
 8000d4a:	4b04      	ldr	r3, [pc, #16]	@ (8000d5c <read_byte+0x7c>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b07      	cmp	r3, #7
 8000d50:	d9cf      	bls.n	8000cf2 <read_byte+0x12>
        }

    }
    return num;
 8000d52:	79fb      	ldrb	r3, [r7, #7]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	200002b4 	.word	0x200002b4
 8000d60:	40010800 	.word	0x40010800
 8000d64:	200001f0 	.word	0x200001f0

08000d68 <process_sensor_data>:

void process_sensor_data(void){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af02      	add	r7, sp, #8
    RH_Byte1 = read_byte();
 8000d6e:	f7ff ffb7 	bl	8000ce0 <read_byte>
 8000d72:	4603      	mov	r3, r0
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b30      	ldr	r3, [pc, #192]	@ (8000e38 <process_sensor_data+0xd0>)
 8000d78:	701a      	strb	r2, [r3, #0]
    RH_Byte2 = read_byte();
 8000d7a:	f7ff ffb1 	bl	8000ce0 <read_byte>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	461a      	mov	r2, r3
 8000d82:	4b2e      	ldr	r3, [pc, #184]	@ (8000e3c <process_sensor_data+0xd4>)
 8000d84:	701a      	strb	r2, [r3, #0]
    T_Byte1 = read_byte();
 8000d86:	f7ff ffab 	bl	8000ce0 <read_byte>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e40 <process_sensor_data+0xd8>)
 8000d90:	701a      	strb	r2, [r3, #0]
    T_Byte2 = read_byte();
 8000d92:	f7ff ffa5 	bl	8000ce0 <read_byte>
 8000d96:	4603      	mov	r3, r0
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e44 <process_sensor_data+0xdc>)
 8000d9c:	701a      	strb	r2, [r3, #0]
    CheckSum = read_byte();
 8000d9e:	f7ff ff9f 	bl	8000ce0 <read_byte>
 8000da2:	4603      	mov	r3, r0
 8000da4:	461a      	mov	r2, r3
 8000da6:	4b28      	ldr	r3, [pc, #160]	@ (8000e48 <process_sensor_data+0xe0>)
 8000da8:	701a      	strb	r2, [r3, #0]

    uint8_t humidity_integer =  RH_Byte1 ;
 8000daa:	4b23      	ldr	r3, [pc, #140]	@ (8000e38 <process_sensor_data+0xd0>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	71fb      	strb	r3, [r7, #7]
    uint8_t humidity_decimal =  RH_Byte2 / 10 ;
 8000db0:	4b22      	ldr	r3, [pc, #136]	@ (8000e3c <process_sensor_data+0xd4>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	4a25      	ldr	r2, [pc, #148]	@ (8000e4c <process_sensor_data+0xe4>)
 8000db6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dba:	08db      	lsrs	r3, r3, #3
 8000dbc:	71bb      	strb	r3, [r7, #6]

    uint8_t temperature_integer =  T_Byte1 ;
 8000dbe:	4b20      	ldr	r3, [pc, #128]	@ (8000e40 <process_sensor_data+0xd8>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	717b      	strb	r3, [r7, #5]
    uint8_t temperature_decimal =  T_Byte2 / 10 ;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e44 <process_sensor_data+0xdc>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4a20      	ldr	r2, [pc, #128]	@ (8000e4c <process_sensor_data+0xe4>)
 8000dca:	fba2 2303 	umull	r2, r3, r2, r3
 8000dce:	08db      	lsrs	r3, r3, #3
 8000dd0:	713b      	strb	r3, [r7, #4]

    if(CheckSum ==((RH_Byte1+RH_Byte2 +T_Byte1+T_Byte2)& 0xff)){
 8000dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e48 <process_sensor_data+0xe0>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4b17      	ldr	r3, [pc, #92]	@ (8000e38 <process_sensor_data+0xd0>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <process_sensor_data+0xd4>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	4413      	add	r3, r2
 8000de4:	4a16      	ldr	r2, [pc, #88]	@ (8000e40 <process_sensor_data+0xd8>)
 8000de6:	7812      	ldrb	r2, [r2, #0]
 8000de8:	4413      	add	r3, r2
 8000dea:	4a16      	ldr	r2, [pc, #88]	@ (8000e44 <process_sensor_data+0xdc>)
 8000dec:	7812      	ldrb	r2, [r2, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	4299      	cmp	r1, r3
 8000df4:	d118      	bne.n	8000e28 <process_sensor_data+0xc0>
        snprintf(msg,sizeof(msg),"RH = %d.%d %%\r\n",humidity_integer,humidity_decimal);
 8000df6:	79fa      	ldrb	r2, [r7, #7]
 8000df8:	79bb      	ldrb	r3, [r7, #6]
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	4a14      	ldr	r2, [pc, #80]	@ (8000e50 <process_sensor_data+0xe8>)
 8000e00:	2132      	movs	r1, #50	@ 0x32
 8000e02:	4814      	ldr	r0, [pc, #80]	@ (8000e54 <process_sensor_data+0xec>)
 8000e04:	f002 fe5c 	bl	8003ac0 <sniprintf>
        send_uart_message(msg);
 8000e08:	4812      	ldr	r0, [pc, #72]	@ (8000e54 <process_sensor_data+0xec>)
 8000e0a:	f000 f829 	bl	8000e60 <send_uart_message>
        snprintf(msg,sizeof(msg),"temp = %d.%d C\r\n",temperature_integer,temperature_decimal);
 8000e0e:	797a      	ldrb	r2, [r7, #5]
 8000e10:	793b      	ldrb	r3, [r7, #4]
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	4613      	mov	r3, r2
 8000e16:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <process_sensor_data+0xf0>)
 8000e18:	2132      	movs	r1, #50	@ 0x32
 8000e1a:	480e      	ldr	r0, [pc, #56]	@ (8000e54 <process_sensor_data+0xec>)
 8000e1c:	f002 fe50 	bl	8003ac0 <sniprintf>
        send_uart_message(msg);
 8000e20:	480c      	ldr	r0, [pc, #48]	@ (8000e54 <process_sensor_data+0xec>)
 8000e22:	f000 f81d 	bl	8000e60 <send_uart_message>

    }else
    {
        send_uart_message("Checksum Errors ! Trying Again ...\r\n");
    }
}
 8000e26:	e002      	b.n	8000e2e <process_sensor_data+0xc6>
        send_uart_message("Checksum Errors ! Trying Again ...\r\n");
 8000e28:	480c      	ldr	r0, [pc, #48]	@ (8000e5c <process_sensor_data+0xf4>)
 8000e2a:	f000 f819 	bl	8000e60 <send_uart_message>
}
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	200002b7 	.word	0x200002b7
 8000e3c:	200002b8 	.word	0x200002b8
 8000e40:	200002b5 	.word	0x200002b5
 8000e44:	200002b6 	.word	0x200002b6
 8000e48:	200002b3 	.word	0x200002b3
 8000e4c:	cccccccd 	.word	0xcccccccd
 8000e50:	080073a0 	.word	0x080073a0
 8000e54:	20000280 	.word	0x20000280
 8000e58:	080073b0 	.word	0x080073b0
 8000e5c:	080073c4 	.word	0x080073c4

08000e60 <send_uart_message>:

void send_uart_message(char *messsage){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)messsage, strlen(messsage), HAL_MAX_DELAY);
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff f971 	bl	8000150 <strlen>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	f04f 33ff 	mov.w	r3, #4294967295
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	4803      	ldr	r0, [pc, #12]	@ (8000e88 <send_uart_message+0x28>)
 8000e7a:	f001 fd1f 	bl	80028bc <HAL_UART_Transmit>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000238 	.word	0x20000238

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e92:	f000 fad1 	bl	8001438 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e96:	f000 f827 	bl	8000ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e9a:	f000 f8df 	bl	800105c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000e9e:	f000 f863 	bl	8000f68 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000ea2:	f000 f8b1 	bl	8001008 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000ea6:	480d      	ldr	r0, [pc, #52]	@ (8000edc <main+0x50>)
 8000ea8:	f001 fa44 	bl	8002334 <HAL_TIM_Base_Start>
  send_uart_message("Initilization Complet \n\r");
 8000eac:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <main+0x54>)
 8000eae:	f7ff ffd7 	bl	8000e60 <send_uart_message>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

      HAL_Delay(2000); // 1 second delay before starting
 8000eb2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000eb6:	f000 fb21 	bl	80014fc <HAL_Delay>
      start_signal();
 8000eba:	f7ff fea3 	bl	8000c04 <start_signal>
      uint8_t check = check_response();
 8000ebe:	f7ff fed5 	bl	8000c6c <check_response>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
      if (!check){
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d103      	bne.n	8000ed4 <main+0x48>
          send_uart_message("No responce from the sensor \r\n");
 8000ecc:	4805      	ldr	r0, [pc, #20]	@ (8000ee4 <main+0x58>)
 8000ece:	f7ff ffc7 	bl	8000e60 <send_uart_message>
 8000ed2:	e7ee      	b.n	8000eb2 <main+0x26>
      } else {
          process_sensor_data();
 8000ed4:	f7ff ff48 	bl	8000d68 <process_sensor_data>
  {
 8000ed8:	e7eb      	b.n	8000eb2 <main+0x26>
 8000eda:	bf00      	nop
 8000edc:	200001f0 	.word	0x200001f0
 8000ee0:	080073ec 	.word	0x080073ec
 8000ee4:	08007408 	.word	0x08007408

08000ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b090      	sub	sp, #64	@ 0x40
 8000eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eee:	f107 0318 	add.w	r3, r7, #24
 8000ef2:	2228      	movs	r2, #40	@ 0x28
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f002 fe79 	bl	8003bee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efc:	1d3b      	adds	r3, r7, #4
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f12:	2310      	movs	r3, #16
 8000f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f16:	2302      	movs	r3, #2
 8000f18:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000f1e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f24:	f107 0318 	add.w	r3, r7, #24
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f000 fda3 	bl	8001a74 <HAL_RCC_OscConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000f34:	f000 f8c4 	bl	80010c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f38:	230f      	movs	r3, #15
 8000f3a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f44:	2300      	movs	r3, #0
 8000f46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2100      	movs	r1, #0
 8000f50:	4618      	mov	r0, r3
 8000f52:	f001 f811 	bl	8001f78 <HAL_RCC_ClockConfig>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000f5c:	f000 f8b0 	bl	80010c0 <Error_Handler>
  }
}
 8000f60:	bf00      	nop
 8000f62:	3740      	adds	r7, #64	@ 0x40
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f6e:	f107 0308 	add.w	r3, r7, #8
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f84:	4b1e      	ldr	r3, [pc, #120]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000f86:	4a1f      	ldr	r2, [pc, #124]	@ (8001004 <MX_TIM1_Init+0x9c>)
 8000f88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000f8c:	220f      	movs	r2, #15
 8000f8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000f96:	4b1a      	ldr	r3, [pc, #104]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000f98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f9e:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fa4:	4b16      	ldr	r3, [pc, #88]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000faa:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fb0:	4813      	ldr	r0, [pc, #76]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000fb2:	f001 f96f 	bl	8002294 <HAL_TIM_Base_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000fbc:	f000 f880 	bl	80010c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fc6:	f107 0308 	add.w	r3, r7, #8
 8000fca:	4619      	mov	r1, r3
 8000fcc:	480c      	ldr	r0, [pc, #48]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000fce:	f001 f9fb 	bl	80023c8 <HAL_TIM_ConfigClockSource>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000fd8:	f000 f872 	bl	80010c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	@ (8001000 <MX_TIM1_Init+0x98>)
 8000fea:	f001 fbb9 	bl	8002760 <HAL_TIMEx_MasterConfigSynchronization>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000ff4:	f000 f864 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200001f0 	.word	0x200001f0
 8001004:	40012c00 	.word	0x40012c00

08001008 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800100c:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 800100e:	4a12      	ldr	r2, [pc, #72]	@ (8001058 <MX_USART1_UART_Init+0x50>)
 8001010:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001012:	4b10      	ldr	r3, [pc, #64]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 8001014:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001018:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001026:	4b0b      	ldr	r3, [pc, #44]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b09      	ldr	r3, [pc, #36]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800103e:	4805      	ldr	r0, [pc, #20]	@ (8001054 <MX_USART1_UART_Init+0x4c>)
 8001040:	f001 fbec 	bl	800281c <HAL_UART_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800104a:	f000 f839 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000238 	.word	0x20000238
 8001058:	40013800 	.word	0x40013800

0800105c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001062:	f107 0308 	add.w	r3, r7, #8
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <MX_GPIO_Init+0x5c>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	4a10      	ldr	r2, [pc, #64]	@ (80010b8 <MX_GPIO_Init+0x5c>)
 8001076:	f043 0304 	orr.w	r3, r3, #4
 800107a:	6193      	str	r3, [r2, #24]
 800107c:	4b0e      	ldr	r3, [pc, #56]	@ (80010b8 <MX_GPIO_Init+0x5c>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	f003 0304 	and.w	r3, r3, #4
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001088:	2200      	movs	r2, #0
 800108a:	2101      	movs	r1, #1
 800108c:	480b      	ldr	r0, [pc, #44]	@ (80010bc <MX_GPIO_Init+0x60>)
 800108e:	f000 fcd8 	bl	8001a42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001092:	2301      	movs	r3, #1
 8001094:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001096:	2301      	movs	r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109e:	2302      	movs	r3, #2
 80010a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f107 0308 	add.w	r3, r7, #8
 80010a6:	4619      	mov	r1, r3
 80010a8:	4804      	ldr	r0, [pc, #16]	@ (80010bc <MX_GPIO_Init+0x60>)
 80010aa:	f000 fb2f 	bl	800170c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010ae:	bf00      	nop
 80010b0:	3718      	adds	r7, #24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40010800 	.word	0x40010800

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <Error_Handler+0x8>

080010cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010d2:	4b15      	ldr	r3, [pc, #84]	@ (8001128 <HAL_MspInit+0x5c>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a14      	ldr	r2, [pc, #80]	@ (8001128 <HAL_MspInit+0x5c>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6193      	str	r3, [r2, #24]
 80010de:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <HAL_MspInit+0x5c>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <HAL_MspInit+0x5c>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001128 <HAL_MspInit+0x5c>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <HAL_MspInit+0x5c>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001102:	4b0a      	ldr	r3, [pc, #40]	@ (800112c <HAL_MspInit+0x60>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	4a04      	ldr	r2, [pc, #16]	@ (800112c <HAL_MspInit+0x60>)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	40021000 	.word	0x40021000
 800112c:	40010000 	.word	0x40010000

08001130 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a09      	ldr	r2, [pc, #36]	@ (8001164 <HAL_TIM_Base_MspInit+0x34>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d10b      	bne.n	800115a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001142:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <HAL_TIM_Base_MspInit+0x38>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	4a08      	ldr	r2, [pc, #32]	@ (8001168 <HAL_TIM_Base_MspInit+0x38>)
 8001148:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800114c:	6193      	str	r3, [r2, #24]
 800114e:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <HAL_TIM_Base_MspInit+0x38>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	40012c00 	.word	0x40012c00
 8001168:	40021000 	.word	0x40021000

0800116c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a1c      	ldr	r2, [pc, #112]	@ (80011f8 <HAL_UART_MspInit+0x8c>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d131      	bne.n	80011f0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800118c:	4b1b      	ldr	r3, [pc, #108]	@ (80011fc <HAL_UART_MspInit+0x90>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a1a      	ldr	r2, [pc, #104]	@ (80011fc <HAL_UART_MspInit+0x90>)
 8001192:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <HAL_UART_MspInit+0x90>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <HAL_UART_MspInit+0x90>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a14      	ldr	r2, [pc, #80]	@ (80011fc <HAL_UART_MspInit+0x90>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <HAL_UART_MspInit+0x90>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0310 	add.w	r3, r7, #16
 80011ce:	4619      	mov	r1, r3
 80011d0:	480b      	ldr	r0, [pc, #44]	@ (8001200 <HAL_UART_MspInit+0x94>)
 80011d2:	f000 fa9b 	bl	800170c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	4619      	mov	r1, r3
 80011ea:	4805      	ldr	r0, [pc, #20]	@ (8001200 <HAL_UART_MspInit+0x94>)
 80011ec:	f000 fa8e 	bl	800170c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80011f0:	bf00      	nop
 80011f2:	3720      	adds	r7, #32
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40013800 	.word	0x40013800
 80011fc:	40021000 	.word	0x40021000
 8001200:	40010800 	.word	0x40010800

08001204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <NMI_Handler+0x4>

0800120c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <HardFault_Handler+0x4>

08001214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <MemManage_Handler+0x4>

0800121c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <BusFault_Handler+0x4>

08001224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <UsageFault_Handler+0x4>

0800122c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr

08001238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr

08001244 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001254:	f000 f936 	bl	80014c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}

0800125c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  return 1;
 8001260:	2301      	movs	r3, #1
}
 8001262:	4618      	mov	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr

0800126a <_kill>:

int _kill(int pid, int sig)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001274:	f002 fd0e 	bl	8003c94 <__errno>
 8001278:	4603      	mov	r3, r0
 800127a:	2216      	movs	r2, #22
 800127c:	601a      	str	r2, [r3, #0]
  return -1;
 800127e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001282:	4618      	mov	r0, r3
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <_exit>:

void _exit (int status)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001292:	f04f 31ff 	mov.w	r1, #4294967295
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ffe7 	bl	800126a <_kill>
  while (1) {}    /* Make sure we hang here */
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <_exit+0x12>

080012a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	e00a      	b.n	80012c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012b2:	f3af 8000 	nop.w
 80012b6:	4601      	mov	r1, r0
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	1c5a      	adds	r2, r3, #1
 80012bc:	60ba      	str	r2, [r7, #8]
 80012be:	b2ca      	uxtb	r2, r1
 80012c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	3301      	adds	r3, #1
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	dbf0      	blt.n	80012b2 <_read+0x12>
  }

  return len;
 80012d0:	687b      	ldr	r3, [r7, #4]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b086      	sub	sp, #24
 80012de:	af00      	add	r7, sp, #0
 80012e0:	60f8      	str	r0, [r7, #12]
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
 80012ea:	e009      	b.n	8001300 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	1c5a      	adds	r2, r3, #1
 80012f0:	60ba      	str	r2, [r7, #8]
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	3301      	adds	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	697a      	ldr	r2, [r7, #20]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	429a      	cmp	r2, r3
 8001306:	dbf1      	blt.n	80012ec <_write+0x12>
  }
  return len;
 8001308:	687b      	ldr	r3, [r7, #4]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3718      	adds	r7, #24
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <_close>:

int _close(int file)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001338:	605a      	str	r2, [r3, #4]
  return 0;
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr

08001346 <_isatty>:

int _isatty(int file)
{
 8001346:	b480      	push	{r7}
 8001348:	b083      	sub	sp, #12
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800134e:	2301      	movs	r3, #1
}
 8001350:	4618      	mov	r0, r3
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr

0800135a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800135a:	b480      	push	{r7}
 800135c:	b085      	sub	sp, #20
 800135e:	af00      	add	r7, sp, #0
 8001360:	60f8      	str	r0, [r7, #12]
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr
	...

08001374 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800137c:	4a14      	ldr	r2, [pc, #80]	@ (80013d0 <_sbrk+0x5c>)
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <_sbrk+0x60>)
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001388:	4b13      	ldr	r3, [pc, #76]	@ (80013d8 <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001390:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <_sbrk+0x64>)
 8001392:	4a12      	ldr	r2, [pc, #72]	@ (80013dc <_sbrk+0x68>)
 8001394:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001396:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d207      	bcs.n	80013b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a4:	f002 fc76 	bl	8003c94 <__errno>
 80013a8:	4603      	mov	r3, r0
 80013aa:	220c      	movs	r2, #12
 80013ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
 80013b2:	e009      	b.n	80013c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <_sbrk+0x64>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ba:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a05      	ldr	r2, [pc, #20]	@ (80013d8 <_sbrk+0x64>)
 80013c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013c6:	68fb      	ldr	r3, [r7, #12]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20005000 	.word	0x20005000
 80013d4:	00000400 	.word	0x00000400
 80013d8:	200002bc 	.word	0x200002bc
 80013dc:	20000410 	.word	0x20000410

080013e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013ec:	f7ff fff8 	bl	80013e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f0:	480b      	ldr	r0, [pc, #44]	@ (8001420 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013f2:	490c      	ldr	r1, [pc, #48]	@ (8001424 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001428 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f8:	e002      	b.n	8001400 <LoopCopyDataInit>

080013fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fe:	3304      	adds	r3, #4

08001400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001404:	d3f9      	bcc.n	80013fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001406:	4a09      	ldr	r2, [pc, #36]	@ (800142c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001408:	4c09      	ldr	r4, [pc, #36]	@ (8001430 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800140c:	e001      	b.n	8001412 <LoopFillZerobss>

0800140e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001410:	3204      	adds	r2, #4

08001412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001414:	d3fb      	bcc.n	800140e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001416:	f002 fc43 	bl	8003ca0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800141a:	f7ff fd37 	bl	8000e8c <main>
  bx lr
 800141e:	4770      	bx	lr
  ldr r0, =_sdata
 8001420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001424:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001428:	08007890 	.word	0x08007890
  ldr r2, =_sbss
 800142c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001430:	20000410 	.word	0x20000410

08001434 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001434:	e7fe      	b.n	8001434 <ADC1_2_IRQHandler>
	...

08001438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <HAL_Init+0x28>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a07      	ldr	r2, [pc, #28]	@ (8001460 <HAL_Init+0x28>)
 8001442:	f043 0310 	orr.w	r3, r3, #16
 8001446:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001448:	2003      	movs	r0, #3
 800144a:	f000 f92b 	bl	80016a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800144e:	200f      	movs	r0, #15
 8001450:	f000 f808 	bl	8001464 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001454:	f7ff fe3a 	bl	80010cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40022000 	.word	0x40022000

08001464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800146c:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <HAL_InitTick+0x54>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_InitTick+0x58>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4619      	mov	r1, r3
 8001476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147a:	fbb3 f3f1 	udiv	r3, r3, r1
 800147e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001482:	4618      	mov	r0, r3
 8001484:	f000 f935 	bl	80016f2 <HAL_SYSTICK_Config>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e00e      	b.n	80014b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b0f      	cmp	r3, #15
 8001496:	d80a      	bhi.n	80014ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001498:	2200      	movs	r2, #0
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	f04f 30ff 	mov.w	r0, #4294967295
 80014a0:	f000 f90b 	bl	80016ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a4:	4a06      	ldr	r2, [pc, #24]	@ (80014c0 <HAL_InitTick+0x5c>)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
 80014ac:	e000      	b.n	80014b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000000 	.word	0x20000000
 80014bc:	20000008 	.word	0x20000008
 80014c0:	20000004 	.word	0x20000004

080014c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014c8:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <HAL_IncTick+0x1c>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <HAL_IncTick+0x20>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4413      	add	r3, r2
 80014d4:	4a03      	ldr	r2, [pc, #12]	@ (80014e4 <HAL_IncTick+0x20>)
 80014d6:	6013      	str	r3, [r2, #0]
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr
 80014e0:	20000008 	.word	0x20000008
 80014e4:	200002c0 	.word	0x200002c0

080014e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return uwTick;
 80014ec:	4b02      	ldr	r3, [pc, #8]	@ (80014f8 <HAL_GetTick+0x10>)
 80014ee:	681b      	ldr	r3, [r3, #0]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	200002c0 	.word	0x200002c0

080014fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001504:	f7ff fff0 	bl	80014e8 <HAL_GetTick>
 8001508:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001514:	d005      	beq.n	8001522 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001516:	4b0a      	ldr	r3, [pc, #40]	@ (8001540 <HAL_Delay+0x44>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	461a      	mov	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4413      	add	r3, r2
 8001520:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001522:	bf00      	nop
 8001524:	f7ff ffe0 	bl	80014e8 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	429a      	cmp	r2, r3
 8001532:	d8f7      	bhi.n	8001524 <HAL_Delay+0x28>
  {
  }
}
 8001534:	bf00      	nop
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000008 	.word	0x20000008

08001544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001560:	4013      	ands	r3, r2
 8001562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800156c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001576:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	60d3      	str	r3, [r2, #12]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001590:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	f003 0307 	and.w	r3, r3, #7
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	6039      	str	r1, [r7, #0]
 80015b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	db0a      	blt.n	80015d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	490c      	ldr	r1, [pc, #48]	@ (80015f4 <__NVIC_SetPriority+0x4c>)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	0112      	lsls	r2, r2, #4
 80015c8:	b2d2      	uxtb	r2, r2
 80015ca:	440b      	add	r3, r1
 80015cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015d0:	e00a      	b.n	80015e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	4908      	ldr	r1, [pc, #32]	@ (80015f8 <__NVIC_SetPriority+0x50>)
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	3b04      	subs	r3, #4
 80015e0:	0112      	lsls	r2, r2, #4
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	440b      	add	r3, r1
 80015e6:	761a      	strb	r2, [r3, #24]
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000e100 	.word	0xe000e100
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b089      	sub	sp, #36	@ 0x24
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	f1c3 0307 	rsb	r3, r3, #7
 8001616:	2b04      	cmp	r3, #4
 8001618:	bf28      	it	cs
 800161a:	2304      	movcs	r3, #4
 800161c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	3304      	adds	r3, #4
 8001622:	2b06      	cmp	r3, #6
 8001624:	d902      	bls.n	800162c <NVIC_EncodePriority+0x30>
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3b03      	subs	r3, #3
 800162a:	e000      	b.n	800162e <NVIC_EncodePriority+0x32>
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001630:	f04f 32ff 	mov.w	r2, #4294967295
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43da      	mvns	r2, r3
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	401a      	ands	r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001644:	f04f 31ff 	mov.w	r1, #4294967295
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	fa01 f303 	lsl.w	r3, r1, r3
 800164e:	43d9      	mvns	r1, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001654:	4313      	orrs	r3, r2
         );
}
 8001656:	4618      	mov	r0, r3
 8001658:	3724      	adds	r7, #36	@ 0x24
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3b01      	subs	r3, #1
 800166c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001670:	d301      	bcc.n	8001676 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001672:	2301      	movs	r3, #1
 8001674:	e00f      	b.n	8001696 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001676:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <SysTick_Config+0x40>)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800167e:	210f      	movs	r1, #15
 8001680:	f04f 30ff 	mov.w	r0, #4294967295
 8001684:	f7ff ff90 	bl	80015a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <SysTick_Config+0x40>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800168e:	4b04      	ldr	r3, [pc, #16]	@ (80016a0 <SysTick_Config+0x40>)
 8001690:	2207      	movs	r2, #7
 8001692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	e000e010 	.word	0xe000e010

080016a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff ff49 	bl	8001544 <__NVIC_SetPriorityGrouping>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b086      	sub	sp, #24
 80016be:	af00      	add	r7, sp, #0
 80016c0:	4603      	mov	r3, r0
 80016c2:	60b9      	str	r1, [r7, #8]
 80016c4:	607a      	str	r2, [r7, #4]
 80016c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016cc:	f7ff ff5e 	bl	800158c <__NVIC_GetPriorityGrouping>
 80016d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	68b9      	ldr	r1, [r7, #8]
 80016d6:	6978      	ldr	r0, [r7, #20]
 80016d8:	f7ff ff90 	bl	80015fc <NVIC_EncodePriority>
 80016dc:	4602      	mov	r2, r0
 80016de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e2:	4611      	mov	r1, r2
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff ff5f 	bl	80015a8 <__NVIC_SetPriority>
}
 80016ea:	bf00      	nop
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b082      	sub	sp, #8
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ffb0 	bl	8001660 <SysTick_Config>
 8001700:	4603      	mov	r3, r0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800170c:	b480      	push	{r7}
 800170e:	b08b      	sub	sp, #44	@ 0x2c
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001716:	2300      	movs	r3, #0
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800171e:	e169      	b.n	80019f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001720:	2201      	movs	r2, #1
 8001722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	69fa      	ldr	r2, [r7, #28]
 8001730:	4013      	ands	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	429a      	cmp	r2, r3
 800173a:	f040 8158 	bne.w	80019ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	4a9a      	ldr	r2, [pc, #616]	@ (80019ac <HAL_GPIO_Init+0x2a0>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d05e      	beq.n	8001806 <HAL_GPIO_Init+0xfa>
 8001748:	4a98      	ldr	r2, [pc, #608]	@ (80019ac <HAL_GPIO_Init+0x2a0>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d875      	bhi.n	800183a <HAL_GPIO_Init+0x12e>
 800174e:	4a98      	ldr	r2, [pc, #608]	@ (80019b0 <HAL_GPIO_Init+0x2a4>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d058      	beq.n	8001806 <HAL_GPIO_Init+0xfa>
 8001754:	4a96      	ldr	r2, [pc, #600]	@ (80019b0 <HAL_GPIO_Init+0x2a4>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d86f      	bhi.n	800183a <HAL_GPIO_Init+0x12e>
 800175a:	4a96      	ldr	r2, [pc, #600]	@ (80019b4 <HAL_GPIO_Init+0x2a8>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d052      	beq.n	8001806 <HAL_GPIO_Init+0xfa>
 8001760:	4a94      	ldr	r2, [pc, #592]	@ (80019b4 <HAL_GPIO_Init+0x2a8>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d869      	bhi.n	800183a <HAL_GPIO_Init+0x12e>
 8001766:	4a94      	ldr	r2, [pc, #592]	@ (80019b8 <HAL_GPIO_Init+0x2ac>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d04c      	beq.n	8001806 <HAL_GPIO_Init+0xfa>
 800176c:	4a92      	ldr	r2, [pc, #584]	@ (80019b8 <HAL_GPIO_Init+0x2ac>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d863      	bhi.n	800183a <HAL_GPIO_Init+0x12e>
 8001772:	4a92      	ldr	r2, [pc, #584]	@ (80019bc <HAL_GPIO_Init+0x2b0>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d046      	beq.n	8001806 <HAL_GPIO_Init+0xfa>
 8001778:	4a90      	ldr	r2, [pc, #576]	@ (80019bc <HAL_GPIO_Init+0x2b0>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d85d      	bhi.n	800183a <HAL_GPIO_Init+0x12e>
 800177e:	2b12      	cmp	r3, #18
 8001780:	d82a      	bhi.n	80017d8 <HAL_GPIO_Init+0xcc>
 8001782:	2b12      	cmp	r3, #18
 8001784:	d859      	bhi.n	800183a <HAL_GPIO_Init+0x12e>
 8001786:	a201      	add	r2, pc, #4	@ (adr r2, 800178c <HAL_GPIO_Init+0x80>)
 8001788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178c:	08001807 	.word	0x08001807
 8001790:	080017e1 	.word	0x080017e1
 8001794:	080017f3 	.word	0x080017f3
 8001798:	08001835 	.word	0x08001835
 800179c:	0800183b 	.word	0x0800183b
 80017a0:	0800183b 	.word	0x0800183b
 80017a4:	0800183b 	.word	0x0800183b
 80017a8:	0800183b 	.word	0x0800183b
 80017ac:	0800183b 	.word	0x0800183b
 80017b0:	0800183b 	.word	0x0800183b
 80017b4:	0800183b 	.word	0x0800183b
 80017b8:	0800183b 	.word	0x0800183b
 80017bc:	0800183b 	.word	0x0800183b
 80017c0:	0800183b 	.word	0x0800183b
 80017c4:	0800183b 	.word	0x0800183b
 80017c8:	0800183b 	.word	0x0800183b
 80017cc:	0800183b 	.word	0x0800183b
 80017d0:	080017e9 	.word	0x080017e9
 80017d4:	080017fd 	.word	0x080017fd
 80017d8:	4a79      	ldr	r2, [pc, #484]	@ (80019c0 <HAL_GPIO_Init+0x2b4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d013      	beq.n	8001806 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017de:	e02c      	b.n	800183a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	623b      	str	r3, [r7, #32]
          break;
 80017e6:	e029      	b.n	800183c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	3304      	adds	r3, #4
 80017ee:	623b      	str	r3, [r7, #32]
          break;
 80017f0:	e024      	b.n	800183c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	3308      	adds	r3, #8
 80017f8:	623b      	str	r3, [r7, #32]
          break;
 80017fa:	e01f      	b.n	800183c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	330c      	adds	r3, #12
 8001802:	623b      	str	r3, [r7, #32]
          break;
 8001804:	e01a      	b.n	800183c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d102      	bne.n	8001814 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800180e:	2304      	movs	r3, #4
 8001810:	623b      	str	r3, [r7, #32]
          break;
 8001812:	e013      	b.n	800183c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d105      	bne.n	8001828 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800181c:	2308      	movs	r3, #8
 800181e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	611a      	str	r2, [r3, #16]
          break;
 8001826:	e009      	b.n	800183c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001828:	2308      	movs	r3, #8
 800182a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	69fa      	ldr	r2, [r7, #28]
 8001830:	615a      	str	r2, [r3, #20]
          break;
 8001832:	e003      	b.n	800183c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001834:	2300      	movs	r3, #0
 8001836:	623b      	str	r3, [r7, #32]
          break;
 8001838:	e000      	b.n	800183c <HAL_GPIO_Init+0x130>
          break;
 800183a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	2bff      	cmp	r3, #255	@ 0xff
 8001840:	d801      	bhi.n	8001846 <HAL_GPIO_Init+0x13a>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	e001      	b.n	800184a <HAL_GPIO_Init+0x13e>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	3304      	adds	r3, #4
 800184a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	2bff      	cmp	r3, #255	@ 0xff
 8001850:	d802      	bhi.n	8001858 <HAL_GPIO_Init+0x14c>
 8001852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	e002      	b.n	800185e <HAL_GPIO_Init+0x152>
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	3b08      	subs	r3, #8
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	210f      	movs	r1, #15
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	fa01 f303 	lsl.w	r3, r1, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	401a      	ands	r2, r3
 8001870:	6a39      	ldr	r1, [r7, #32]
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	fa01 f303 	lsl.w	r3, r1, r3
 8001878:	431a      	orrs	r2, r3
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 80b1 	beq.w	80019ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800188c:	4b4d      	ldr	r3, [pc, #308]	@ (80019c4 <HAL_GPIO_Init+0x2b8>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a4c      	ldr	r2, [pc, #304]	@ (80019c4 <HAL_GPIO_Init+0x2b8>)
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b4a      	ldr	r3, [pc, #296]	@ (80019c4 <HAL_GPIO_Init+0x2b8>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018a4:	4a48      	ldr	r2, [pc, #288]	@ (80019c8 <HAL_GPIO_Init+0x2bc>)
 80018a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a8:	089b      	lsrs	r3, r3, #2
 80018aa:	3302      	adds	r3, #2
 80018ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	f003 0303 	and.w	r3, r3, #3
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	220f      	movs	r2, #15
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	4013      	ands	r3, r2
 80018c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a40      	ldr	r2, [pc, #256]	@ (80019cc <HAL_GPIO_Init+0x2c0>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d013      	beq.n	80018f8 <HAL_GPIO_Init+0x1ec>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a3f      	ldr	r2, [pc, #252]	@ (80019d0 <HAL_GPIO_Init+0x2c4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d00d      	beq.n	80018f4 <HAL_GPIO_Init+0x1e8>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a3e      	ldr	r2, [pc, #248]	@ (80019d4 <HAL_GPIO_Init+0x2c8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d007      	beq.n	80018f0 <HAL_GPIO_Init+0x1e4>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a3d      	ldr	r2, [pc, #244]	@ (80019d8 <HAL_GPIO_Init+0x2cc>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d101      	bne.n	80018ec <HAL_GPIO_Init+0x1e0>
 80018e8:	2303      	movs	r3, #3
 80018ea:	e006      	b.n	80018fa <HAL_GPIO_Init+0x1ee>
 80018ec:	2304      	movs	r3, #4
 80018ee:	e004      	b.n	80018fa <HAL_GPIO_Init+0x1ee>
 80018f0:	2302      	movs	r3, #2
 80018f2:	e002      	b.n	80018fa <HAL_GPIO_Init+0x1ee>
 80018f4:	2301      	movs	r3, #1
 80018f6:	e000      	b.n	80018fa <HAL_GPIO_Init+0x1ee>
 80018f8:	2300      	movs	r3, #0
 80018fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018fc:	f002 0203 	and.w	r2, r2, #3
 8001900:	0092      	lsls	r2, r2, #2
 8001902:	4093      	lsls	r3, r2
 8001904:	68fa      	ldr	r2, [r7, #12]
 8001906:	4313      	orrs	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800190a:	492f      	ldr	r1, [pc, #188]	@ (80019c8 <HAL_GPIO_Init+0x2bc>)
 800190c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190e:	089b      	lsrs	r3, r3, #2
 8001910:	3302      	adds	r3, #2
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d006      	beq.n	8001932 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001924:	4b2d      	ldr	r3, [pc, #180]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	492c      	ldr	r1, [pc, #176]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	4313      	orrs	r3, r2
 800192e:	608b      	str	r3, [r1, #8]
 8001930:	e006      	b.n	8001940 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001932:	4b2a      	ldr	r3, [pc, #168]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	43db      	mvns	r3, r3
 800193a:	4928      	ldr	r1, [pc, #160]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800193c:	4013      	ands	r3, r2
 800193e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d006      	beq.n	800195a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800194c:	4b23      	ldr	r3, [pc, #140]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800194e:	68da      	ldr	r2, [r3, #12]
 8001950:	4922      	ldr	r1, [pc, #136]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	60cb      	str	r3, [r1, #12]
 8001958:	e006      	b.n	8001968 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800195a:	4b20      	ldr	r3, [pc, #128]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800195c:	68da      	ldr	r2, [r3, #12]
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	43db      	mvns	r3, r3
 8001962:	491e      	ldr	r1, [pc, #120]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 8001964:	4013      	ands	r3, r2
 8001966:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d006      	beq.n	8001982 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001974:	4b19      	ldr	r3, [pc, #100]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	4918      	ldr	r1, [pc, #96]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]
 8001980:	e006      	b.n	8001990 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001982:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 8001984:	685a      	ldr	r2, [r3, #4]
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	43db      	mvns	r3, r3
 800198a:	4914      	ldr	r1, [pc, #80]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800198c:	4013      	ands	r3, r2
 800198e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d021      	beq.n	80019e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800199c:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	490e      	ldr	r1, [pc, #56]	@ (80019dc <HAL_GPIO_Init+0x2d0>)
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	600b      	str	r3, [r1, #0]
 80019a8:	e021      	b.n	80019ee <HAL_GPIO_Init+0x2e2>
 80019aa:	bf00      	nop
 80019ac:	10320000 	.word	0x10320000
 80019b0:	10310000 	.word	0x10310000
 80019b4:	10220000 	.word	0x10220000
 80019b8:	10210000 	.word	0x10210000
 80019bc:	10120000 	.word	0x10120000
 80019c0:	10110000 	.word	0x10110000
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40010000 	.word	0x40010000
 80019cc:	40010800 	.word	0x40010800
 80019d0:	40010c00 	.word	0x40010c00
 80019d4:	40011000 	.word	0x40011000
 80019d8:	40011400 	.word	0x40011400
 80019dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_GPIO_Init+0x304>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	43db      	mvns	r3, r3
 80019e8:	4909      	ldr	r1, [pc, #36]	@ (8001a10 <HAL_GPIO_Init+0x304>)
 80019ea:	4013      	ands	r3, r2
 80019ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f0:	3301      	adds	r3, #1
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fa:	fa22 f303 	lsr.w	r3, r2, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f47f ae8e 	bne.w	8001720 <HAL_GPIO_Init+0x14>
  }
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	372c      	adds	r7, #44	@ 0x2c
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr
 8001a10:	40010400 	.word	0x40010400

08001a14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	887b      	ldrh	r3, [r7, #2]
 8001a26:	4013      	ands	r3, r2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d002      	beq.n	8001a32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	73fb      	strb	r3, [r7, #15]
 8001a30:	e001      	b.n	8001a36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a32:	2300      	movs	r3, #0
 8001a34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr

08001a42 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	807b      	strh	r3, [r7, #2]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a52:	787b      	ldrb	r3, [r7, #1]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a58:	887a      	ldrh	r2, [r7, #2]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a5e:	e003      	b.n	8001a68 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a60:	887b      	ldrh	r3, [r7, #2]
 8001a62:	041a      	lsls	r2, r3, #16
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	611a      	str	r2, [r3, #16]
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
	...

08001a74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d101      	bne.n	8001a86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e272      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8087 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a94:	4b92      	ldr	r3, [pc, #584]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b04      	cmp	r3, #4
 8001a9e:	d00c      	beq.n	8001aba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001aa0:	4b8f      	ldr	r3, [pc, #572]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f003 030c 	and.w	r3, r3, #12
 8001aa8:	2b08      	cmp	r3, #8
 8001aaa:	d112      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x5e>
 8001aac:	4b8c      	ldr	r3, [pc, #560]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ab4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ab8:	d10b      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aba:	4b89      	ldr	r3, [pc, #548]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d06c      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x12c>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d168      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e24c      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ada:	d106      	bne.n	8001aea <HAL_RCC_OscConfig+0x76>
 8001adc:	4b80      	ldr	r3, [pc, #512]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a7f      	ldr	r2, [pc, #508]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001ae2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	e02e      	b.n	8001b48 <HAL_RCC_OscConfig+0xd4>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10c      	bne.n	8001b0c <HAL_RCC_OscConfig+0x98>
 8001af2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a7a      	ldr	r2, [pc, #488]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001af8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	4b78      	ldr	r3, [pc, #480]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a77      	ldr	r2, [pc, #476]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	e01d      	b.n	8001b48 <HAL_RCC_OscConfig+0xd4>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b14:	d10c      	bne.n	8001b30 <HAL_RCC_OscConfig+0xbc>
 8001b16:	4b72      	ldr	r3, [pc, #456]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a71      	ldr	r2, [pc, #452]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	4b6f      	ldr	r3, [pc, #444]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a6e      	ldr	r2, [pc, #440]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	e00b      	b.n	8001b48 <HAL_RCC_OscConfig+0xd4>
 8001b30:	4b6b      	ldr	r3, [pc, #428]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a6a      	ldr	r2, [pc, #424]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b68      	ldr	r3, [pc, #416]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a67      	ldr	r2, [pc, #412]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d013      	beq.n	8001b78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7ff fcca 	bl	80014e8 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b58:	f7ff fcc6 	bl	80014e8 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b64      	cmp	r3, #100	@ 0x64
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e200      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0f0      	beq.n	8001b58 <HAL_RCC_OscConfig+0xe4>
 8001b76:	e014      	b.n	8001ba2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b78:	f7ff fcb6 	bl	80014e8 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff fcb2 	bl	80014e8 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	@ 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e1ec      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b92:	4b53      	ldr	r3, [pc, #332]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1f0      	bne.n	8001b80 <HAL_RCC_OscConfig+0x10c>
 8001b9e:	e000      	b.n	8001ba2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d063      	beq.n	8001c76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bae:	4b4c      	ldr	r3, [pc, #304]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 030c 	and.w	r3, r3, #12
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00b      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bba:	4b49      	ldr	r3, [pc, #292]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d11c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x18c>
 8001bc6:	4b46      	ldr	r3, [pc, #280]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d116      	bne.n	8001c00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd2:	4b43      	ldr	r3, [pc, #268]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d005      	beq.n	8001bea <HAL_RCC_OscConfig+0x176>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d001      	beq.n	8001bea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e1c0      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bea:	4b3d      	ldr	r3, [pc, #244]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	4939      	ldr	r1, [pc, #228]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bfe:	e03a      	b.n	8001c76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d020      	beq.n	8001c4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c08:	4b36      	ldr	r3, [pc, #216]	@ (8001ce4 <HAL_RCC_OscConfig+0x270>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0e:	f7ff fc6b 	bl	80014e8 <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c14:	e008      	b.n	8001c28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c16:	f7ff fc67 	bl	80014e8 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e1a1      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d0f0      	beq.n	8001c16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	695b      	ldr	r3, [r3, #20]
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4927      	ldr	r1, [pc, #156]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	600b      	str	r3, [r1, #0]
 8001c48:	e015      	b.n	8001c76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ce4 <HAL_RCC_OscConfig+0x270>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c50:	f7ff fc4a 	bl	80014e8 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c58:	f7ff fc46 	bl	80014e8 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e180      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1f0      	bne.n	8001c58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d03a      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d019      	beq.n	8001cbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ce8 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c90:	f7ff fc2a 	bl	80014e8 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c98:	f7ff fc26 	bl	80014e8 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e160      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001caa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce0 <HAL_RCC_OscConfig+0x26c>)
 8001cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f0      	beq.n	8001c98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f000 face 	bl	8002258 <RCC_Delay>
 8001cbc:	e01c      	b.n	8001cf8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <HAL_RCC_OscConfig+0x274>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc4:	f7ff fc10 	bl	80014e8 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cca:	e00f      	b.n	8001cec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ccc:	f7ff fc0c 	bl	80014e8 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d908      	bls.n	8001cec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e146      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
 8001cde:	bf00      	nop
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	42420000 	.word	0x42420000
 8001ce8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cec:	4b92      	ldr	r3, [pc, #584]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1e9      	bne.n	8001ccc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f000 80a6 	beq.w	8001e52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d0a:	4b8b      	ldr	r3, [pc, #556]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10d      	bne.n	8001d32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d16:	4b88      	ldr	r3, [pc, #544]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	4a87      	ldr	r2, [pc, #540]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d20:	61d3      	str	r3, [r2, #28]
 8001d22:	4b85      	ldr	r3, [pc, #532]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d32:	4b82      	ldr	r3, [pc, #520]	@ (8001f3c <HAL_RCC_OscConfig+0x4c8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d118      	bne.n	8001d70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d3e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f3c <HAL_RCC_OscConfig+0x4c8>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a7e      	ldr	r2, [pc, #504]	@ (8001f3c <HAL_RCC_OscConfig+0x4c8>)
 8001d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d4a:	f7ff fbcd 	bl	80014e8 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d52:	f7ff fbc9 	bl	80014e8 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b64      	cmp	r3, #100	@ 0x64
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e103      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d64:	4b75      	ldr	r3, [pc, #468]	@ (8001f3c <HAL_RCC_OscConfig+0x4c8>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0f0      	beq.n	8001d52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d106      	bne.n	8001d86 <HAL_RCC_OscConfig+0x312>
 8001d78:	4b6f      	ldr	r3, [pc, #444]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	4a6e      	ldr	r2, [pc, #440]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	6213      	str	r3, [r2, #32]
 8001d84:	e02d      	b.n	8001de2 <HAL_RCC_OscConfig+0x36e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10c      	bne.n	8001da8 <HAL_RCC_OscConfig+0x334>
 8001d8e:	4b6a      	ldr	r3, [pc, #424]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	4a69      	ldr	r2, [pc, #420]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	f023 0301 	bic.w	r3, r3, #1
 8001d98:	6213      	str	r3, [r2, #32]
 8001d9a:	4b67      	ldr	r3, [pc, #412]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	4a66      	ldr	r2, [pc, #408]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	f023 0304 	bic.w	r3, r3, #4
 8001da4:	6213      	str	r3, [r2, #32]
 8001da6:	e01c      	b.n	8001de2 <HAL_RCC_OscConfig+0x36e>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	2b05      	cmp	r3, #5
 8001dae:	d10c      	bne.n	8001dca <HAL_RCC_OscConfig+0x356>
 8001db0:	4b61      	ldr	r3, [pc, #388]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	4a60      	ldr	r2, [pc, #384]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001db6:	f043 0304 	orr.w	r3, r3, #4
 8001dba:	6213      	str	r3, [r2, #32]
 8001dbc:	4b5e      	ldr	r3, [pc, #376]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	4a5d      	ldr	r2, [pc, #372]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6213      	str	r3, [r2, #32]
 8001dc8:	e00b      	b.n	8001de2 <HAL_RCC_OscConfig+0x36e>
 8001dca:	4b5b      	ldr	r3, [pc, #364]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
 8001dce:	4a5a      	ldr	r2, [pc, #360]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	f023 0301 	bic.w	r3, r3, #1
 8001dd4:	6213      	str	r3, [r2, #32]
 8001dd6:	4b58      	ldr	r3, [pc, #352]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4a57      	ldr	r2, [pc, #348]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001ddc:	f023 0304 	bic.w	r3, r3, #4
 8001de0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d015      	beq.n	8001e16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dea:	f7ff fb7d 	bl	80014e8 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df0:	e00a      	b.n	8001e08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df2:	f7ff fb79 	bl	80014e8 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e0b1      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e08:	4b4b      	ldr	r3, [pc, #300]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001e0a:	6a1b      	ldr	r3, [r3, #32]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0ee      	beq.n	8001df2 <HAL_RCC_OscConfig+0x37e>
 8001e14:	e014      	b.n	8001e40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e16:	f7ff fb67 	bl	80014e8 <HAL_GetTick>
 8001e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e1c:	e00a      	b.n	8001e34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e1e:	f7ff fb63 	bl	80014e8 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e09b      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e34:	4b40      	ldr	r3, [pc, #256]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1ee      	bne.n	8001e1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e40:	7dfb      	ldrb	r3, [r7, #23]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d105      	bne.n	8001e52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e46:	4b3c      	ldr	r3, [pc, #240]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 8087 	beq.w	8001f6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e5c:	4b36      	ldr	r3, [pc, #216]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 030c 	and.w	r3, r3, #12
 8001e64:	2b08      	cmp	r3, #8
 8001e66:	d061      	beq.n	8001f2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d146      	bne.n	8001efe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e70:	4b33      	ldr	r3, [pc, #204]	@ (8001f40 <HAL_RCC_OscConfig+0x4cc>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e76:	f7ff fb37 	bl	80014e8 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7e:	f7ff fb33 	bl	80014e8 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e06d      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e90:	4b29      	ldr	r3, [pc, #164]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f0      	bne.n	8001e7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ea4:	d108      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ea6:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	4921      	ldr	r1, [pc, #132]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a19      	ldr	r1, [r3, #32]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec8:	430b      	orrs	r3, r1
 8001eca:	491b      	ldr	r1, [pc, #108]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <HAL_RCC_OscConfig+0x4cc>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed6:	f7ff fb07 	bl	80014e8 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ede:	f7ff fb03 	bl	80014e8 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e03d      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ef0:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0f0      	beq.n	8001ede <HAL_RCC_OscConfig+0x46a>
 8001efc:	e035      	b.n	8001f6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efe:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <HAL_RCC_OscConfig+0x4cc>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f04:	f7ff faf0 	bl	80014e8 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7ff faec 	bl	80014e8 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e026      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <HAL_RCC_OscConfig+0x4c4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x498>
 8001f2a:	e01e      	b.n	8001f6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	69db      	ldr	r3, [r3, #28]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d107      	bne.n	8001f44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e019      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40007000 	.word	0x40007000
 8001f40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f44:	4b0b      	ldr	r3, [pc, #44]	@ (8001f74 <HAL_RCC_OscConfig+0x500>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d106      	bne.n	8001f66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d001      	beq.n	8001f6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40021000 	.word	0x40021000

08001f78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0d0      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f8c:	4b6a      	ldr	r3, [pc, #424]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d910      	bls.n	8001fbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9a:	4b67      	ldr	r3, [pc, #412]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f023 0207 	bic.w	r2, r3, #7
 8001fa2:	4965      	ldr	r1, [pc, #404]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001faa:	4b63      	ldr	r3, [pc, #396]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d001      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e0b8      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d020      	beq.n	800200a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d005      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fd4:	4b59      	ldr	r3, [pc, #356]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	4a58      	ldr	r2, [pc, #352]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fec:	4b53      	ldr	r3, [pc, #332]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	4a52      	ldr	r2, [pc, #328]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ff6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ff8:	4b50      	ldr	r3, [pc, #320]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	494d      	ldr	r1, [pc, #308]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002006:	4313      	orrs	r3, r2
 8002008:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	2b00      	cmp	r3, #0
 8002014:	d040      	beq.n	8002098 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d107      	bne.n	800202e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800201e:	4b47      	ldr	r3, [pc, #284]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d115      	bne.n	8002056 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e07f      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d107      	bne.n	8002046 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002036:	4b41      	ldr	r3, [pc, #260]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d109      	bne.n	8002056 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e073      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002046:	4b3d      	ldr	r3, [pc, #244]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e06b      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002056:	4b39      	ldr	r3, [pc, #228]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f023 0203 	bic.w	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	4936      	ldr	r1, [pc, #216]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002064:	4313      	orrs	r3, r2
 8002066:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002068:	f7ff fa3e 	bl	80014e8 <HAL_GetTick>
 800206c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800206e:	e00a      	b.n	8002086 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002070:	f7ff fa3a 	bl	80014e8 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800207e:	4293      	cmp	r3, r2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e053      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002086:	4b2d      	ldr	r3, [pc, #180]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f003 020c 	and.w	r2, r3, #12
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	429a      	cmp	r2, r3
 8002096:	d1eb      	bne.n	8002070 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002098:	4b27      	ldr	r3, [pc, #156]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d210      	bcs.n	80020c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a6:	4b24      	ldr	r3, [pc, #144]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f023 0207 	bic.w	r2, r3, #7
 80020ae:	4922      	ldr	r1, [pc, #136]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b6:	4b20      	ldr	r3, [pc, #128]	@ (8002138 <HAL_RCC_ClockConfig+0x1c0>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e032      	b.n	800212e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d008      	beq.n	80020e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020d4:	4b19      	ldr	r3, [pc, #100]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4916      	ldr	r1, [pc, #88]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0308 	and.w	r3, r3, #8
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d009      	beq.n	8002106 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020f2:	4b12      	ldr	r3, [pc, #72]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	490e      	ldr	r1, [pc, #56]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 8002102:	4313      	orrs	r3, r2
 8002104:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002106:	f000 f821 	bl	800214c <HAL_RCC_GetSysClockFreq>
 800210a:	4602      	mov	r2, r0
 800210c:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <HAL_RCC_ClockConfig+0x1c4>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	091b      	lsrs	r3, r3, #4
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	490a      	ldr	r1, [pc, #40]	@ (8002140 <HAL_RCC_ClockConfig+0x1c8>)
 8002118:	5ccb      	ldrb	r3, [r1, r3]
 800211a:	fa22 f303 	lsr.w	r3, r2, r3
 800211e:	4a09      	ldr	r2, [pc, #36]	@ (8002144 <HAL_RCC_ClockConfig+0x1cc>)
 8002120:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002122:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <HAL_RCC_ClockConfig+0x1d0>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff f99c 	bl	8001464 <HAL_InitTick>

  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40022000 	.word	0x40022000
 800213c:	40021000 	.word	0x40021000
 8002140:	08007428 	.word	0x08007428
 8002144:	20000000 	.word	0x20000000
 8002148:	20000004 	.word	0x20000004

0800214c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002166:	4b1e      	ldr	r3, [pc, #120]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b04      	cmp	r3, #4
 8002174:	d002      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0x30>
 8002176:	2b08      	cmp	r3, #8
 8002178:	d003      	beq.n	8002182 <HAL_RCC_GetSysClockFreq+0x36>
 800217a:	e027      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800217c:	4b19      	ldr	r3, [pc, #100]	@ (80021e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800217e:	613b      	str	r3, [r7, #16]
      break;
 8002180:	e027      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	0c9b      	lsrs	r3, r3, #18
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	4a17      	ldr	r2, [pc, #92]	@ (80021e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800218c:	5cd3      	ldrb	r3, [r2, r3]
 800218e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d010      	beq.n	80021bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	0c5b      	lsrs	r3, r3, #17
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	4a11      	ldr	r2, [pc, #68]	@ (80021ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80021a6:	5cd3      	ldrb	r3, [r2, r3]
 80021a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ae:	fb03 f202 	mul.w	r2, r3, r2
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	e004      	b.n	80021c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a0c      	ldr	r2, [pc, #48]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021c0:	fb02 f303 	mul.w	r3, r2, r3
 80021c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	613b      	str	r3, [r7, #16]
      break;
 80021ca:	e002      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021cc:	4b05      	ldr	r3, [pc, #20]	@ (80021e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ce:	613b      	str	r3, [r7, #16]
      break;
 80021d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021d2:	693b      	ldr	r3, [r7, #16]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	371c      	adds	r7, #28
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000
 80021e4:	007a1200 	.word	0x007a1200
 80021e8:	08007440 	.word	0x08007440
 80021ec:	08007450 	.word	0x08007450
 80021f0:	003d0900 	.word	0x003d0900

080021f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021f8:	4b02      	ldr	r3, [pc, #8]	@ (8002204 <HAL_RCC_GetHCLKFreq+0x10>)
 80021fa:	681b      	ldr	r3, [r3, #0]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	20000000 	.word	0x20000000

08002208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800220c:	f7ff fff2 	bl	80021f4 <HAL_RCC_GetHCLKFreq>
 8002210:	4602      	mov	r2, r0
 8002212:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	4903      	ldr	r1, [pc, #12]	@ (800222c <HAL_RCC_GetPCLK1Freq+0x24>)
 800221e:	5ccb      	ldrb	r3, [r1, r3]
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002224:	4618      	mov	r0, r3
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	08007438 	.word	0x08007438

08002230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002234:	f7ff ffde 	bl	80021f4 <HAL_RCC_GetHCLKFreq>
 8002238:	4602      	mov	r2, r0
 800223a:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <HAL_RCC_GetPCLK2Freq+0x20>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	0adb      	lsrs	r3, r3, #11
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	4903      	ldr	r1, [pc, #12]	@ (8002254 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002246:	5ccb      	ldrb	r3, [r1, r3]
 8002248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800224c:	4618      	mov	r0, r3
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40021000 	.word	0x40021000
 8002254:	08007438 	.word	0x08007438

08002258 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002260:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <RCC_Delay+0x34>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a0a      	ldr	r2, [pc, #40]	@ (8002290 <RCC_Delay+0x38>)
 8002266:	fba2 2303 	umull	r2, r3, r2, r3
 800226a:	0a5b      	lsrs	r3, r3, #9
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002274:	bf00      	nop
  }
  while (Delay --);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1e5a      	subs	r2, r3, #1
 800227a:	60fa      	str	r2, [r7, #12]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f9      	bne.n	8002274 <RCC_Delay+0x1c>
}
 8002280:	bf00      	nop
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	20000000 	.word	0x20000000
 8002290:	10624dd3 	.word	0x10624dd3

08002294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e041      	b.n	800232a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d106      	bne.n	80022c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe ff38 	bl	8001130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2202      	movs	r2, #2
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3304      	adds	r3, #4
 80022d0:	4619      	mov	r1, r3
 80022d2:	4610      	mov	r0, r2
 80022d4:	f000 f940 	bl	8002558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d001      	beq.n	800234c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e032      	b.n	80023b2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a18      	ldr	r2, [pc, #96]	@ (80023bc <HAL_TIM_Base_Start+0x88>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00e      	beq.n	800237c <HAL_TIM_Base_Start+0x48>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002366:	d009      	beq.n	800237c <HAL_TIM_Base_Start+0x48>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a14      	ldr	r2, [pc, #80]	@ (80023c0 <HAL_TIM_Base_Start+0x8c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d004      	beq.n	800237c <HAL_TIM_Base_Start+0x48>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a13      	ldr	r2, [pc, #76]	@ (80023c4 <HAL_TIM_Base_Start+0x90>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d111      	bne.n	80023a0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b06      	cmp	r3, #6
 800238c:	d010      	beq.n	80023b0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800239e:	e007      	b.n	80023b0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	40000400 	.word	0x40000400
 80023c4:	40000800 	.word	0x40000800

080023c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d101      	bne.n	80023e4 <HAL_TIM_ConfigClockSource+0x1c>
 80023e0:	2302      	movs	r3, #2
 80023e2:	e0b4      	b.n	800254e <HAL_TIM_ConfigClockSource+0x186>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2202      	movs	r2, #2
 80023f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800240a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800241c:	d03e      	beq.n	800249c <HAL_TIM_ConfigClockSource+0xd4>
 800241e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002422:	f200 8087 	bhi.w	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 8002426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800242a:	f000 8086 	beq.w	800253a <HAL_TIM_ConfigClockSource+0x172>
 800242e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002432:	d87f      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 8002434:	2b70      	cmp	r3, #112	@ 0x70
 8002436:	d01a      	beq.n	800246e <HAL_TIM_ConfigClockSource+0xa6>
 8002438:	2b70      	cmp	r3, #112	@ 0x70
 800243a:	d87b      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 800243c:	2b60      	cmp	r3, #96	@ 0x60
 800243e:	d050      	beq.n	80024e2 <HAL_TIM_ConfigClockSource+0x11a>
 8002440:	2b60      	cmp	r3, #96	@ 0x60
 8002442:	d877      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 8002444:	2b50      	cmp	r3, #80	@ 0x50
 8002446:	d03c      	beq.n	80024c2 <HAL_TIM_ConfigClockSource+0xfa>
 8002448:	2b50      	cmp	r3, #80	@ 0x50
 800244a:	d873      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 800244c:	2b40      	cmp	r3, #64	@ 0x40
 800244e:	d058      	beq.n	8002502 <HAL_TIM_ConfigClockSource+0x13a>
 8002450:	2b40      	cmp	r3, #64	@ 0x40
 8002452:	d86f      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 8002454:	2b30      	cmp	r3, #48	@ 0x30
 8002456:	d064      	beq.n	8002522 <HAL_TIM_ConfigClockSource+0x15a>
 8002458:	2b30      	cmp	r3, #48	@ 0x30
 800245a:	d86b      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 800245c:	2b20      	cmp	r3, #32
 800245e:	d060      	beq.n	8002522 <HAL_TIM_ConfigClockSource+0x15a>
 8002460:	2b20      	cmp	r3, #32
 8002462:	d867      	bhi.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
 8002464:	2b00      	cmp	r3, #0
 8002466:	d05c      	beq.n	8002522 <HAL_TIM_ConfigClockSource+0x15a>
 8002468:	2b10      	cmp	r3, #16
 800246a:	d05a      	beq.n	8002522 <HAL_TIM_ConfigClockSource+0x15a>
 800246c:	e062      	b.n	8002534 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800247e:	f000 f950 	bl	8002722 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002490:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	609a      	str	r2, [r3, #8]
      break;
 800249a:	e04f      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024ac:	f000 f939 	bl	8002722 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024be:	609a      	str	r2, [r3, #8]
      break;
 80024c0:	e03c      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024ce:	461a      	mov	r2, r3
 80024d0:	f000 f8b0 	bl	8002634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2150      	movs	r1, #80	@ 0x50
 80024da:	4618      	mov	r0, r3
 80024dc:	f000 f907 	bl	80026ee <TIM_ITRx_SetConfig>
      break;
 80024e0:	e02c      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024ee:	461a      	mov	r2, r3
 80024f0:	f000 f8ce 	bl	8002690 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2160      	movs	r1, #96	@ 0x60
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f8f7 	bl	80026ee <TIM_ITRx_SetConfig>
      break;
 8002500:	e01c      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800250e:	461a      	mov	r2, r3
 8002510:	f000 f890 	bl	8002634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2140      	movs	r1, #64	@ 0x40
 800251a:	4618      	mov	r0, r3
 800251c:	f000 f8e7 	bl	80026ee <TIM_ITRx_SetConfig>
      break;
 8002520:	e00c      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4619      	mov	r1, r3
 800252c:	4610      	mov	r0, r2
 800252e:	f000 f8de 	bl	80026ee <TIM_ITRx_SetConfig>
      break;
 8002532:	e003      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
      break;
 8002538:	e000      	b.n	800253c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800253a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800254c:	7bfb      	ldrb	r3, [r7, #15]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a2f      	ldr	r2, [pc, #188]	@ (8002628 <TIM_Base_SetConfig+0xd0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d00b      	beq.n	8002588 <TIM_Base_SetConfig+0x30>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002576:	d007      	beq.n	8002588 <TIM_Base_SetConfig+0x30>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a2c      	ldr	r2, [pc, #176]	@ (800262c <TIM_Base_SetConfig+0xd4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d003      	beq.n	8002588 <TIM_Base_SetConfig+0x30>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a2b      	ldr	r2, [pc, #172]	@ (8002630 <TIM_Base_SetConfig+0xd8>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d108      	bne.n	800259a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800258e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	68fa      	ldr	r2, [r7, #12]
 8002596:	4313      	orrs	r3, r2
 8002598:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a22      	ldr	r2, [pc, #136]	@ (8002628 <TIM_Base_SetConfig+0xd0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d00b      	beq.n	80025ba <TIM_Base_SetConfig+0x62>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025a8:	d007      	beq.n	80025ba <TIM_Base_SetConfig+0x62>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a1f      	ldr	r2, [pc, #124]	@ (800262c <TIM_Base_SetConfig+0xd4>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d003      	beq.n	80025ba <TIM_Base_SetConfig+0x62>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002630 <TIM_Base_SetConfig+0xd8>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d108      	bne.n	80025cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002628 <TIM_Base_SetConfig+0xd0>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d103      	bne.n	8002600 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d005      	beq.n	800261e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	f023 0201 	bic.w	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	611a      	str	r2, [r3, #16]
  }
}
 800261e:	bf00      	nop
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	40012c00 	.word	0x40012c00
 800262c:	40000400 	.word	0x40000400
 8002630:	40000800 	.word	0x40000800

08002634 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6a1b      	ldr	r3, [r3, #32]
 800264a:	f023 0201 	bic.w	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800265e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4313      	orrs	r3, r2
 8002668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f023 030a 	bic.w	r3, r3, #10
 8002670:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	4313      	orrs	r3, r2
 8002678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	621a      	str	r2, [r3, #32]
}
 8002686:	bf00      	nop
 8002688:	371c      	adds	r7, #28
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002690:	b480      	push	{r7}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	f023 0210 	bic.w	r2, r3, #16
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80026ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	031b      	lsls	r3, r3, #12
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80026cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	621a      	str	r2, [r3, #32]
}
 80026e4:	bf00      	nop
 80026e6:	371c      	adds	r7, #28
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr

080026ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b085      	sub	sp, #20
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002704:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4313      	orrs	r3, r2
 800270c:	f043 0307 	orr.w	r3, r3, #7
 8002710:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	609a      	str	r2, [r3, #8]
}
 8002718:	bf00      	nop
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr

08002722 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002722:	b480      	push	{r7}
 8002724:	b087      	sub	sp, #28
 8002726:	af00      	add	r7, sp, #0
 8002728:	60f8      	str	r0, [r7, #12]
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800273c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	021a      	lsls	r2, r3, #8
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	431a      	orrs	r2, r3
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	4313      	orrs	r3, r2
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	4313      	orrs	r3, r2
 800274e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	609a      	str	r2, [r3, #8]
}
 8002756:	bf00      	nop
 8002758:	371c      	adds	r7, #28
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr

08002760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002774:	2302      	movs	r3, #2
 8002776:	e046      	b.n	8002806 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2202      	movs	r2, #2
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800279e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a16      	ldr	r2, [pc, #88]	@ (8002810 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d00e      	beq.n	80027da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027c4:	d009      	beq.n	80027da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a12      	ldr	r2, [pc, #72]	@ (8002814 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d004      	beq.n	80027da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a10      	ldr	r2, [pc, #64]	@ (8002818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d10c      	bne.n	80027f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr
 8002810:	40012c00 	.word	0x40012c00
 8002814:	40000400 	.word	0x40000400
 8002818:	40000800 	.word	0x40000800

0800281c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e042      	b.n	80028b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d106      	bne.n	8002848 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7fe fc92 	bl	800116c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2224      	movs	r2, #36	@ 0x24
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800285e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f971 	bl	8002b48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002874:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695a      	ldr	r2, [r3, #20]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68da      	ldr	r2, [r3, #12]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2220      	movs	r2, #32
 80028a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	@ 0x28
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	4613      	mov	r3, r2
 80028ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d175      	bne.n	80029c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d002      	beq.n	80028e8 <HAL_UART_Transmit+0x2c>
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e06e      	b.n	80029ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2221      	movs	r2, #33	@ 0x21
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028fa:	f7fe fdf5 	bl	80014e8 <HAL_GetTick>
 80028fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	88fa      	ldrh	r2, [r7, #6]
 8002904:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	88fa      	ldrh	r2, [r7, #6]
 800290a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002914:	d108      	bne.n	8002928 <HAL_UART_Transmit+0x6c>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d104      	bne.n	8002928 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	e003      	b.n	8002930 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800292c:	2300      	movs	r3, #0
 800292e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002930:	e02e      	b.n	8002990 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2200      	movs	r2, #0
 800293a:	2180      	movs	r1, #128	@ 0x80
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f848 	bl	80029d2 <UART_WaitOnFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e03a      	b.n	80029ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002968:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	3302      	adds	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	e007      	b.n	8002982 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	3301      	adds	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002994:	b29b      	uxth	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1cb      	bne.n	8002932 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2200      	movs	r2, #0
 80029a2:	2140      	movs	r1, #64	@ 0x40
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f814 	bl	80029d2 <UART_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e006      	b.n	80029ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2220      	movs	r2, #32
 80029c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b086      	sub	sp, #24
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	603b      	str	r3, [r7, #0]
 80029de:	4613      	mov	r3, r2
 80029e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029e2:	e03b      	b.n	8002a5c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029e4:	6a3b      	ldr	r3, [r7, #32]
 80029e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ea:	d037      	beq.n	8002a5c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ec:	f7fe fd7c 	bl	80014e8 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	6a3a      	ldr	r2, [r7, #32]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d302      	bcc.n	8002a02 <UART_WaitOnFlagUntilTimeout+0x30>
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e03a      	b.n	8002a7c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d023      	beq.n	8002a5c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b80      	cmp	r3, #128	@ 0x80
 8002a18:	d020      	beq.n	8002a5c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	2b40      	cmp	r3, #64	@ 0x40
 8002a1e:	d01d      	beq.n	8002a5c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d116      	bne.n	8002a5c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 f81d 	bl	8002a84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e00f      	b.n	8002a7c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	4013      	ands	r3, r2
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	bf0c      	ite	eq
 8002a6c:	2301      	moveq	r3, #1
 8002a6e:	2300      	movne	r3, #0
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	461a      	mov	r2, r3
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d0b4      	beq.n	80029e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b095      	sub	sp, #84	@ 0x54
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a96:	e853 3f00 	ldrex	r3, [r3]
 8002a9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	330c      	adds	r3, #12
 8002aaa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002aac:	643a      	str	r2, [r7, #64]	@ 0x40
 8002aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ab2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ab4:	e841 2300 	strex	r3, r2, [r1]
 8002ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1e5      	bne.n	8002a8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	3314      	adds	r3, #20
 8002ac6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac8:	6a3b      	ldr	r3, [r7, #32]
 8002aca:	e853 3f00 	ldrex	r3, [r3]
 8002ace:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	f023 0301 	bic.w	r3, r3, #1
 8002ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	3314      	adds	r3, #20
 8002ade:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ae0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ae8:	e841 2300 	strex	r3, r2, [r1]
 8002aec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1e5      	bne.n	8002ac0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d119      	bne.n	8002b30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	330c      	adds	r3, #12
 8002b02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	e853 3f00 	ldrex	r3, [r3]
 8002b0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	f023 0310 	bic.w	r3, r3, #16
 8002b12:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	330c      	adds	r3, #12
 8002b1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b1c:	61ba      	str	r2, [r7, #24]
 8002b1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b20:	6979      	ldr	r1, [r7, #20]
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	e841 2300 	strex	r3, r2, [r1]
 8002b28:	613b      	str	r3, [r7, #16]
   return(result);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1e5      	bne.n	8002afc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2220      	movs	r2, #32
 8002b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b3e:	bf00      	nop
 8002b40:	3754      	adds	r7, #84	@ 0x54
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002b82:	f023 030c 	bic.w	r3, r3, #12
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	68b9      	ldr	r1, [r7, #8]
 8002b8c:	430b      	orrs	r3, r1
 8002b8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	699a      	ldr	r2, [r3, #24]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a2c      	ldr	r2, [pc, #176]	@ (8002c5c <UART_SetConfig+0x114>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d103      	bne.n	8002bb8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002bb0:	f7ff fb3e 	bl	8002230 <HAL_RCC_GetPCLK2Freq>
 8002bb4:	60f8      	str	r0, [r7, #12]
 8002bb6:	e002      	b.n	8002bbe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002bb8:	f7ff fb26 	bl	8002208 <HAL_RCC_GetPCLK1Freq>
 8002bbc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009a      	lsls	r2, r3, #2
 8002bc8:	441a      	add	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd4:	4a22      	ldr	r2, [pc, #136]	@ (8002c60 <UART_SetConfig+0x118>)
 8002bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bda:	095b      	lsrs	r3, r3, #5
 8002bdc:	0119      	lsls	r1, r3, #4
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4613      	mov	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	009a      	lsls	r2, r3, #2
 8002be8:	441a      	add	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c60 <UART_SetConfig+0x118>)
 8002bf6:	fba3 0302 	umull	r0, r3, r3, r2
 8002bfa:	095b      	lsrs	r3, r3, #5
 8002bfc:	2064      	movs	r0, #100	@ 0x64
 8002bfe:	fb00 f303 	mul.w	r3, r0, r3
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	3332      	adds	r3, #50	@ 0x32
 8002c08:	4a15      	ldr	r2, [pc, #84]	@ (8002c60 <UART_SetConfig+0x118>)
 8002c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0e:	095b      	lsrs	r3, r3, #5
 8002c10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c14:	4419      	add	r1, r3
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	009a      	lsls	r2, r3, #2
 8002c20:	441a      	add	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c60 <UART_SetConfig+0x118>)
 8002c2e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	2064      	movs	r0, #100	@ 0x64
 8002c36:	fb00 f303 	mul.w	r3, r0, r3
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	3332      	adds	r3, #50	@ 0x32
 8002c40:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <UART_SetConfig+0x118>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	f003 020f 	and.w	r2, r3, #15
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	440a      	add	r2, r1
 8002c52:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c54:	bf00      	nop
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40013800 	.word	0x40013800
 8002c60:	51eb851f 	.word	0x51eb851f

08002c64 <__cvt>:
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c6a:	461d      	mov	r5, r3
 8002c6c:	bfbb      	ittet	lt
 8002c6e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002c72:	461d      	movlt	r5, r3
 8002c74:	2300      	movge	r3, #0
 8002c76:	232d      	movlt	r3, #45	@ 0x2d
 8002c78:	b088      	sub	sp, #32
 8002c7a:	4614      	mov	r4, r2
 8002c7c:	bfb8      	it	lt
 8002c7e:	4614      	movlt	r4, r2
 8002c80:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002c82:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002c84:	7013      	strb	r3, [r2, #0]
 8002c86:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002c88:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002c8c:	f023 0820 	bic.w	r8, r3, #32
 8002c90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002c94:	d005      	beq.n	8002ca2 <__cvt+0x3e>
 8002c96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002c9a:	d100      	bne.n	8002c9e <__cvt+0x3a>
 8002c9c:	3601      	adds	r6, #1
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	e000      	b.n	8002ca4 <__cvt+0x40>
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	aa07      	add	r2, sp, #28
 8002ca6:	9204      	str	r2, [sp, #16]
 8002ca8:	aa06      	add	r2, sp, #24
 8002caa:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002cae:	e9cd 3600 	strd	r3, r6, [sp]
 8002cb2:	4622      	mov	r2, r4
 8002cb4:	462b      	mov	r3, r5
 8002cb6:	f001 f8b7 	bl	8003e28 <_dtoa_r>
 8002cba:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002cbe:	4607      	mov	r7, r0
 8002cc0:	d119      	bne.n	8002cf6 <__cvt+0x92>
 8002cc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002cc4:	07db      	lsls	r3, r3, #31
 8002cc6:	d50e      	bpl.n	8002ce6 <__cvt+0x82>
 8002cc8:	eb00 0906 	add.w	r9, r0, r6
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2300      	movs	r3, #0
 8002cd0:	4620      	mov	r0, r4
 8002cd2:	4629      	mov	r1, r5
 8002cd4:	f7fd fe68 	bl	80009a8 <__aeabi_dcmpeq>
 8002cd8:	b108      	cbz	r0, 8002cde <__cvt+0x7a>
 8002cda:	f8cd 901c 	str.w	r9, [sp, #28]
 8002cde:	2230      	movs	r2, #48	@ 0x30
 8002ce0:	9b07      	ldr	r3, [sp, #28]
 8002ce2:	454b      	cmp	r3, r9
 8002ce4:	d31e      	bcc.n	8002d24 <__cvt+0xc0>
 8002ce6:	4638      	mov	r0, r7
 8002ce8:	9b07      	ldr	r3, [sp, #28]
 8002cea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002cec:	1bdb      	subs	r3, r3, r7
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	b008      	add	sp, #32
 8002cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cf6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002cfa:	eb00 0906 	add.w	r9, r0, r6
 8002cfe:	d1e5      	bne.n	8002ccc <__cvt+0x68>
 8002d00:	7803      	ldrb	r3, [r0, #0]
 8002d02:	2b30      	cmp	r3, #48	@ 0x30
 8002d04:	d10a      	bne.n	8002d1c <__cvt+0xb8>
 8002d06:	2200      	movs	r2, #0
 8002d08:	2300      	movs	r3, #0
 8002d0a:	4620      	mov	r0, r4
 8002d0c:	4629      	mov	r1, r5
 8002d0e:	f7fd fe4b 	bl	80009a8 <__aeabi_dcmpeq>
 8002d12:	b918      	cbnz	r0, 8002d1c <__cvt+0xb8>
 8002d14:	f1c6 0601 	rsb	r6, r6, #1
 8002d18:	f8ca 6000 	str.w	r6, [sl]
 8002d1c:	f8da 3000 	ldr.w	r3, [sl]
 8002d20:	4499      	add	r9, r3
 8002d22:	e7d3      	b.n	8002ccc <__cvt+0x68>
 8002d24:	1c59      	adds	r1, r3, #1
 8002d26:	9107      	str	r1, [sp, #28]
 8002d28:	701a      	strb	r2, [r3, #0]
 8002d2a:	e7d9      	b.n	8002ce0 <__cvt+0x7c>

08002d2c <__exponent>:
 8002d2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d2e:	2900      	cmp	r1, #0
 8002d30:	bfb6      	itet	lt
 8002d32:	232d      	movlt	r3, #45	@ 0x2d
 8002d34:	232b      	movge	r3, #43	@ 0x2b
 8002d36:	4249      	neglt	r1, r1
 8002d38:	2909      	cmp	r1, #9
 8002d3a:	7002      	strb	r2, [r0, #0]
 8002d3c:	7043      	strb	r3, [r0, #1]
 8002d3e:	dd29      	ble.n	8002d94 <__exponent+0x68>
 8002d40:	f10d 0307 	add.w	r3, sp, #7
 8002d44:	461d      	mov	r5, r3
 8002d46:	270a      	movs	r7, #10
 8002d48:	fbb1 f6f7 	udiv	r6, r1, r7
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	fb07 1416 	mls	r4, r7, r6, r1
 8002d52:	3430      	adds	r4, #48	@ 0x30
 8002d54:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002d58:	460c      	mov	r4, r1
 8002d5a:	2c63      	cmp	r4, #99	@ 0x63
 8002d5c:	4631      	mov	r1, r6
 8002d5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d62:	dcf1      	bgt.n	8002d48 <__exponent+0x1c>
 8002d64:	3130      	adds	r1, #48	@ 0x30
 8002d66:	1e94      	subs	r4, r2, #2
 8002d68:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002d6c:	4623      	mov	r3, r4
 8002d6e:	1c41      	adds	r1, r0, #1
 8002d70:	42ab      	cmp	r3, r5
 8002d72:	d30a      	bcc.n	8002d8a <__exponent+0x5e>
 8002d74:	f10d 0309 	add.w	r3, sp, #9
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	42ac      	cmp	r4, r5
 8002d7c:	bf88      	it	hi
 8002d7e:	2300      	movhi	r3, #0
 8002d80:	3302      	adds	r3, #2
 8002d82:	4403      	add	r3, r0
 8002d84:	1a18      	subs	r0, r3, r0
 8002d86:	b003      	add	sp, #12
 8002d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d8a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002d8e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002d92:	e7ed      	b.n	8002d70 <__exponent+0x44>
 8002d94:	2330      	movs	r3, #48	@ 0x30
 8002d96:	3130      	adds	r1, #48	@ 0x30
 8002d98:	7083      	strb	r3, [r0, #2]
 8002d9a:	70c1      	strb	r1, [r0, #3]
 8002d9c:	1d03      	adds	r3, r0, #4
 8002d9e:	e7f1      	b.n	8002d84 <__exponent+0x58>

08002da0 <_printf_float>:
 8002da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002da4:	b091      	sub	sp, #68	@ 0x44
 8002da6:	460c      	mov	r4, r1
 8002da8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002dac:	4616      	mov	r6, r2
 8002dae:	461f      	mov	r7, r3
 8002db0:	4605      	mov	r5, r0
 8002db2:	f000 ff25 	bl	8003c00 <_localeconv_r>
 8002db6:	6803      	ldr	r3, [r0, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	9308      	str	r3, [sp, #32]
 8002dbc:	f7fd f9c8 	bl	8000150 <strlen>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	930e      	str	r3, [sp, #56]	@ 0x38
 8002dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8002dc8:	9009      	str	r0, [sp, #36]	@ 0x24
 8002dca:	3307      	adds	r3, #7
 8002dcc:	f023 0307 	bic.w	r3, r3, #7
 8002dd0:	f103 0208 	add.w	r2, r3, #8
 8002dd4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002dd8:	f8d4 b000 	ldr.w	fp, [r4]
 8002ddc:	f8c8 2000 	str.w	r2, [r8]
 8002de0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002de4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002de8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002dea:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002dee:	f04f 32ff 	mov.w	r2, #4294967295
 8002df2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002df6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002dfa:	4b9c      	ldr	r3, [pc, #624]	@ (800306c <_printf_float+0x2cc>)
 8002dfc:	f7fd fe06 	bl	8000a0c <__aeabi_dcmpun>
 8002e00:	bb70      	cbnz	r0, 8002e60 <_printf_float+0xc0>
 8002e02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002e06:	f04f 32ff 	mov.w	r2, #4294967295
 8002e0a:	4b98      	ldr	r3, [pc, #608]	@ (800306c <_printf_float+0x2cc>)
 8002e0c:	f7fd fde0 	bl	80009d0 <__aeabi_dcmple>
 8002e10:	bb30      	cbnz	r0, 8002e60 <_printf_float+0xc0>
 8002e12:	2200      	movs	r2, #0
 8002e14:	2300      	movs	r3, #0
 8002e16:	4640      	mov	r0, r8
 8002e18:	4649      	mov	r1, r9
 8002e1a:	f7fd fdcf 	bl	80009bc <__aeabi_dcmplt>
 8002e1e:	b110      	cbz	r0, 8002e26 <_printf_float+0x86>
 8002e20:	232d      	movs	r3, #45	@ 0x2d
 8002e22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e26:	4a92      	ldr	r2, [pc, #584]	@ (8003070 <_printf_float+0x2d0>)
 8002e28:	4b92      	ldr	r3, [pc, #584]	@ (8003074 <_printf_float+0x2d4>)
 8002e2a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002e2e:	bf94      	ite	ls
 8002e30:	4690      	movls	r8, r2
 8002e32:	4698      	movhi	r8, r3
 8002e34:	2303      	movs	r3, #3
 8002e36:	f04f 0900 	mov.w	r9, #0
 8002e3a:	6123      	str	r3, [r4, #16]
 8002e3c:	f02b 0304 	bic.w	r3, fp, #4
 8002e40:	6023      	str	r3, [r4, #0]
 8002e42:	4633      	mov	r3, r6
 8002e44:	4621      	mov	r1, r4
 8002e46:	4628      	mov	r0, r5
 8002e48:	9700      	str	r7, [sp, #0]
 8002e4a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002e4c:	f000 f9d4 	bl	80031f8 <_printf_common>
 8002e50:	3001      	adds	r0, #1
 8002e52:	f040 8090 	bne.w	8002f76 <_printf_float+0x1d6>
 8002e56:	f04f 30ff 	mov.w	r0, #4294967295
 8002e5a:	b011      	add	sp, #68	@ 0x44
 8002e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e60:	4642      	mov	r2, r8
 8002e62:	464b      	mov	r3, r9
 8002e64:	4640      	mov	r0, r8
 8002e66:	4649      	mov	r1, r9
 8002e68:	f7fd fdd0 	bl	8000a0c <__aeabi_dcmpun>
 8002e6c:	b148      	cbz	r0, 8002e82 <_printf_float+0xe2>
 8002e6e:	464b      	mov	r3, r9
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	bfb8      	it	lt
 8002e74:	232d      	movlt	r3, #45	@ 0x2d
 8002e76:	4a80      	ldr	r2, [pc, #512]	@ (8003078 <_printf_float+0x2d8>)
 8002e78:	bfb8      	it	lt
 8002e7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002e7e:	4b7f      	ldr	r3, [pc, #508]	@ (800307c <_printf_float+0x2dc>)
 8002e80:	e7d3      	b.n	8002e2a <_printf_float+0x8a>
 8002e82:	6863      	ldr	r3, [r4, #4]
 8002e84:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	d13f      	bne.n	8002f0c <_printf_float+0x16c>
 8002e8c:	2306      	movs	r3, #6
 8002e8e:	6063      	str	r3, [r4, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002e96:	6023      	str	r3, [r4, #0]
 8002e98:	9206      	str	r2, [sp, #24]
 8002e9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8002e9c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002ea0:	aa0d      	add	r2, sp, #52	@ 0x34
 8002ea2:	9203      	str	r2, [sp, #12]
 8002ea4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002ea8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002eac:	6863      	ldr	r3, [r4, #4]
 8002eae:	4642      	mov	r2, r8
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	464b      	mov	r3, r9
 8002eb6:	910a      	str	r1, [sp, #40]	@ 0x28
 8002eb8:	f7ff fed4 	bl	8002c64 <__cvt>
 8002ebc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002ebe:	4680      	mov	r8, r0
 8002ec0:	2947      	cmp	r1, #71	@ 0x47
 8002ec2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002ec4:	d128      	bne.n	8002f18 <_printf_float+0x178>
 8002ec6:	1cc8      	adds	r0, r1, #3
 8002ec8:	db02      	blt.n	8002ed0 <_printf_float+0x130>
 8002eca:	6863      	ldr	r3, [r4, #4]
 8002ecc:	4299      	cmp	r1, r3
 8002ece:	dd40      	ble.n	8002f52 <_printf_float+0x1b2>
 8002ed0:	f1aa 0a02 	sub.w	sl, sl, #2
 8002ed4:	fa5f fa8a 	uxtb.w	sl, sl
 8002ed8:	4652      	mov	r2, sl
 8002eda:	3901      	subs	r1, #1
 8002edc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002ee0:	910d      	str	r1, [sp, #52]	@ 0x34
 8002ee2:	f7ff ff23 	bl	8002d2c <__exponent>
 8002ee6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002ee8:	4681      	mov	r9, r0
 8002eea:	1813      	adds	r3, r2, r0
 8002eec:	2a01      	cmp	r2, #1
 8002eee:	6123      	str	r3, [r4, #16]
 8002ef0:	dc02      	bgt.n	8002ef8 <_printf_float+0x158>
 8002ef2:	6822      	ldr	r2, [r4, #0]
 8002ef4:	07d2      	lsls	r2, r2, #31
 8002ef6:	d501      	bpl.n	8002efc <_printf_float+0x15c>
 8002ef8:	3301      	adds	r3, #1
 8002efa:	6123      	str	r3, [r4, #16]
 8002efc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d09e      	beq.n	8002e42 <_printf_float+0xa2>
 8002f04:	232d      	movs	r3, #45	@ 0x2d
 8002f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f0a:	e79a      	b.n	8002e42 <_printf_float+0xa2>
 8002f0c:	2947      	cmp	r1, #71	@ 0x47
 8002f0e:	d1bf      	bne.n	8002e90 <_printf_float+0xf0>
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1bd      	bne.n	8002e90 <_printf_float+0xf0>
 8002f14:	2301      	movs	r3, #1
 8002f16:	e7ba      	b.n	8002e8e <_printf_float+0xee>
 8002f18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f1c:	d9dc      	bls.n	8002ed8 <_printf_float+0x138>
 8002f1e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002f22:	d118      	bne.n	8002f56 <_printf_float+0x1b6>
 8002f24:	2900      	cmp	r1, #0
 8002f26:	6863      	ldr	r3, [r4, #4]
 8002f28:	dd0b      	ble.n	8002f42 <_printf_float+0x1a2>
 8002f2a:	6121      	str	r1, [r4, #16]
 8002f2c:	b913      	cbnz	r3, 8002f34 <_printf_float+0x194>
 8002f2e:	6822      	ldr	r2, [r4, #0]
 8002f30:	07d0      	lsls	r0, r2, #31
 8002f32:	d502      	bpl.n	8002f3a <_printf_float+0x19a>
 8002f34:	3301      	adds	r3, #1
 8002f36:	440b      	add	r3, r1
 8002f38:	6123      	str	r3, [r4, #16]
 8002f3a:	f04f 0900 	mov.w	r9, #0
 8002f3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002f40:	e7dc      	b.n	8002efc <_printf_float+0x15c>
 8002f42:	b913      	cbnz	r3, 8002f4a <_printf_float+0x1aa>
 8002f44:	6822      	ldr	r2, [r4, #0]
 8002f46:	07d2      	lsls	r2, r2, #31
 8002f48:	d501      	bpl.n	8002f4e <_printf_float+0x1ae>
 8002f4a:	3302      	adds	r3, #2
 8002f4c:	e7f4      	b.n	8002f38 <_printf_float+0x198>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e7f2      	b.n	8002f38 <_printf_float+0x198>
 8002f52:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002f56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002f58:	4299      	cmp	r1, r3
 8002f5a:	db05      	blt.n	8002f68 <_printf_float+0x1c8>
 8002f5c:	6823      	ldr	r3, [r4, #0]
 8002f5e:	6121      	str	r1, [r4, #16]
 8002f60:	07d8      	lsls	r0, r3, #31
 8002f62:	d5ea      	bpl.n	8002f3a <_printf_float+0x19a>
 8002f64:	1c4b      	adds	r3, r1, #1
 8002f66:	e7e7      	b.n	8002f38 <_printf_float+0x198>
 8002f68:	2900      	cmp	r1, #0
 8002f6a:	bfcc      	ite	gt
 8002f6c:	2201      	movgt	r2, #1
 8002f6e:	f1c1 0202 	rsble	r2, r1, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	e7e0      	b.n	8002f38 <_printf_float+0x198>
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	055a      	lsls	r2, r3, #21
 8002f7a:	d407      	bmi.n	8002f8c <_printf_float+0x1ec>
 8002f7c:	6923      	ldr	r3, [r4, #16]
 8002f7e:	4642      	mov	r2, r8
 8002f80:	4631      	mov	r1, r6
 8002f82:	4628      	mov	r0, r5
 8002f84:	47b8      	blx	r7
 8002f86:	3001      	adds	r0, #1
 8002f88:	d12b      	bne.n	8002fe2 <_printf_float+0x242>
 8002f8a:	e764      	b.n	8002e56 <_printf_float+0xb6>
 8002f8c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f90:	f240 80dc 	bls.w	800314c <_printf_float+0x3ac>
 8002f94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	f7fd fd04 	bl	80009a8 <__aeabi_dcmpeq>
 8002fa0:	2800      	cmp	r0, #0
 8002fa2:	d033      	beq.n	800300c <_printf_float+0x26c>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	4631      	mov	r1, r6
 8002fa8:	4628      	mov	r0, r5
 8002faa:	4a35      	ldr	r2, [pc, #212]	@ (8003080 <_printf_float+0x2e0>)
 8002fac:	47b8      	blx	r7
 8002fae:	3001      	adds	r0, #1
 8002fb0:	f43f af51 	beq.w	8002e56 <_printf_float+0xb6>
 8002fb4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002fb8:	4543      	cmp	r3, r8
 8002fba:	db02      	blt.n	8002fc2 <_printf_float+0x222>
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	07d8      	lsls	r0, r3, #31
 8002fc0:	d50f      	bpl.n	8002fe2 <_printf_float+0x242>
 8002fc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002fc6:	4631      	mov	r1, r6
 8002fc8:	4628      	mov	r0, r5
 8002fca:	47b8      	blx	r7
 8002fcc:	3001      	adds	r0, #1
 8002fce:	f43f af42 	beq.w	8002e56 <_printf_float+0xb6>
 8002fd2:	f04f 0900 	mov.w	r9, #0
 8002fd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8002fda:	f104 0a1a 	add.w	sl, r4, #26
 8002fde:	45c8      	cmp	r8, r9
 8002fe0:	dc09      	bgt.n	8002ff6 <_printf_float+0x256>
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	079b      	lsls	r3, r3, #30
 8002fe6:	f100 8102 	bmi.w	80031ee <_printf_float+0x44e>
 8002fea:	68e0      	ldr	r0, [r4, #12]
 8002fec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002fee:	4298      	cmp	r0, r3
 8002ff0:	bfb8      	it	lt
 8002ff2:	4618      	movlt	r0, r3
 8002ff4:	e731      	b.n	8002e5a <_printf_float+0xba>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	4652      	mov	r2, sl
 8002ffa:	4631      	mov	r1, r6
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	47b8      	blx	r7
 8003000:	3001      	adds	r0, #1
 8003002:	f43f af28 	beq.w	8002e56 <_printf_float+0xb6>
 8003006:	f109 0901 	add.w	r9, r9, #1
 800300a:	e7e8      	b.n	8002fde <_printf_float+0x23e>
 800300c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800300e:	2b00      	cmp	r3, #0
 8003010:	dc38      	bgt.n	8003084 <_printf_float+0x2e4>
 8003012:	2301      	movs	r3, #1
 8003014:	4631      	mov	r1, r6
 8003016:	4628      	mov	r0, r5
 8003018:	4a19      	ldr	r2, [pc, #100]	@ (8003080 <_printf_float+0x2e0>)
 800301a:	47b8      	blx	r7
 800301c:	3001      	adds	r0, #1
 800301e:	f43f af1a 	beq.w	8002e56 <_printf_float+0xb6>
 8003022:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003026:	ea59 0303 	orrs.w	r3, r9, r3
 800302a:	d102      	bne.n	8003032 <_printf_float+0x292>
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	07d9      	lsls	r1, r3, #31
 8003030:	d5d7      	bpl.n	8002fe2 <_printf_float+0x242>
 8003032:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003036:	4631      	mov	r1, r6
 8003038:	4628      	mov	r0, r5
 800303a:	47b8      	blx	r7
 800303c:	3001      	adds	r0, #1
 800303e:	f43f af0a 	beq.w	8002e56 <_printf_float+0xb6>
 8003042:	f04f 0a00 	mov.w	sl, #0
 8003046:	f104 0b1a 	add.w	fp, r4, #26
 800304a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800304c:	425b      	negs	r3, r3
 800304e:	4553      	cmp	r3, sl
 8003050:	dc01      	bgt.n	8003056 <_printf_float+0x2b6>
 8003052:	464b      	mov	r3, r9
 8003054:	e793      	b.n	8002f7e <_printf_float+0x1de>
 8003056:	2301      	movs	r3, #1
 8003058:	465a      	mov	r2, fp
 800305a:	4631      	mov	r1, r6
 800305c:	4628      	mov	r0, r5
 800305e:	47b8      	blx	r7
 8003060:	3001      	adds	r0, #1
 8003062:	f43f aef8 	beq.w	8002e56 <_printf_float+0xb6>
 8003066:	f10a 0a01 	add.w	sl, sl, #1
 800306a:	e7ee      	b.n	800304a <_printf_float+0x2aa>
 800306c:	7fefffff 	.word	0x7fefffff
 8003070:	08007452 	.word	0x08007452
 8003074:	08007456 	.word	0x08007456
 8003078:	0800745a 	.word	0x0800745a
 800307c:	0800745e 	.word	0x0800745e
 8003080:	08007462 	.word	0x08007462
 8003084:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003086:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800308a:	4553      	cmp	r3, sl
 800308c:	bfa8      	it	ge
 800308e:	4653      	movge	r3, sl
 8003090:	2b00      	cmp	r3, #0
 8003092:	4699      	mov	r9, r3
 8003094:	dc36      	bgt.n	8003104 <_printf_float+0x364>
 8003096:	f04f 0b00 	mov.w	fp, #0
 800309a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800309e:	f104 021a 	add.w	r2, r4, #26
 80030a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80030a6:	eba3 0309 	sub.w	r3, r3, r9
 80030aa:	455b      	cmp	r3, fp
 80030ac:	dc31      	bgt.n	8003112 <_printf_float+0x372>
 80030ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030b0:	459a      	cmp	sl, r3
 80030b2:	dc3a      	bgt.n	800312a <_printf_float+0x38a>
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	07da      	lsls	r2, r3, #31
 80030b8:	d437      	bmi.n	800312a <_printf_float+0x38a>
 80030ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030bc:	ebaa 0903 	sub.w	r9, sl, r3
 80030c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80030c2:	ebaa 0303 	sub.w	r3, sl, r3
 80030c6:	4599      	cmp	r9, r3
 80030c8:	bfa8      	it	ge
 80030ca:	4699      	movge	r9, r3
 80030cc:	f1b9 0f00 	cmp.w	r9, #0
 80030d0:	dc33      	bgt.n	800313a <_printf_float+0x39a>
 80030d2:	f04f 0800 	mov.w	r8, #0
 80030d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030da:	f104 0b1a 	add.w	fp, r4, #26
 80030de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030e0:	ebaa 0303 	sub.w	r3, sl, r3
 80030e4:	eba3 0309 	sub.w	r3, r3, r9
 80030e8:	4543      	cmp	r3, r8
 80030ea:	f77f af7a 	ble.w	8002fe2 <_printf_float+0x242>
 80030ee:	2301      	movs	r3, #1
 80030f0:	465a      	mov	r2, fp
 80030f2:	4631      	mov	r1, r6
 80030f4:	4628      	mov	r0, r5
 80030f6:	47b8      	blx	r7
 80030f8:	3001      	adds	r0, #1
 80030fa:	f43f aeac 	beq.w	8002e56 <_printf_float+0xb6>
 80030fe:	f108 0801 	add.w	r8, r8, #1
 8003102:	e7ec      	b.n	80030de <_printf_float+0x33e>
 8003104:	4642      	mov	r2, r8
 8003106:	4631      	mov	r1, r6
 8003108:	4628      	mov	r0, r5
 800310a:	47b8      	blx	r7
 800310c:	3001      	adds	r0, #1
 800310e:	d1c2      	bne.n	8003096 <_printf_float+0x2f6>
 8003110:	e6a1      	b.n	8002e56 <_printf_float+0xb6>
 8003112:	2301      	movs	r3, #1
 8003114:	4631      	mov	r1, r6
 8003116:	4628      	mov	r0, r5
 8003118:	920a      	str	r2, [sp, #40]	@ 0x28
 800311a:	47b8      	blx	r7
 800311c:	3001      	adds	r0, #1
 800311e:	f43f ae9a 	beq.w	8002e56 <_printf_float+0xb6>
 8003122:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003124:	f10b 0b01 	add.w	fp, fp, #1
 8003128:	e7bb      	b.n	80030a2 <_printf_float+0x302>
 800312a:	4631      	mov	r1, r6
 800312c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003130:	4628      	mov	r0, r5
 8003132:	47b8      	blx	r7
 8003134:	3001      	adds	r0, #1
 8003136:	d1c0      	bne.n	80030ba <_printf_float+0x31a>
 8003138:	e68d      	b.n	8002e56 <_printf_float+0xb6>
 800313a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800313c:	464b      	mov	r3, r9
 800313e:	4631      	mov	r1, r6
 8003140:	4628      	mov	r0, r5
 8003142:	4442      	add	r2, r8
 8003144:	47b8      	blx	r7
 8003146:	3001      	adds	r0, #1
 8003148:	d1c3      	bne.n	80030d2 <_printf_float+0x332>
 800314a:	e684      	b.n	8002e56 <_printf_float+0xb6>
 800314c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003150:	f1ba 0f01 	cmp.w	sl, #1
 8003154:	dc01      	bgt.n	800315a <_printf_float+0x3ba>
 8003156:	07db      	lsls	r3, r3, #31
 8003158:	d536      	bpl.n	80031c8 <_printf_float+0x428>
 800315a:	2301      	movs	r3, #1
 800315c:	4642      	mov	r2, r8
 800315e:	4631      	mov	r1, r6
 8003160:	4628      	mov	r0, r5
 8003162:	47b8      	blx	r7
 8003164:	3001      	adds	r0, #1
 8003166:	f43f ae76 	beq.w	8002e56 <_printf_float+0xb6>
 800316a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800316e:	4631      	mov	r1, r6
 8003170:	4628      	mov	r0, r5
 8003172:	47b8      	blx	r7
 8003174:	3001      	adds	r0, #1
 8003176:	f43f ae6e 	beq.w	8002e56 <_printf_float+0xb6>
 800317a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800317e:	2200      	movs	r2, #0
 8003180:	2300      	movs	r3, #0
 8003182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003186:	f7fd fc0f 	bl	80009a8 <__aeabi_dcmpeq>
 800318a:	b9c0      	cbnz	r0, 80031be <_printf_float+0x41e>
 800318c:	4653      	mov	r3, sl
 800318e:	f108 0201 	add.w	r2, r8, #1
 8003192:	4631      	mov	r1, r6
 8003194:	4628      	mov	r0, r5
 8003196:	47b8      	blx	r7
 8003198:	3001      	adds	r0, #1
 800319a:	d10c      	bne.n	80031b6 <_printf_float+0x416>
 800319c:	e65b      	b.n	8002e56 <_printf_float+0xb6>
 800319e:	2301      	movs	r3, #1
 80031a0:	465a      	mov	r2, fp
 80031a2:	4631      	mov	r1, r6
 80031a4:	4628      	mov	r0, r5
 80031a6:	47b8      	blx	r7
 80031a8:	3001      	adds	r0, #1
 80031aa:	f43f ae54 	beq.w	8002e56 <_printf_float+0xb6>
 80031ae:	f108 0801 	add.w	r8, r8, #1
 80031b2:	45d0      	cmp	r8, sl
 80031b4:	dbf3      	blt.n	800319e <_printf_float+0x3fe>
 80031b6:	464b      	mov	r3, r9
 80031b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80031bc:	e6e0      	b.n	8002f80 <_printf_float+0x1e0>
 80031be:	f04f 0800 	mov.w	r8, #0
 80031c2:	f104 0b1a 	add.w	fp, r4, #26
 80031c6:	e7f4      	b.n	80031b2 <_printf_float+0x412>
 80031c8:	2301      	movs	r3, #1
 80031ca:	4642      	mov	r2, r8
 80031cc:	e7e1      	b.n	8003192 <_printf_float+0x3f2>
 80031ce:	2301      	movs	r3, #1
 80031d0:	464a      	mov	r2, r9
 80031d2:	4631      	mov	r1, r6
 80031d4:	4628      	mov	r0, r5
 80031d6:	47b8      	blx	r7
 80031d8:	3001      	adds	r0, #1
 80031da:	f43f ae3c 	beq.w	8002e56 <_printf_float+0xb6>
 80031de:	f108 0801 	add.w	r8, r8, #1
 80031e2:	68e3      	ldr	r3, [r4, #12]
 80031e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80031e6:	1a5b      	subs	r3, r3, r1
 80031e8:	4543      	cmp	r3, r8
 80031ea:	dcf0      	bgt.n	80031ce <_printf_float+0x42e>
 80031ec:	e6fd      	b.n	8002fea <_printf_float+0x24a>
 80031ee:	f04f 0800 	mov.w	r8, #0
 80031f2:	f104 0919 	add.w	r9, r4, #25
 80031f6:	e7f4      	b.n	80031e2 <_printf_float+0x442>

080031f8 <_printf_common>:
 80031f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031fc:	4616      	mov	r6, r2
 80031fe:	4698      	mov	r8, r3
 8003200:	688a      	ldr	r2, [r1, #8]
 8003202:	690b      	ldr	r3, [r1, #16]
 8003204:	4607      	mov	r7, r0
 8003206:	4293      	cmp	r3, r2
 8003208:	bfb8      	it	lt
 800320a:	4613      	movlt	r3, r2
 800320c:	6033      	str	r3, [r6, #0]
 800320e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003212:	460c      	mov	r4, r1
 8003214:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003218:	b10a      	cbz	r2, 800321e <_printf_common+0x26>
 800321a:	3301      	adds	r3, #1
 800321c:	6033      	str	r3, [r6, #0]
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	0699      	lsls	r1, r3, #26
 8003222:	bf42      	ittt	mi
 8003224:	6833      	ldrmi	r3, [r6, #0]
 8003226:	3302      	addmi	r3, #2
 8003228:	6033      	strmi	r3, [r6, #0]
 800322a:	6825      	ldr	r5, [r4, #0]
 800322c:	f015 0506 	ands.w	r5, r5, #6
 8003230:	d106      	bne.n	8003240 <_printf_common+0x48>
 8003232:	f104 0a19 	add.w	sl, r4, #25
 8003236:	68e3      	ldr	r3, [r4, #12]
 8003238:	6832      	ldr	r2, [r6, #0]
 800323a:	1a9b      	subs	r3, r3, r2
 800323c:	42ab      	cmp	r3, r5
 800323e:	dc2b      	bgt.n	8003298 <_printf_common+0xa0>
 8003240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003244:	6822      	ldr	r2, [r4, #0]
 8003246:	3b00      	subs	r3, #0
 8003248:	bf18      	it	ne
 800324a:	2301      	movne	r3, #1
 800324c:	0692      	lsls	r2, r2, #26
 800324e:	d430      	bmi.n	80032b2 <_printf_common+0xba>
 8003250:	4641      	mov	r1, r8
 8003252:	4638      	mov	r0, r7
 8003254:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003258:	47c8      	blx	r9
 800325a:	3001      	adds	r0, #1
 800325c:	d023      	beq.n	80032a6 <_printf_common+0xae>
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	6922      	ldr	r2, [r4, #16]
 8003262:	f003 0306 	and.w	r3, r3, #6
 8003266:	2b04      	cmp	r3, #4
 8003268:	bf14      	ite	ne
 800326a:	2500      	movne	r5, #0
 800326c:	6833      	ldreq	r3, [r6, #0]
 800326e:	f04f 0600 	mov.w	r6, #0
 8003272:	bf08      	it	eq
 8003274:	68e5      	ldreq	r5, [r4, #12]
 8003276:	f104 041a 	add.w	r4, r4, #26
 800327a:	bf08      	it	eq
 800327c:	1aed      	subeq	r5, r5, r3
 800327e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003282:	bf08      	it	eq
 8003284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003288:	4293      	cmp	r3, r2
 800328a:	bfc4      	itt	gt
 800328c:	1a9b      	subgt	r3, r3, r2
 800328e:	18ed      	addgt	r5, r5, r3
 8003290:	42b5      	cmp	r5, r6
 8003292:	d11a      	bne.n	80032ca <_printf_common+0xd2>
 8003294:	2000      	movs	r0, #0
 8003296:	e008      	b.n	80032aa <_printf_common+0xb2>
 8003298:	2301      	movs	r3, #1
 800329a:	4652      	mov	r2, sl
 800329c:	4641      	mov	r1, r8
 800329e:	4638      	mov	r0, r7
 80032a0:	47c8      	blx	r9
 80032a2:	3001      	adds	r0, #1
 80032a4:	d103      	bne.n	80032ae <_printf_common+0xb6>
 80032a6:	f04f 30ff 	mov.w	r0, #4294967295
 80032aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032ae:	3501      	adds	r5, #1
 80032b0:	e7c1      	b.n	8003236 <_printf_common+0x3e>
 80032b2:	2030      	movs	r0, #48	@ 0x30
 80032b4:	18e1      	adds	r1, r4, r3
 80032b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80032ba:	1c5a      	adds	r2, r3, #1
 80032bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032c0:	4422      	add	r2, r4
 80032c2:	3302      	adds	r3, #2
 80032c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80032c8:	e7c2      	b.n	8003250 <_printf_common+0x58>
 80032ca:	2301      	movs	r3, #1
 80032cc:	4622      	mov	r2, r4
 80032ce:	4641      	mov	r1, r8
 80032d0:	4638      	mov	r0, r7
 80032d2:	47c8      	blx	r9
 80032d4:	3001      	adds	r0, #1
 80032d6:	d0e6      	beq.n	80032a6 <_printf_common+0xae>
 80032d8:	3601      	adds	r6, #1
 80032da:	e7d9      	b.n	8003290 <_printf_common+0x98>

080032dc <_printf_i>:
 80032dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032e0:	7e0f      	ldrb	r7, [r1, #24]
 80032e2:	4691      	mov	r9, r2
 80032e4:	2f78      	cmp	r7, #120	@ 0x78
 80032e6:	4680      	mov	r8, r0
 80032e8:	460c      	mov	r4, r1
 80032ea:	469a      	mov	sl, r3
 80032ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80032ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80032f2:	d807      	bhi.n	8003304 <_printf_i+0x28>
 80032f4:	2f62      	cmp	r7, #98	@ 0x62
 80032f6:	d80a      	bhi.n	800330e <_printf_i+0x32>
 80032f8:	2f00      	cmp	r7, #0
 80032fa:	f000 80d3 	beq.w	80034a4 <_printf_i+0x1c8>
 80032fe:	2f58      	cmp	r7, #88	@ 0x58
 8003300:	f000 80ba 	beq.w	8003478 <_printf_i+0x19c>
 8003304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003308:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800330c:	e03a      	b.n	8003384 <_printf_i+0xa8>
 800330e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003312:	2b15      	cmp	r3, #21
 8003314:	d8f6      	bhi.n	8003304 <_printf_i+0x28>
 8003316:	a101      	add	r1, pc, #4	@ (adr r1, 800331c <_printf_i+0x40>)
 8003318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800331c:	08003375 	.word	0x08003375
 8003320:	08003389 	.word	0x08003389
 8003324:	08003305 	.word	0x08003305
 8003328:	08003305 	.word	0x08003305
 800332c:	08003305 	.word	0x08003305
 8003330:	08003305 	.word	0x08003305
 8003334:	08003389 	.word	0x08003389
 8003338:	08003305 	.word	0x08003305
 800333c:	08003305 	.word	0x08003305
 8003340:	08003305 	.word	0x08003305
 8003344:	08003305 	.word	0x08003305
 8003348:	0800348b 	.word	0x0800348b
 800334c:	080033b3 	.word	0x080033b3
 8003350:	08003445 	.word	0x08003445
 8003354:	08003305 	.word	0x08003305
 8003358:	08003305 	.word	0x08003305
 800335c:	080034ad 	.word	0x080034ad
 8003360:	08003305 	.word	0x08003305
 8003364:	080033b3 	.word	0x080033b3
 8003368:	08003305 	.word	0x08003305
 800336c:	08003305 	.word	0x08003305
 8003370:	0800344d 	.word	0x0800344d
 8003374:	6833      	ldr	r3, [r6, #0]
 8003376:	1d1a      	adds	r2, r3, #4
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6032      	str	r2, [r6, #0]
 800337c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003380:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003384:	2301      	movs	r3, #1
 8003386:	e09e      	b.n	80034c6 <_printf_i+0x1ea>
 8003388:	6833      	ldr	r3, [r6, #0]
 800338a:	6820      	ldr	r0, [r4, #0]
 800338c:	1d19      	adds	r1, r3, #4
 800338e:	6031      	str	r1, [r6, #0]
 8003390:	0606      	lsls	r6, r0, #24
 8003392:	d501      	bpl.n	8003398 <_printf_i+0xbc>
 8003394:	681d      	ldr	r5, [r3, #0]
 8003396:	e003      	b.n	80033a0 <_printf_i+0xc4>
 8003398:	0645      	lsls	r5, r0, #25
 800339a:	d5fb      	bpl.n	8003394 <_printf_i+0xb8>
 800339c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033a0:	2d00      	cmp	r5, #0
 80033a2:	da03      	bge.n	80033ac <_printf_i+0xd0>
 80033a4:	232d      	movs	r3, #45	@ 0x2d
 80033a6:	426d      	negs	r5, r5
 80033a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033ac:	230a      	movs	r3, #10
 80033ae:	4859      	ldr	r0, [pc, #356]	@ (8003514 <_printf_i+0x238>)
 80033b0:	e011      	b.n	80033d6 <_printf_i+0xfa>
 80033b2:	6821      	ldr	r1, [r4, #0]
 80033b4:	6833      	ldr	r3, [r6, #0]
 80033b6:	0608      	lsls	r0, r1, #24
 80033b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80033bc:	d402      	bmi.n	80033c4 <_printf_i+0xe8>
 80033be:	0649      	lsls	r1, r1, #25
 80033c0:	bf48      	it	mi
 80033c2:	b2ad      	uxthmi	r5, r5
 80033c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80033c6:	6033      	str	r3, [r6, #0]
 80033c8:	bf14      	ite	ne
 80033ca:	230a      	movne	r3, #10
 80033cc:	2308      	moveq	r3, #8
 80033ce:	4851      	ldr	r0, [pc, #324]	@ (8003514 <_printf_i+0x238>)
 80033d0:	2100      	movs	r1, #0
 80033d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80033d6:	6866      	ldr	r6, [r4, #4]
 80033d8:	2e00      	cmp	r6, #0
 80033da:	bfa8      	it	ge
 80033dc:	6821      	ldrge	r1, [r4, #0]
 80033de:	60a6      	str	r6, [r4, #8]
 80033e0:	bfa4      	itt	ge
 80033e2:	f021 0104 	bicge.w	r1, r1, #4
 80033e6:	6021      	strge	r1, [r4, #0]
 80033e8:	b90d      	cbnz	r5, 80033ee <_printf_i+0x112>
 80033ea:	2e00      	cmp	r6, #0
 80033ec:	d04b      	beq.n	8003486 <_printf_i+0x1aa>
 80033ee:	4616      	mov	r6, r2
 80033f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80033f4:	fb03 5711 	mls	r7, r3, r1, r5
 80033f8:	5dc7      	ldrb	r7, [r0, r7]
 80033fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80033fe:	462f      	mov	r7, r5
 8003400:	42bb      	cmp	r3, r7
 8003402:	460d      	mov	r5, r1
 8003404:	d9f4      	bls.n	80033f0 <_printf_i+0x114>
 8003406:	2b08      	cmp	r3, #8
 8003408:	d10b      	bne.n	8003422 <_printf_i+0x146>
 800340a:	6823      	ldr	r3, [r4, #0]
 800340c:	07df      	lsls	r7, r3, #31
 800340e:	d508      	bpl.n	8003422 <_printf_i+0x146>
 8003410:	6923      	ldr	r3, [r4, #16]
 8003412:	6861      	ldr	r1, [r4, #4]
 8003414:	4299      	cmp	r1, r3
 8003416:	bfde      	ittt	le
 8003418:	2330      	movle	r3, #48	@ 0x30
 800341a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800341e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003422:	1b92      	subs	r2, r2, r6
 8003424:	6122      	str	r2, [r4, #16]
 8003426:	464b      	mov	r3, r9
 8003428:	4621      	mov	r1, r4
 800342a:	4640      	mov	r0, r8
 800342c:	f8cd a000 	str.w	sl, [sp]
 8003430:	aa03      	add	r2, sp, #12
 8003432:	f7ff fee1 	bl	80031f8 <_printf_common>
 8003436:	3001      	adds	r0, #1
 8003438:	d14a      	bne.n	80034d0 <_printf_i+0x1f4>
 800343a:	f04f 30ff 	mov.w	r0, #4294967295
 800343e:	b004      	add	sp, #16
 8003440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	f043 0320 	orr.w	r3, r3, #32
 800344a:	6023      	str	r3, [r4, #0]
 800344c:	2778      	movs	r7, #120	@ 0x78
 800344e:	4832      	ldr	r0, [pc, #200]	@ (8003518 <_printf_i+0x23c>)
 8003450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003454:	6823      	ldr	r3, [r4, #0]
 8003456:	6831      	ldr	r1, [r6, #0]
 8003458:	061f      	lsls	r7, r3, #24
 800345a:	f851 5b04 	ldr.w	r5, [r1], #4
 800345e:	d402      	bmi.n	8003466 <_printf_i+0x18a>
 8003460:	065f      	lsls	r7, r3, #25
 8003462:	bf48      	it	mi
 8003464:	b2ad      	uxthmi	r5, r5
 8003466:	6031      	str	r1, [r6, #0]
 8003468:	07d9      	lsls	r1, r3, #31
 800346a:	bf44      	itt	mi
 800346c:	f043 0320 	orrmi.w	r3, r3, #32
 8003470:	6023      	strmi	r3, [r4, #0]
 8003472:	b11d      	cbz	r5, 800347c <_printf_i+0x1a0>
 8003474:	2310      	movs	r3, #16
 8003476:	e7ab      	b.n	80033d0 <_printf_i+0xf4>
 8003478:	4826      	ldr	r0, [pc, #152]	@ (8003514 <_printf_i+0x238>)
 800347a:	e7e9      	b.n	8003450 <_printf_i+0x174>
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	f023 0320 	bic.w	r3, r3, #32
 8003482:	6023      	str	r3, [r4, #0]
 8003484:	e7f6      	b.n	8003474 <_printf_i+0x198>
 8003486:	4616      	mov	r6, r2
 8003488:	e7bd      	b.n	8003406 <_printf_i+0x12a>
 800348a:	6833      	ldr	r3, [r6, #0]
 800348c:	6825      	ldr	r5, [r4, #0]
 800348e:	1d18      	adds	r0, r3, #4
 8003490:	6961      	ldr	r1, [r4, #20]
 8003492:	6030      	str	r0, [r6, #0]
 8003494:	062e      	lsls	r6, r5, #24
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	d501      	bpl.n	800349e <_printf_i+0x1c2>
 800349a:	6019      	str	r1, [r3, #0]
 800349c:	e002      	b.n	80034a4 <_printf_i+0x1c8>
 800349e:	0668      	lsls	r0, r5, #25
 80034a0:	d5fb      	bpl.n	800349a <_printf_i+0x1be>
 80034a2:	8019      	strh	r1, [r3, #0]
 80034a4:	2300      	movs	r3, #0
 80034a6:	4616      	mov	r6, r2
 80034a8:	6123      	str	r3, [r4, #16]
 80034aa:	e7bc      	b.n	8003426 <_printf_i+0x14a>
 80034ac:	6833      	ldr	r3, [r6, #0]
 80034ae:	2100      	movs	r1, #0
 80034b0:	1d1a      	adds	r2, r3, #4
 80034b2:	6032      	str	r2, [r6, #0]
 80034b4:	681e      	ldr	r6, [r3, #0]
 80034b6:	6862      	ldr	r2, [r4, #4]
 80034b8:	4630      	mov	r0, r6
 80034ba:	f000 fc18 	bl	8003cee <memchr>
 80034be:	b108      	cbz	r0, 80034c4 <_printf_i+0x1e8>
 80034c0:	1b80      	subs	r0, r0, r6
 80034c2:	6060      	str	r0, [r4, #4]
 80034c4:	6863      	ldr	r3, [r4, #4]
 80034c6:	6123      	str	r3, [r4, #16]
 80034c8:	2300      	movs	r3, #0
 80034ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034ce:	e7aa      	b.n	8003426 <_printf_i+0x14a>
 80034d0:	4632      	mov	r2, r6
 80034d2:	4649      	mov	r1, r9
 80034d4:	4640      	mov	r0, r8
 80034d6:	6923      	ldr	r3, [r4, #16]
 80034d8:	47d0      	blx	sl
 80034da:	3001      	adds	r0, #1
 80034dc:	d0ad      	beq.n	800343a <_printf_i+0x15e>
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	079b      	lsls	r3, r3, #30
 80034e2:	d413      	bmi.n	800350c <_printf_i+0x230>
 80034e4:	68e0      	ldr	r0, [r4, #12]
 80034e6:	9b03      	ldr	r3, [sp, #12]
 80034e8:	4298      	cmp	r0, r3
 80034ea:	bfb8      	it	lt
 80034ec:	4618      	movlt	r0, r3
 80034ee:	e7a6      	b.n	800343e <_printf_i+0x162>
 80034f0:	2301      	movs	r3, #1
 80034f2:	4632      	mov	r2, r6
 80034f4:	4649      	mov	r1, r9
 80034f6:	4640      	mov	r0, r8
 80034f8:	47d0      	blx	sl
 80034fa:	3001      	adds	r0, #1
 80034fc:	d09d      	beq.n	800343a <_printf_i+0x15e>
 80034fe:	3501      	adds	r5, #1
 8003500:	68e3      	ldr	r3, [r4, #12]
 8003502:	9903      	ldr	r1, [sp, #12]
 8003504:	1a5b      	subs	r3, r3, r1
 8003506:	42ab      	cmp	r3, r5
 8003508:	dcf2      	bgt.n	80034f0 <_printf_i+0x214>
 800350a:	e7eb      	b.n	80034e4 <_printf_i+0x208>
 800350c:	2500      	movs	r5, #0
 800350e:	f104 0619 	add.w	r6, r4, #25
 8003512:	e7f5      	b.n	8003500 <_printf_i+0x224>
 8003514:	08007464 	.word	0x08007464
 8003518:	08007475 	.word	0x08007475

0800351c <_scanf_float>:
 800351c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003520:	b087      	sub	sp, #28
 8003522:	9303      	str	r3, [sp, #12]
 8003524:	688b      	ldr	r3, [r1, #8]
 8003526:	4617      	mov	r7, r2
 8003528:	1e5a      	subs	r2, r3, #1
 800352a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800352e:	bf82      	ittt	hi
 8003530:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003534:	eb03 0b05 	addhi.w	fp, r3, r5
 8003538:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800353c:	460a      	mov	r2, r1
 800353e:	f04f 0500 	mov.w	r5, #0
 8003542:	bf88      	it	hi
 8003544:	608b      	strhi	r3, [r1, #8]
 8003546:	680b      	ldr	r3, [r1, #0]
 8003548:	4680      	mov	r8, r0
 800354a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800354e:	f842 3b1c 	str.w	r3, [r2], #28
 8003552:	460c      	mov	r4, r1
 8003554:	bf98      	it	ls
 8003556:	f04f 0b00 	movls.w	fp, #0
 800355a:	4616      	mov	r6, r2
 800355c:	46aa      	mov	sl, r5
 800355e:	46a9      	mov	r9, r5
 8003560:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003564:	9201      	str	r2, [sp, #4]
 8003566:	9502      	str	r5, [sp, #8]
 8003568:	68a2      	ldr	r2, [r4, #8]
 800356a:	b152      	cbz	r2, 8003582 <_scanf_float+0x66>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b4e      	cmp	r3, #78	@ 0x4e
 8003572:	d865      	bhi.n	8003640 <_scanf_float+0x124>
 8003574:	2b40      	cmp	r3, #64	@ 0x40
 8003576:	d83d      	bhi.n	80035f4 <_scanf_float+0xd8>
 8003578:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800357c:	b2c8      	uxtb	r0, r1
 800357e:	280e      	cmp	r0, #14
 8003580:	d93b      	bls.n	80035fa <_scanf_float+0xde>
 8003582:	f1b9 0f00 	cmp.w	r9, #0
 8003586:	d003      	beq.n	8003590 <_scanf_float+0x74>
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800358e:	6023      	str	r3, [r4, #0]
 8003590:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003594:	f1ba 0f01 	cmp.w	sl, #1
 8003598:	f200 8118 	bhi.w	80037cc <_scanf_float+0x2b0>
 800359c:	9b01      	ldr	r3, [sp, #4]
 800359e:	429e      	cmp	r6, r3
 80035a0:	f200 8109 	bhi.w	80037b6 <_scanf_float+0x29a>
 80035a4:	2001      	movs	r0, #1
 80035a6:	b007      	add	sp, #28
 80035a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ac:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80035b0:	2a0d      	cmp	r2, #13
 80035b2:	d8e6      	bhi.n	8003582 <_scanf_float+0x66>
 80035b4:	a101      	add	r1, pc, #4	@ (adr r1, 80035bc <_scanf_float+0xa0>)
 80035b6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80035ba:	bf00      	nop
 80035bc:	08003703 	.word	0x08003703
 80035c0:	08003583 	.word	0x08003583
 80035c4:	08003583 	.word	0x08003583
 80035c8:	08003583 	.word	0x08003583
 80035cc:	08003763 	.word	0x08003763
 80035d0:	0800373b 	.word	0x0800373b
 80035d4:	08003583 	.word	0x08003583
 80035d8:	08003583 	.word	0x08003583
 80035dc:	08003711 	.word	0x08003711
 80035e0:	08003583 	.word	0x08003583
 80035e4:	08003583 	.word	0x08003583
 80035e8:	08003583 	.word	0x08003583
 80035ec:	08003583 	.word	0x08003583
 80035f0:	080036c9 	.word	0x080036c9
 80035f4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80035f8:	e7da      	b.n	80035b0 <_scanf_float+0x94>
 80035fa:	290e      	cmp	r1, #14
 80035fc:	d8c1      	bhi.n	8003582 <_scanf_float+0x66>
 80035fe:	a001      	add	r0, pc, #4	@ (adr r0, 8003604 <_scanf_float+0xe8>)
 8003600:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003604:	080036b9 	.word	0x080036b9
 8003608:	08003583 	.word	0x08003583
 800360c:	080036b9 	.word	0x080036b9
 8003610:	0800374f 	.word	0x0800374f
 8003614:	08003583 	.word	0x08003583
 8003618:	08003661 	.word	0x08003661
 800361c:	0800369f 	.word	0x0800369f
 8003620:	0800369f 	.word	0x0800369f
 8003624:	0800369f 	.word	0x0800369f
 8003628:	0800369f 	.word	0x0800369f
 800362c:	0800369f 	.word	0x0800369f
 8003630:	0800369f 	.word	0x0800369f
 8003634:	0800369f 	.word	0x0800369f
 8003638:	0800369f 	.word	0x0800369f
 800363c:	0800369f 	.word	0x0800369f
 8003640:	2b6e      	cmp	r3, #110	@ 0x6e
 8003642:	d809      	bhi.n	8003658 <_scanf_float+0x13c>
 8003644:	2b60      	cmp	r3, #96	@ 0x60
 8003646:	d8b1      	bhi.n	80035ac <_scanf_float+0x90>
 8003648:	2b54      	cmp	r3, #84	@ 0x54
 800364a:	d07b      	beq.n	8003744 <_scanf_float+0x228>
 800364c:	2b59      	cmp	r3, #89	@ 0x59
 800364e:	d198      	bne.n	8003582 <_scanf_float+0x66>
 8003650:	2d07      	cmp	r5, #7
 8003652:	d196      	bne.n	8003582 <_scanf_float+0x66>
 8003654:	2508      	movs	r5, #8
 8003656:	e02c      	b.n	80036b2 <_scanf_float+0x196>
 8003658:	2b74      	cmp	r3, #116	@ 0x74
 800365a:	d073      	beq.n	8003744 <_scanf_float+0x228>
 800365c:	2b79      	cmp	r3, #121	@ 0x79
 800365e:	e7f6      	b.n	800364e <_scanf_float+0x132>
 8003660:	6821      	ldr	r1, [r4, #0]
 8003662:	05c8      	lsls	r0, r1, #23
 8003664:	d51b      	bpl.n	800369e <_scanf_float+0x182>
 8003666:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800366a:	6021      	str	r1, [r4, #0]
 800366c:	f109 0901 	add.w	r9, r9, #1
 8003670:	f1bb 0f00 	cmp.w	fp, #0
 8003674:	d003      	beq.n	800367e <_scanf_float+0x162>
 8003676:	3201      	adds	r2, #1
 8003678:	f10b 3bff 	add.w	fp, fp, #4294967295
 800367c:	60a2      	str	r2, [r4, #8]
 800367e:	68a3      	ldr	r3, [r4, #8]
 8003680:	3b01      	subs	r3, #1
 8003682:	60a3      	str	r3, [r4, #8]
 8003684:	6923      	ldr	r3, [r4, #16]
 8003686:	3301      	adds	r3, #1
 8003688:	6123      	str	r3, [r4, #16]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3b01      	subs	r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	607b      	str	r3, [r7, #4]
 8003692:	f340 8087 	ble.w	80037a4 <_scanf_float+0x288>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	3301      	adds	r3, #1
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	e764      	b.n	8003568 <_scanf_float+0x4c>
 800369e:	eb1a 0105 	adds.w	r1, sl, r5
 80036a2:	f47f af6e 	bne.w	8003582 <_scanf_float+0x66>
 80036a6:	460d      	mov	r5, r1
 80036a8:	468a      	mov	sl, r1
 80036aa:	6822      	ldr	r2, [r4, #0]
 80036ac:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80036b0:	6022      	str	r2, [r4, #0]
 80036b2:	f806 3b01 	strb.w	r3, [r6], #1
 80036b6:	e7e2      	b.n	800367e <_scanf_float+0x162>
 80036b8:	6822      	ldr	r2, [r4, #0]
 80036ba:	0610      	lsls	r0, r2, #24
 80036bc:	f57f af61 	bpl.w	8003582 <_scanf_float+0x66>
 80036c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036c4:	6022      	str	r2, [r4, #0]
 80036c6:	e7f4      	b.n	80036b2 <_scanf_float+0x196>
 80036c8:	f1ba 0f00 	cmp.w	sl, #0
 80036cc:	d10e      	bne.n	80036ec <_scanf_float+0x1d0>
 80036ce:	f1b9 0f00 	cmp.w	r9, #0
 80036d2:	d10e      	bne.n	80036f2 <_scanf_float+0x1d6>
 80036d4:	6822      	ldr	r2, [r4, #0]
 80036d6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80036da:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80036de:	d108      	bne.n	80036f2 <_scanf_float+0x1d6>
 80036e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80036e4:	f04f 0a01 	mov.w	sl, #1
 80036e8:	6022      	str	r2, [r4, #0]
 80036ea:	e7e2      	b.n	80036b2 <_scanf_float+0x196>
 80036ec:	f1ba 0f02 	cmp.w	sl, #2
 80036f0:	d055      	beq.n	800379e <_scanf_float+0x282>
 80036f2:	2d01      	cmp	r5, #1
 80036f4:	d002      	beq.n	80036fc <_scanf_float+0x1e0>
 80036f6:	2d04      	cmp	r5, #4
 80036f8:	f47f af43 	bne.w	8003582 <_scanf_float+0x66>
 80036fc:	3501      	adds	r5, #1
 80036fe:	b2ed      	uxtb	r5, r5
 8003700:	e7d7      	b.n	80036b2 <_scanf_float+0x196>
 8003702:	f1ba 0f01 	cmp.w	sl, #1
 8003706:	f47f af3c 	bne.w	8003582 <_scanf_float+0x66>
 800370a:	f04f 0a02 	mov.w	sl, #2
 800370e:	e7d0      	b.n	80036b2 <_scanf_float+0x196>
 8003710:	b97d      	cbnz	r5, 8003732 <_scanf_float+0x216>
 8003712:	f1b9 0f00 	cmp.w	r9, #0
 8003716:	f47f af37 	bne.w	8003588 <_scanf_float+0x6c>
 800371a:	6822      	ldr	r2, [r4, #0]
 800371c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003720:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003724:	f040 8103 	bne.w	800392e <_scanf_float+0x412>
 8003728:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800372c:	2501      	movs	r5, #1
 800372e:	6022      	str	r2, [r4, #0]
 8003730:	e7bf      	b.n	80036b2 <_scanf_float+0x196>
 8003732:	2d03      	cmp	r5, #3
 8003734:	d0e2      	beq.n	80036fc <_scanf_float+0x1e0>
 8003736:	2d05      	cmp	r5, #5
 8003738:	e7de      	b.n	80036f8 <_scanf_float+0x1dc>
 800373a:	2d02      	cmp	r5, #2
 800373c:	f47f af21 	bne.w	8003582 <_scanf_float+0x66>
 8003740:	2503      	movs	r5, #3
 8003742:	e7b6      	b.n	80036b2 <_scanf_float+0x196>
 8003744:	2d06      	cmp	r5, #6
 8003746:	f47f af1c 	bne.w	8003582 <_scanf_float+0x66>
 800374a:	2507      	movs	r5, #7
 800374c:	e7b1      	b.n	80036b2 <_scanf_float+0x196>
 800374e:	6822      	ldr	r2, [r4, #0]
 8003750:	0591      	lsls	r1, r2, #22
 8003752:	f57f af16 	bpl.w	8003582 <_scanf_float+0x66>
 8003756:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800375a:	6022      	str	r2, [r4, #0]
 800375c:	f8cd 9008 	str.w	r9, [sp, #8]
 8003760:	e7a7      	b.n	80036b2 <_scanf_float+0x196>
 8003762:	6822      	ldr	r2, [r4, #0]
 8003764:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8003768:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800376c:	d006      	beq.n	800377c <_scanf_float+0x260>
 800376e:	0550      	lsls	r0, r2, #21
 8003770:	f57f af07 	bpl.w	8003582 <_scanf_float+0x66>
 8003774:	f1b9 0f00 	cmp.w	r9, #0
 8003778:	f000 80d9 	beq.w	800392e <_scanf_float+0x412>
 800377c:	0591      	lsls	r1, r2, #22
 800377e:	bf58      	it	pl
 8003780:	9902      	ldrpl	r1, [sp, #8]
 8003782:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003786:	bf58      	it	pl
 8003788:	eba9 0101 	subpl.w	r1, r9, r1
 800378c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8003790:	f04f 0900 	mov.w	r9, #0
 8003794:	bf58      	it	pl
 8003796:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800379a:	6022      	str	r2, [r4, #0]
 800379c:	e789      	b.n	80036b2 <_scanf_float+0x196>
 800379e:	f04f 0a03 	mov.w	sl, #3
 80037a2:	e786      	b.n	80036b2 <_scanf_float+0x196>
 80037a4:	4639      	mov	r1, r7
 80037a6:	4640      	mov	r0, r8
 80037a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80037ac:	4798      	blx	r3
 80037ae:	2800      	cmp	r0, #0
 80037b0:	f43f aeda 	beq.w	8003568 <_scanf_float+0x4c>
 80037b4:	e6e5      	b.n	8003582 <_scanf_float+0x66>
 80037b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037ba:	463a      	mov	r2, r7
 80037bc:	4640      	mov	r0, r8
 80037be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80037c2:	4798      	blx	r3
 80037c4:	6923      	ldr	r3, [r4, #16]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	6123      	str	r3, [r4, #16]
 80037ca:	e6e7      	b.n	800359c <_scanf_float+0x80>
 80037cc:	1e6b      	subs	r3, r5, #1
 80037ce:	2b06      	cmp	r3, #6
 80037d0:	d824      	bhi.n	800381c <_scanf_float+0x300>
 80037d2:	2d02      	cmp	r5, #2
 80037d4:	d836      	bhi.n	8003844 <_scanf_float+0x328>
 80037d6:	9b01      	ldr	r3, [sp, #4]
 80037d8:	429e      	cmp	r6, r3
 80037da:	f67f aee3 	bls.w	80035a4 <_scanf_float+0x88>
 80037de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037e2:	463a      	mov	r2, r7
 80037e4:	4640      	mov	r0, r8
 80037e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80037ea:	4798      	blx	r3
 80037ec:	6923      	ldr	r3, [r4, #16]
 80037ee:	3b01      	subs	r3, #1
 80037f0:	6123      	str	r3, [r4, #16]
 80037f2:	e7f0      	b.n	80037d6 <_scanf_float+0x2ba>
 80037f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037f8:	463a      	mov	r2, r7
 80037fa:	4640      	mov	r0, r8
 80037fc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003800:	4798      	blx	r3
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	3b01      	subs	r3, #1
 8003806:	6123      	str	r3, [r4, #16]
 8003808:	f10a 3aff 	add.w	sl, sl, #4294967295
 800380c:	fa5f fa8a 	uxtb.w	sl, sl
 8003810:	f1ba 0f02 	cmp.w	sl, #2
 8003814:	d1ee      	bne.n	80037f4 <_scanf_float+0x2d8>
 8003816:	3d03      	subs	r5, #3
 8003818:	b2ed      	uxtb	r5, r5
 800381a:	1b76      	subs	r6, r6, r5
 800381c:	6823      	ldr	r3, [r4, #0]
 800381e:	05da      	lsls	r2, r3, #23
 8003820:	d530      	bpl.n	8003884 <_scanf_float+0x368>
 8003822:	055b      	lsls	r3, r3, #21
 8003824:	d511      	bpl.n	800384a <_scanf_float+0x32e>
 8003826:	9b01      	ldr	r3, [sp, #4]
 8003828:	429e      	cmp	r6, r3
 800382a:	f67f aebb 	bls.w	80035a4 <_scanf_float+0x88>
 800382e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003832:	463a      	mov	r2, r7
 8003834:	4640      	mov	r0, r8
 8003836:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800383a:	4798      	blx	r3
 800383c:	6923      	ldr	r3, [r4, #16]
 800383e:	3b01      	subs	r3, #1
 8003840:	6123      	str	r3, [r4, #16]
 8003842:	e7f0      	b.n	8003826 <_scanf_float+0x30a>
 8003844:	46aa      	mov	sl, r5
 8003846:	46b3      	mov	fp, r6
 8003848:	e7de      	b.n	8003808 <_scanf_float+0x2ec>
 800384a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800384e:	6923      	ldr	r3, [r4, #16]
 8003850:	2965      	cmp	r1, #101	@ 0x65
 8003852:	f103 33ff 	add.w	r3, r3, #4294967295
 8003856:	f106 35ff 	add.w	r5, r6, #4294967295
 800385a:	6123      	str	r3, [r4, #16]
 800385c:	d00c      	beq.n	8003878 <_scanf_float+0x35c>
 800385e:	2945      	cmp	r1, #69	@ 0x45
 8003860:	d00a      	beq.n	8003878 <_scanf_float+0x35c>
 8003862:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003866:	463a      	mov	r2, r7
 8003868:	4640      	mov	r0, r8
 800386a:	4798      	blx	r3
 800386c:	6923      	ldr	r3, [r4, #16]
 800386e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003872:	3b01      	subs	r3, #1
 8003874:	1eb5      	subs	r5, r6, #2
 8003876:	6123      	str	r3, [r4, #16]
 8003878:	463a      	mov	r2, r7
 800387a:	4640      	mov	r0, r8
 800387c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003880:	4798      	blx	r3
 8003882:	462e      	mov	r6, r5
 8003884:	6822      	ldr	r2, [r4, #0]
 8003886:	f012 0210 	ands.w	r2, r2, #16
 800388a:	d001      	beq.n	8003890 <_scanf_float+0x374>
 800388c:	2000      	movs	r0, #0
 800388e:	e68a      	b.n	80035a6 <_scanf_float+0x8a>
 8003890:	7032      	strb	r2, [r6, #0]
 8003892:	6823      	ldr	r3, [r4, #0]
 8003894:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003898:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800389c:	d11c      	bne.n	80038d8 <_scanf_float+0x3bc>
 800389e:	9b02      	ldr	r3, [sp, #8]
 80038a0:	454b      	cmp	r3, r9
 80038a2:	eba3 0209 	sub.w	r2, r3, r9
 80038a6:	d123      	bne.n	80038f0 <_scanf_float+0x3d4>
 80038a8:	2200      	movs	r2, #0
 80038aa:	4640      	mov	r0, r8
 80038ac:	9901      	ldr	r1, [sp, #4]
 80038ae:	f002 fc23 	bl	80060f8 <_strtod_r>
 80038b2:	9b03      	ldr	r3, [sp, #12]
 80038b4:	6825      	ldr	r5, [r4, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f015 0f02 	tst.w	r5, #2
 80038bc:	4606      	mov	r6, r0
 80038be:	460f      	mov	r7, r1
 80038c0:	f103 0204 	add.w	r2, r3, #4
 80038c4:	d01f      	beq.n	8003906 <_scanf_float+0x3ea>
 80038c6:	9903      	ldr	r1, [sp, #12]
 80038c8:	600a      	str	r2, [r1, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	e9c3 6700 	strd	r6, r7, [r3]
 80038d0:	68e3      	ldr	r3, [r4, #12]
 80038d2:	3301      	adds	r3, #1
 80038d4:	60e3      	str	r3, [r4, #12]
 80038d6:	e7d9      	b.n	800388c <_scanf_float+0x370>
 80038d8:	9b04      	ldr	r3, [sp, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0e4      	beq.n	80038a8 <_scanf_float+0x38c>
 80038de:	9905      	ldr	r1, [sp, #20]
 80038e0:	230a      	movs	r3, #10
 80038e2:	4640      	mov	r0, r8
 80038e4:	3101      	adds	r1, #1
 80038e6:	f002 fc87 	bl	80061f8 <_strtol_r>
 80038ea:	9b04      	ldr	r3, [sp, #16]
 80038ec:	9e05      	ldr	r6, [sp, #20]
 80038ee:	1ac2      	subs	r2, r0, r3
 80038f0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80038f4:	429e      	cmp	r6, r3
 80038f6:	bf28      	it	cs
 80038f8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80038fc:	4630      	mov	r0, r6
 80038fe:	490d      	ldr	r1, [pc, #52]	@ (8003934 <_scanf_float+0x418>)
 8003900:	f000 f912 	bl	8003b28 <siprintf>
 8003904:	e7d0      	b.n	80038a8 <_scanf_float+0x38c>
 8003906:	076d      	lsls	r5, r5, #29
 8003908:	d4dd      	bmi.n	80038c6 <_scanf_float+0x3aa>
 800390a:	9d03      	ldr	r5, [sp, #12]
 800390c:	602a      	str	r2, [r5, #0]
 800390e:	681d      	ldr	r5, [r3, #0]
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	f7fd f87a 	bl	8000a0c <__aeabi_dcmpun>
 8003918:	b120      	cbz	r0, 8003924 <_scanf_float+0x408>
 800391a:	4807      	ldr	r0, [pc, #28]	@ (8003938 <_scanf_float+0x41c>)
 800391c:	f000 f9f6 	bl	8003d0c <nanf>
 8003920:	6028      	str	r0, [r5, #0]
 8003922:	e7d5      	b.n	80038d0 <_scanf_float+0x3b4>
 8003924:	4630      	mov	r0, r6
 8003926:	4639      	mov	r1, r7
 8003928:	f7fd f8ce 	bl	8000ac8 <__aeabi_d2f>
 800392c:	e7f8      	b.n	8003920 <_scanf_float+0x404>
 800392e:	f04f 0900 	mov.w	r9, #0
 8003932:	e62d      	b.n	8003590 <_scanf_float+0x74>
 8003934:	08007486 	.word	0x08007486
 8003938:	0800781d 	.word	0x0800781d

0800393c <std>:
 800393c:	2300      	movs	r3, #0
 800393e:	b510      	push	{r4, lr}
 8003940:	4604      	mov	r4, r0
 8003942:	e9c0 3300 	strd	r3, r3, [r0]
 8003946:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800394a:	6083      	str	r3, [r0, #8]
 800394c:	8181      	strh	r1, [r0, #12]
 800394e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003950:	81c2      	strh	r2, [r0, #14]
 8003952:	6183      	str	r3, [r0, #24]
 8003954:	4619      	mov	r1, r3
 8003956:	2208      	movs	r2, #8
 8003958:	305c      	adds	r0, #92	@ 0x5c
 800395a:	f000 f948 	bl	8003bee <memset>
 800395e:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <std+0x58>)
 8003960:	6224      	str	r4, [r4, #32]
 8003962:	6263      	str	r3, [r4, #36]	@ 0x24
 8003964:	4b0c      	ldr	r3, [pc, #48]	@ (8003998 <std+0x5c>)
 8003966:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003968:	4b0c      	ldr	r3, [pc, #48]	@ (800399c <std+0x60>)
 800396a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800396c:	4b0c      	ldr	r3, [pc, #48]	@ (80039a0 <std+0x64>)
 800396e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003970:	4b0c      	ldr	r3, [pc, #48]	@ (80039a4 <std+0x68>)
 8003972:	429c      	cmp	r4, r3
 8003974:	d006      	beq.n	8003984 <std+0x48>
 8003976:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800397a:	4294      	cmp	r4, r2
 800397c:	d002      	beq.n	8003984 <std+0x48>
 800397e:	33d0      	adds	r3, #208	@ 0xd0
 8003980:	429c      	cmp	r4, r3
 8003982:	d105      	bne.n	8003990 <std+0x54>
 8003984:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800398c:	f000 b9ac 	b.w	8003ce8 <__retarget_lock_init_recursive>
 8003990:	bd10      	pop	{r4, pc}
 8003992:	bf00      	nop
 8003994:	08003b69 	.word	0x08003b69
 8003998:	08003b8b 	.word	0x08003b8b
 800399c:	08003bc3 	.word	0x08003bc3
 80039a0:	08003be7 	.word	0x08003be7
 80039a4:	200002c4 	.word	0x200002c4

080039a8 <stdio_exit_handler>:
 80039a8:	4a02      	ldr	r2, [pc, #8]	@ (80039b4 <stdio_exit_handler+0xc>)
 80039aa:	4903      	ldr	r1, [pc, #12]	@ (80039b8 <stdio_exit_handler+0x10>)
 80039ac:	4803      	ldr	r0, [pc, #12]	@ (80039bc <stdio_exit_handler+0x14>)
 80039ae:	f000 b869 	b.w	8003a84 <_fwalk_sglue>
 80039b2:	bf00      	nop
 80039b4:	2000000c 	.word	0x2000000c
 80039b8:	080065ad 	.word	0x080065ad
 80039bc:	2000001c 	.word	0x2000001c

080039c0 <cleanup_stdio>:
 80039c0:	6841      	ldr	r1, [r0, #4]
 80039c2:	4b0c      	ldr	r3, [pc, #48]	@ (80039f4 <cleanup_stdio+0x34>)
 80039c4:	b510      	push	{r4, lr}
 80039c6:	4299      	cmp	r1, r3
 80039c8:	4604      	mov	r4, r0
 80039ca:	d001      	beq.n	80039d0 <cleanup_stdio+0x10>
 80039cc:	f002 fdee 	bl	80065ac <_fflush_r>
 80039d0:	68a1      	ldr	r1, [r4, #8]
 80039d2:	4b09      	ldr	r3, [pc, #36]	@ (80039f8 <cleanup_stdio+0x38>)
 80039d4:	4299      	cmp	r1, r3
 80039d6:	d002      	beq.n	80039de <cleanup_stdio+0x1e>
 80039d8:	4620      	mov	r0, r4
 80039da:	f002 fde7 	bl	80065ac <_fflush_r>
 80039de:	68e1      	ldr	r1, [r4, #12]
 80039e0:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <cleanup_stdio+0x3c>)
 80039e2:	4299      	cmp	r1, r3
 80039e4:	d004      	beq.n	80039f0 <cleanup_stdio+0x30>
 80039e6:	4620      	mov	r0, r4
 80039e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039ec:	f002 bdde 	b.w	80065ac <_fflush_r>
 80039f0:	bd10      	pop	{r4, pc}
 80039f2:	bf00      	nop
 80039f4:	200002c4 	.word	0x200002c4
 80039f8:	2000032c 	.word	0x2000032c
 80039fc:	20000394 	.word	0x20000394

08003a00 <global_stdio_init.part.0>:
 8003a00:	b510      	push	{r4, lr}
 8003a02:	4b0b      	ldr	r3, [pc, #44]	@ (8003a30 <global_stdio_init.part.0+0x30>)
 8003a04:	4c0b      	ldr	r4, [pc, #44]	@ (8003a34 <global_stdio_init.part.0+0x34>)
 8003a06:	4a0c      	ldr	r2, [pc, #48]	@ (8003a38 <global_stdio_init.part.0+0x38>)
 8003a08:	4620      	mov	r0, r4
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	2104      	movs	r1, #4
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f7ff ff94 	bl	800393c <std>
 8003a14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a18:	2201      	movs	r2, #1
 8003a1a:	2109      	movs	r1, #9
 8003a1c:	f7ff ff8e 	bl	800393c <std>
 8003a20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a24:	2202      	movs	r2, #2
 8003a26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a2a:	2112      	movs	r1, #18
 8003a2c:	f7ff bf86 	b.w	800393c <std>
 8003a30:	200003fc 	.word	0x200003fc
 8003a34:	200002c4 	.word	0x200002c4
 8003a38:	080039a9 	.word	0x080039a9

08003a3c <__sfp_lock_acquire>:
 8003a3c:	4801      	ldr	r0, [pc, #4]	@ (8003a44 <__sfp_lock_acquire+0x8>)
 8003a3e:	f000 b954 	b.w	8003cea <__retarget_lock_acquire_recursive>
 8003a42:	bf00      	nop
 8003a44:	20000405 	.word	0x20000405

08003a48 <__sfp_lock_release>:
 8003a48:	4801      	ldr	r0, [pc, #4]	@ (8003a50 <__sfp_lock_release+0x8>)
 8003a4a:	f000 b94f 	b.w	8003cec <__retarget_lock_release_recursive>
 8003a4e:	bf00      	nop
 8003a50:	20000405 	.word	0x20000405

08003a54 <__sinit>:
 8003a54:	b510      	push	{r4, lr}
 8003a56:	4604      	mov	r4, r0
 8003a58:	f7ff fff0 	bl	8003a3c <__sfp_lock_acquire>
 8003a5c:	6a23      	ldr	r3, [r4, #32]
 8003a5e:	b11b      	cbz	r3, 8003a68 <__sinit+0x14>
 8003a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a64:	f7ff bff0 	b.w	8003a48 <__sfp_lock_release>
 8003a68:	4b04      	ldr	r3, [pc, #16]	@ (8003a7c <__sinit+0x28>)
 8003a6a:	6223      	str	r3, [r4, #32]
 8003a6c:	4b04      	ldr	r3, [pc, #16]	@ (8003a80 <__sinit+0x2c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1f5      	bne.n	8003a60 <__sinit+0xc>
 8003a74:	f7ff ffc4 	bl	8003a00 <global_stdio_init.part.0>
 8003a78:	e7f2      	b.n	8003a60 <__sinit+0xc>
 8003a7a:	bf00      	nop
 8003a7c:	080039c1 	.word	0x080039c1
 8003a80:	200003fc 	.word	0x200003fc

08003a84 <_fwalk_sglue>:
 8003a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a88:	4607      	mov	r7, r0
 8003a8a:	4688      	mov	r8, r1
 8003a8c:	4614      	mov	r4, r2
 8003a8e:	2600      	movs	r6, #0
 8003a90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a94:	f1b9 0901 	subs.w	r9, r9, #1
 8003a98:	d505      	bpl.n	8003aa6 <_fwalk_sglue+0x22>
 8003a9a:	6824      	ldr	r4, [r4, #0]
 8003a9c:	2c00      	cmp	r4, #0
 8003a9e:	d1f7      	bne.n	8003a90 <_fwalk_sglue+0xc>
 8003aa0:	4630      	mov	r0, r6
 8003aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003aa6:	89ab      	ldrh	r3, [r5, #12]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d907      	bls.n	8003abc <_fwalk_sglue+0x38>
 8003aac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	d003      	beq.n	8003abc <_fwalk_sglue+0x38>
 8003ab4:	4629      	mov	r1, r5
 8003ab6:	4638      	mov	r0, r7
 8003ab8:	47c0      	blx	r8
 8003aba:	4306      	orrs	r6, r0
 8003abc:	3568      	adds	r5, #104	@ 0x68
 8003abe:	e7e9      	b.n	8003a94 <_fwalk_sglue+0x10>

08003ac0 <sniprintf>:
 8003ac0:	b40c      	push	{r2, r3}
 8003ac2:	b530      	push	{r4, r5, lr}
 8003ac4:	4b17      	ldr	r3, [pc, #92]	@ (8003b24 <sniprintf+0x64>)
 8003ac6:	1e0c      	subs	r4, r1, #0
 8003ac8:	681d      	ldr	r5, [r3, #0]
 8003aca:	b09d      	sub	sp, #116	@ 0x74
 8003acc:	da08      	bge.n	8003ae0 <sniprintf+0x20>
 8003ace:	238b      	movs	r3, #139	@ 0x8b
 8003ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad4:	602b      	str	r3, [r5, #0]
 8003ad6:	b01d      	add	sp, #116	@ 0x74
 8003ad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003adc:	b002      	add	sp, #8
 8003ade:	4770      	bx	lr
 8003ae0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003ae4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003ae8:	bf0c      	ite	eq
 8003aea:	4623      	moveq	r3, r4
 8003aec:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003af0:	9304      	str	r3, [sp, #16]
 8003af2:	9307      	str	r3, [sp, #28]
 8003af4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003af8:	9002      	str	r0, [sp, #8]
 8003afa:	9006      	str	r0, [sp, #24]
 8003afc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b00:	4628      	mov	r0, r5
 8003b02:	ab21      	add	r3, sp, #132	@ 0x84
 8003b04:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003b06:	a902      	add	r1, sp, #8
 8003b08:	9301      	str	r3, [sp, #4]
 8003b0a:	f002 fbd3 	bl	80062b4 <_svfiprintf_r>
 8003b0e:	1c43      	adds	r3, r0, #1
 8003b10:	bfbc      	itt	lt
 8003b12:	238b      	movlt	r3, #139	@ 0x8b
 8003b14:	602b      	strlt	r3, [r5, #0]
 8003b16:	2c00      	cmp	r4, #0
 8003b18:	d0dd      	beq.n	8003ad6 <sniprintf+0x16>
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	9b02      	ldr	r3, [sp, #8]
 8003b1e:	701a      	strb	r2, [r3, #0]
 8003b20:	e7d9      	b.n	8003ad6 <sniprintf+0x16>
 8003b22:	bf00      	nop
 8003b24:	20000018 	.word	0x20000018

08003b28 <siprintf>:
 8003b28:	b40e      	push	{r1, r2, r3}
 8003b2a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003b2e:	b500      	push	{lr}
 8003b30:	b09c      	sub	sp, #112	@ 0x70
 8003b32:	ab1d      	add	r3, sp, #116	@ 0x74
 8003b34:	9002      	str	r0, [sp, #8]
 8003b36:	9006      	str	r0, [sp, #24]
 8003b38:	9107      	str	r1, [sp, #28]
 8003b3a:	9104      	str	r1, [sp, #16]
 8003b3c:	4808      	ldr	r0, [pc, #32]	@ (8003b60 <siprintf+0x38>)
 8003b3e:	4909      	ldr	r1, [pc, #36]	@ (8003b64 <siprintf+0x3c>)
 8003b40:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b44:	9105      	str	r1, [sp, #20]
 8003b46:	6800      	ldr	r0, [r0, #0]
 8003b48:	a902      	add	r1, sp, #8
 8003b4a:	9301      	str	r3, [sp, #4]
 8003b4c:	f002 fbb2 	bl	80062b4 <_svfiprintf_r>
 8003b50:	2200      	movs	r2, #0
 8003b52:	9b02      	ldr	r3, [sp, #8]
 8003b54:	701a      	strb	r2, [r3, #0]
 8003b56:	b01c      	add	sp, #112	@ 0x70
 8003b58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b5c:	b003      	add	sp, #12
 8003b5e:	4770      	bx	lr
 8003b60:	20000018 	.word	0x20000018
 8003b64:	ffff0208 	.word	0xffff0208

08003b68 <__sread>:
 8003b68:	b510      	push	{r4, lr}
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b70:	f000 f86c 	bl	8003c4c <_read_r>
 8003b74:	2800      	cmp	r0, #0
 8003b76:	bfab      	itete	ge
 8003b78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b7a:	89a3      	ldrhlt	r3, [r4, #12]
 8003b7c:	181b      	addge	r3, r3, r0
 8003b7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b82:	bfac      	ite	ge
 8003b84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b86:	81a3      	strhlt	r3, [r4, #12]
 8003b88:	bd10      	pop	{r4, pc}

08003b8a <__swrite>:
 8003b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b8e:	461f      	mov	r7, r3
 8003b90:	898b      	ldrh	r3, [r1, #12]
 8003b92:	4605      	mov	r5, r0
 8003b94:	05db      	lsls	r3, r3, #23
 8003b96:	460c      	mov	r4, r1
 8003b98:	4616      	mov	r6, r2
 8003b9a:	d505      	bpl.n	8003ba8 <__swrite+0x1e>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ba4:	f000 f840 	bl	8003c28 <_lseek_r>
 8003ba8:	89a3      	ldrh	r3, [r4, #12]
 8003baa:	4632      	mov	r2, r6
 8003bac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bb0:	81a3      	strh	r3, [r4, #12]
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	463b      	mov	r3, r7
 8003bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bbe:	f000 b857 	b.w	8003c70 <_write_r>

08003bc2 <__sseek>:
 8003bc2:	b510      	push	{r4, lr}
 8003bc4:	460c      	mov	r4, r1
 8003bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bca:	f000 f82d 	bl	8003c28 <_lseek_r>
 8003bce:	1c43      	adds	r3, r0, #1
 8003bd0:	89a3      	ldrh	r3, [r4, #12]
 8003bd2:	bf15      	itete	ne
 8003bd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003bd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003bda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003bde:	81a3      	strheq	r3, [r4, #12]
 8003be0:	bf18      	it	ne
 8003be2:	81a3      	strhne	r3, [r4, #12]
 8003be4:	bd10      	pop	{r4, pc}

08003be6 <__sclose>:
 8003be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bea:	f000 b80d 	b.w	8003c08 <_close_r>

08003bee <memset>:
 8003bee:	4603      	mov	r3, r0
 8003bf0:	4402      	add	r2, r0
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d100      	bne.n	8003bf8 <memset+0xa>
 8003bf6:	4770      	bx	lr
 8003bf8:	f803 1b01 	strb.w	r1, [r3], #1
 8003bfc:	e7f9      	b.n	8003bf2 <memset+0x4>
	...

08003c00 <_localeconv_r>:
 8003c00:	4800      	ldr	r0, [pc, #0]	@ (8003c04 <_localeconv_r+0x4>)
 8003c02:	4770      	bx	lr
 8003c04:	20000158 	.word	0x20000158

08003c08 <_close_r>:
 8003c08:	b538      	push	{r3, r4, r5, lr}
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	4d05      	ldr	r5, [pc, #20]	@ (8003c24 <_close_r+0x1c>)
 8003c0e:	4604      	mov	r4, r0
 8003c10:	4608      	mov	r0, r1
 8003c12:	602b      	str	r3, [r5, #0]
 8003c14:	f7fd fb7d 	bl	8001312 <_close>
 8003c18:	1c43      	adds	r3, r0, #1
 8003c1a:	d102      	bne.n	8003c22 <_close_r+0x1a>
 8003c1c:	682b      	ldr	r3, [r5, #0]
 8003c1e:	b103      	cbz	r3, 8003c22 <_close_r+0x1a>
 8003c20:	6023      	str	r3, [r4, #0]
 8003c22:	bd38      	pop	{r3, r4, r5, pc}
 8003c24:	20000400 	.word	0x20000400

08003c28 <_lseek_r>:
 8003c28:	b538      	push	{r3, r4, r5, lr}
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	4611      	mov	r1, r2
 8003c30:	2200      	movs	r2, #0
 8003c32:	4d05      	ldr	r5, [pc, #20]	@ (8003c48 <_lseek_r+0x20>)
 8003c34:	602a      	str	r2, [r5, #0]
 8003c36:	461a      	mov	r2, r3
 8003c38:	f7fd fb8f 	bl	800135a <_lseek>
 8003c3c:	1c43      	adds	r3, r0, #1
 8003c3e:	d102      	bne.n	8003c46 <_lseek_r+0x1e>
 8003c40:	682b      	ldr	r3, [r5, #0]
 8003c42:	b103      	cbz	r3, 8003c46 <_lseek_r+0x1e>
 8003c44:	6023      	str	r3, [r4, #0]
 8003c46:	bd38      	pop	{r3, r4, r5, pc}
 8003c48:	20000400 	.word	0x20000400

08003c4c <_read_r>:
 8003c4c:	b538      	push	{r3, r4, r5, lr}
 8003c4e:	4604      	mov	r4, r0
 8003c50:	4608      	mov	r0, r1
 8003c52:	4611      	mov	r1, r2
 8003c54:	2200      	movs	r2, #0
 8003c56:	4d05      	ldr	r5, [pc, #20]	@ (8003c6c <_read_r+0x20>)
 8003c58:	602a      	str	r2, [r5, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	f7fd fb20 	bl	80012a0 <_read>
 8003c60:	1c43      	adds	r3, r0, #1
 8003c62:	d102      	bne.n	8003c6a <_read_r+0x1e>
 8003c64:	682b      	ldr	r3, [r5, #0]
 8003c66:	b103      	cbz	r3, 8003c6a <_read_r+0x1e>
 8003c68:	6023      	str	r3, [r4, #0]
 8003c6a:	bd38      	pop	{r3, r4, r5, pc}
 8003c6c:	20000400 	.word	0x20000400

08003c70 <_write_r>:
 8003c70:	b538      	push	{r3, r4, r5, lr}
 8003c72:	4604      	mov	r4, r0
 8003c74:	4608      	mov	r0, r1
 8003c76:	4611      	mov	r1, r2
 8003c78:	2200      	movs	r2, #0
 8003c7a:	4d05      	ldr	r5, [pc, #20]	@ (8003c90 <_write_r+0x20>)
 8003c7c:	602a      	str	r2, [r5, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	f7fd fb2b 	bl	80012da <_write>
 8003c84:	1c43      	adds	r3, r0, #1
 8003c86:	d102      	bne.n	8003c8e <_write_r+0x1e>
 8003c88:	682b      	ldr	r3, [r5, #0]
 8003c8a:	b103      	cbz	r3, 8003c8e <_write_r+0x1e>
 8003c8c:	6023      	str	r3, [r4, #0]
 8003c8e:	bd38      	pop	{r3, r4, r5, pc}
 8003c90:	20000400 	.word	0x20000400

08003c94 <__errno>:
 8003c94:	4b01      	ldr	r3, [pc, #4]	@ (8003c9c <__errno+0x8>)
 8003c96:	6818      	ldr	r0, [r3, #0]
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20000018 	.word	0x20000018

08003ca0 <__libc_init_array>:
 8003ca0:	b570      	push	{r4, r5, r6, lr}
 8003ca2:	2600      	movs	r6, #0
 8003ca4:	4d0c      	ldr	r5, [pc, #48]	@ (8003cd8 <__libc_init_array+0x38>)
 8003ca6:	4c0d      	ldr	r4, [pc, #52]	@ (8003cdc <__libc_init_array+0x3c>)
 8003ca8:	1b64      	subs	r4, r4, r5
 8003caa:	10a4      	asrs	r4, r4, #2
 8003cac:	42a6      	cmp	r6, r4
 8003cae:	d109      	bne.n	8003cc4 <__libc_init_array+0x24>
 8003cb0:	f003 fb68 	bl	8007384 <_init>
 8003cb4:	2600      	movs	r6, #0
 8003cb6:	4d0a      	ldr	r5, [pc, #40]	@ (8003ce0 <__libc_init_array+0x40>)
 8003cb8:	4c0a      	ldr	r4, [pc, #40]	@ (8003ce4 <__libc_init_array+0x44>)
 8003cba:	1b64      	subs	r4, r4, r5
 8003cbc:	10a4      	asrs	r4, r4, #2
 8003cbe:	42a6      	cmp	r6, r4
 8003cc0:	d105      	bne.n	8003cce <__libc_init_array+0x2e>
 8003cc2:	bd70      	pop	{r4, r5, r6, pc}
 8003cc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cc8:	4798      	blx	r3
 8003cca:	3601      	adds	r6, #1
 8003ccc:	e7ee      	b.n	8003cac <__libc_init_array+0xc>
 8003cce:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cd2:	4798      	blx	r3
 8003cd4:	3601      	adds	r6, #1
 8003cd6:	e7f2      	b.n	8003cbe <__libc_init_array+0x1e>
 8003cd8:	08007888 	.word	0x08007888
 8003cdc:	08007888 	.word	0x08007888
 8003ce0:	08007888 	.word	0x08007888
 8003ce4:	0800788c 	.word	0x0800788c

08003ce8 <__retarget_lock_init_recursive>:
 8003ce8:	4770      	bx	lr

08003cea <__retarget_lock_acquire_recursive>:
 8003cea:	4770      	bx	lr

08003cec <__retarget_lock_release_recursive>:
 8003cec:	4770      	bx	lr

08003cee <memchr>:
 8003cee:	4603      	mov	r3, r0
 8003cf0:	b510      	push	{r4, lr}
 8003cf2:	b2c9      	uxtb	r1, r1
 8003cf4:	4402      	add	r2, r0
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	d101      	bne.n	8003d00 <memchr+0x12>
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	e003      	b.n	8003d08 <memchr+0x1a>
 8003d00:	7804      	ldrb	r4, [r0, #0]
 8003d02:	3301      	adds	r3, #1
 8003d04:	428c      	cmp	r4, r1
 8003d06:	d1f6      	bne.n	8003cf6 <memchr+0x8>
 8003d08:	bd10      	pop	{r4, pc}
	...

08003d0c <nanf>:
 8003d0c:	4800      	ldr	r0, [pc, #0]	@ (8003d10 <nanf+0x4>)
 8003d0e:	4770      	bx	lr
 8003d10:	7fc00000 	.word	0x7fc00000

08003d14 <quorem>:
 8003d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d18:	6903      	ldr	r3, [r0, #16]
 8003d1a:	690c      	ldr	r4, [r1, #16]
 8003d1c:	4607      	mov	r7, r0
 8003d1e:	42a3      	cmp	r3, r4
 8003d20:	db7e      	blt.n	8003e20 <quorem+0x10c>
 8003d22:	3c01      	subs	r4, #1
 8003d24:	00a3      	lsls	r3, r4, #2
 8003d26:	f100 0514 	add.w	r5, r0, #20
 8003d2a:	f101 0814 	add.w	r8, r1, #20
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003d34:	9301      	str	r3, [sp, #4]
 8003d36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003d3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	429a      	cmp	r2, r3
 8003d42:	fbb2 f6f3 	udiv	r6, r2, r3
 8003d46:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003d4a:	d32e      	bcc.n	8003daa <quorem+0x96>
 8003d4c:	f04f 0a00 	mov.w	sl, #0
 8003d50:	46c4      	mov	ip, r8
 8003d52:	46ae      	mov	lr, r5
 8003d54:	46d3      	mov	fp, sl
 8003d56:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003d5a:	b298      	uxth	r0, r3
 8003d5c:	fb06 a000 	mla	r0, r6, r0, sl
 8003d60:	0c1b      	lsrs	r3, r3, #16
 8003d62:	0c02      	lsrs	r2, r0, #16
 8003d64:	fb06 2303 	mla	r3, r6, r3, r2
 8003d68:	f8de 2000 	ldr.w	r2, [lr]
 8003d6c:	b280      	uxth	r0, r0
 8003d6e:	b292      	uxth	r2, r2
 8003d70:	1a12      	subs	r2, r2, r0
 8003d72:	445a      	add	r2, fp
 8003d74:	f8de 0000 	ldr.w	r0, [lr]
 8003d78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003d82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003d86:	b292      	uxth	r2, r2
 8003d88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003d8c:	45e1      	cmp	r9, ip
 8003d8e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003d92:	f84e 2b04 	str.w	r2, [lr], #4
 8003d96:	d2de      	bcs.n	8003d56 <quorem+0x42>
 8003d98:	9b00      	ldr	r3, [sp, #0]
 8003d9a:	58eb      	ldr	r3, [r5, r3]
 8003d9c:	b92b      	cbnz	r3, 8003daa <quorem+0x96>
 8003d9e:	9b01      	ldr	r3, [sp, #4]
 8003da0:	3b04      	subs	r3, #4
 8003da2:	429d      	cmp	r5, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	d32f      	bcc.n	8003e08 <quorem+0xf4>
 8003da8:	613c      	str	r4, [r7, #16]
 8003daa:	4638      	mov	r0, r7
 8003dac:	f001 f9c4 	bl	8005138 <__mcmp>
 8003db0:	2800      	cmp	r0, #0
 8003db2:	db25      	blt.n	8003e00 <quorem+0xec>
 8003db4:	4629      	mov	r1, r5
 8003db6:	2000      	movs	r0, #0
 8003db8:	f858 2b04 	ldr.w	r2, [r8], #4
 8003dbc:	f8d1 c000 	ldr.w	ip, [r1]
 8003dc0:	fa1f fe82 	uxth.w	lr, r2
 8003dc4:	fa1f f38c 	uxth.w	r3, ip
 8003dc8:	eba3 030e 	sub.w	r3, r3, lr
 8003dcc:	4403      	add	r3, r0
 8003dce:	0c12      	lsrs	r2, r2, #16
 8003dd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003dd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003dde:	45c1      	cmp	r9, r8
 8003de0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003de4:	f841 3b04 	str.w	r3, [r1], #4
 8003de8:	d2e6      	bcs.n	8003db8 <quorem+0xa4>
 8003dea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003dee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003df2:	b922      	cbnz	r2, 8003dfe <quorem+0xea>
 8003df4:	3b04      	subs	r3, #4
 8003df6:	429d      	cmp	r5, r3
 8003df8:	461a      	mov	r2, r3
 8003dfa:	d30b      	bcc.n	8003e14 <quorem+0x100>
 8003dfc:	613c      	str	r4, [r7, #16]
 8003dfe:	3601      	adds	r6, #1
 8003e00:	4630      	mov	r0, r6
 8003e02:	b003      	add	sp, #12
 8003e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	3b04      	subs	r3, #4
 8003e0c:	2a00      	cmp	r2, #0
 8003e0e:	d1cb      	bne.n	8003da8 <quorem+0x94>
 8003e10:	3c01      	subs	r4, #1
 8003e12:	e7c6      	b.n	8003da2 <quorem+0x8e>
 8003e14:	6812      	ldr	r2, [r2, #0]
 8003e16:	3b04      	subs	r3, #4
 8003e18:	2a00      	cmp	r2, #0
 8003e1a:	d1ef      	bne.n	8003dfc <quorem+0xe8>
 8003e1c:	3c01      	subs	r4, #1
 8003e1e:	e7ea      	b.n	8003df6 <quorem+0xe2>
 8003e20:	2000      	movs	r0, #0
 8003e22:	e7ee      	b.n	8003e02 <quorem+0xee>
 8003e24:	0000      	movs	r0, r0
	...

08003e28 <_dtoa_r>:
 8003e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e2c:	4614      	mov	r4, r2
 8003e2e:	461d      	mov	r5, r3
 8003e30:	69c7      	ldr	r7, [r0, #28]
 8003e32:	b097      	sub	sp, #92	@ 0x5c
 8003e34:	4683      	mov	fp, r0
 8003e36:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003e3a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003e3c:	b97f      	cbnz	r7, 8003e5e <_dtoa_r+0x36>
 8003e3e:	2010      	movs	r0, #16
 8003e40:	f000 fe02 	bl	8004a48 <malloc>
 8003e44:	4602      	mov	r2, r0
 8003e46:	f8cb 001c 	str.w	r0, [fp, #28]
 8003e4a:	b920      	cbnz	r0, 8003e56 <_dtoa_r+0x2e>
 8003e4c:	21ef      	movs	r1, #239	@ 0xef
 8003e4e:	4ba8      	ldr	r3, [pc, #672]	@ (80040f0 <_dtoa_r+0x2c8>)
 8003e50:	48a8      	ldr	r0, [pc, #672]	@ (80040f4 <_dtoa_r+0x2cc>)
 8003e52:	f002 fc23 	bl	800669c <__assert_func>
 8003e56:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003e5a:	6007      	str	r7, [r0, #0]
 8003e5c:	60c7      	str	r7, [r0, #12]
 8003e5e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003e62:	6819      	ldr	r1, [r3, #0]
 8003e64:	b159      	cbz	r1, 8003e7e <_dtoa_r+0x56>
 8003e66:	685a      	ldr	r2, [r3, #4]
 8003e68:	2301      	movs	r3, #1
 8003e6a:	4093      	lsls	r3, r2
 8003e6c:	604a      	str	r2, [r1, #4]
 8003e6e:	608b      	str	r3, [r1, #8]
 8003e70:	4658      	mov	r0, fp
 8003e72:	f000 fedf 	bl	8004c34 <_Bfree>
 8003e76:	2200      	movs	r2, #0
 8003e78:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	1e2b      	subs	r3, r5, #0
 8003e80:	bfaf      	iteee	ge
 8003e82:	2300      	movge	r3, #0
 8003e84:	2201      	movlt	r2, #1
 8003e86:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003e8a:	9303      	strlt	r3, [sp, #12]
 8003e8c:	bfa8      	it	ge
 8003e8e:	6033      	strge	r3, [r6, #0]
 8003e90:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003e94:	4b98      	ldr	r3, [pc, #608]	@ (80040f8 <_dtoa_r+0x2d0>)
 8003e96:	bfb8      	it	lt
 8003e98:	6032      	strlt	r2, [r6, #0]
 8003e9a:	ea33 0308 	bics.w	r3, r3, r8
 8003e9e:	d112      	bne.n	8003ec6 <_dtoa_r+0x9e>
 8003ea0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003ea4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003ea6:	6013      	str	r3, [r2, #0]
 8003ea8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003eac:	4323      	orrs	r3, r4
 8003eae:	f000 8550 	beq.w	8004952 <_dtoa_r+0xb2a>
 8003eb2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003eb4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80040fc <_dtoa_r+0x2d4>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 8552 	beq.w	8004962 <_dtoa_r+0xb3a>
 8003ebe:	f10a 0303 	add.w	r3, sl, #3
 8003ec2:	f000 bd4c 	b.w	800495e <_dtoa_r+0xb36>
 8003ec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003eca:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003ece:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	f7fc fd67 	bl	80009a8 <__aeabi_dcmpeq>
 8003eda:	4607      	mov	r7, r0
 8003edc:	b158      	cbz	r0, 8003ef6 <_dtoa_r+0xce>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003ee2:	6013      	str	r3, [r2, #0]
 8003ee4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003ee6:	b113      	cbz	r3, 8003eee <_dtoa_r+0xc6>
 8003ee8:	4b85      	ldr	r3, [pc, #532]	@ (8004100 <_dtoa_r+0x2d8>)
 8003eea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003eec:	6013      	str	r3, [r2, #0]
 8003eee:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004104 <_dtoa_r+0x2dc>
 8003ef2:	f000 bd36 	b.w	8004962 <_dtoa_r+0xb3a>
 8003ef6:	ab14      	add	r3, sp, #80	@ 0x50
 8003ef8:	9301      	str	r3, [sp, #4]
 8003efa:	ab15      	add	r3, sp, #84	@ 0x54
 8003efc:	9300      	str	r3, [sp, #0]
 8003efe:	4658      	mov	r0, fp
 8003f00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003f04:	f001 fa30 	bl	8005368 <__d2b>
 8003f08:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003f0c:	4681      	mov	r9, r0
 8003f0e:	2e00      	cmp	r6, #0
 8003f10:	d077      	beq.n	8004002 <_dtoa_r+0x1da>
 8003f12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f18:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003f1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f20:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003f24:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003f28:	9712      	str	r7, [sp, #72]	@ 0x48
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	4b76      	ldr	r3, [pc, #472]	@ (8004108 <_dtoa_r+0x2e0>)
 8003f30:	f7fc f91a 	bl	8000168 <__aeabi_dsub>
 8003f34:	a368      	add	r3, pc, #416	@ (adr r3, 80040d8 <_dtoa_r+0x2b0>)
 8003f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3a:	f7fc facd 	bl	80004d8 <__aeabi_dmul>
 8003f3e:	a368      	add	r3, pc, #416	@ (adr r3, 80040e0 <_dtoa_r+0x2b8>)
 8003f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f44:	f7fc f912 	bl	800016c <__adddf3>
 8003f48:	4604      	mov	r4, r0
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	460d      	mov	r5, r1
 8003f4e:	f7fc fa59 	bl	8000404 <__aeabi_i2d>
 8003f52:	a365      	add	r3, pc, #404	@ (adr r3, 80040e8 <_dtoa_r+0x2c0>)
 8003f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f58:	f7fc fabe 	bl	80004d8 <__aeabi_dmul>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4620      	mov	r0, r4
 8003f62:	4629      	mov	r1, r5
 8003f64:	f7fc f902 	bl	800016c <__adddf3>
 8003f68:	4604      	mov	r4, r0
 8003f6a:	460d      	mov	r5, r1
 8003f6c:	f7fc fd64 	bl	8000a38 <__aeabi_d2iz>
 8003f70:	2200      	movs	r2, #0
 8003f72:	4607      	mov	r7, r0
 8003f74:	2300      	movs	r3, #0
 8003f76:	4620      	mov	r0, r4
 8003f78:	4629      	mov	r1, r5
 8003f7a:	f7fc fd1f 	bl	80009bc <__aeabi_dcmplt>
 8003f7e:	b140      	cbz	r0, 8003f92 <_dtoa_r+0x16a>
 8003f80:	4638      	mov	r0, r7
 8003f82:	f7fc fa3f 	bl	8000404 <__aeabi_i2d>
 8003f86:	4622      	mov	r2, r4
 8003f88:	462b      	mov	r3, r5
 8003f8a:	f7fc fd0d 	bl	80009a8 <__aeabi_dcmpeq>
 8003f8e:	b900      	cbnz	r0, 8003f92 <_dtoa_r+0x16a>
 8003f90:	3f01      	subs	r7, #1
 8003f92:	2f16      	cmp	r7, #22
 8003f94:	d853      	bhi.n	800403e <_dtoa_r+0x216>
 8003f96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f9a:	4b5c      	ldr	r3, [pc, #368]	@ (800410c <_dtoa_r+0x2e4>)
 8003f9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa4:	f7fc fd0a 	bl	80009bc <__aeabi_dcmplt>
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	d04a      	beq.n	8004042 <_dtoa_r+0x21a>
 8003fac:	2300      	movs	r3, #0
 8003fae:	3f01      	subs	r7, #1
 8003fb0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003fb2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003fb4:	1b9b      	subs	r3, r3, r6
 8003fb6:	1e5a      	subs	r2, r3, #1
 8003fb8:	bf46      	itte	mi
 8003fba:	f1c3 0801 	rsbmi	r8, r3, #1
 8003fbe:	2300      	movmi	r3, #0
 8003fc0:	f04f 0800 	movpl.w	r8, #0
 8003fc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fc6:	bf48      	it	mi
 8003fc8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003fca:	2f00      	cmp	r7, #0
 8003fcc:	db3b      	blt.n	8004046 <_dtoa_r+0x21e>
 8003fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fd0:	970e      	str	r7, [sp, #56]	@ 0x38
 8003fd2:	443b      	add	r3, r7
 8003fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fda:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003fdc:	2b09      	cmp	r3, #9
 8003fde:	d866      	bhi.n	80040ae <_dtoa_r+0x286>
 8003fe0:	2b05      	cmp	r3, #5
 8003fe2:	bfc4      	itt	gt
 8003fe4:	3b04      	subgt	r3, #4
 8003fe6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003fe8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003fea:	bfc8      	it	gt
 8003fec:	2400      	movgt	r4, #0
 8003fee:	f1a3 0302 	sub.w	r3, r3, #2
 8003ff2:	bfd8      	it	le
 8003ff4:	2401      	movle	r4, #1
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d864      	bhi.n	80040c4 <_dtoa_r+0x29c>
 8003ffa:	e8df f003 	tbb	[pc, r3]
 8003ffe:	382b      	.short	0x382b
 8004000:	5636      	.short	0x5636
 8004002:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004006:	441e      	add	r6, r3
 8004008:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800400c:	2b20      	cmp	r3, #32
 800400e:	bfc1      	itttt	gt
 8004010:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004014:	fa08 f803 	lslgt.w	r8, r8, r3
 8004018:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800401c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004020:	bfd6      	itet	le
 8004022:	f1c3 0320 	rsble	r3, r3, #32
 8004026:	ea48 0003 	orrgt.w	r0, r8, r3
 800402a:	fa04 f003 	lslle.w	r0, r4, r3
 800402e:	f7fc f9d9 	bl	80003e4 <__aeabi_ui2d>
 8004032:	2201      	movs	r2, #1
 8004034:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004038:	3e01      	subs	r6, #1
 800403a:	9212      	str	r2, [sp, #72]	@ 0x48
 800403c:	e775      	b.n	8003f2a <_dtoa_r+0x102>
 800403e:	2301      	movs	r3, #1
 8004040:	e7b6      	b.n	8003fb0 <_dtoa_r+0x188>
 8004042:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004044:	e7b5      	b.n	8003fb2 <_dtoa_r+0x18a>
 8004046:	427b      	negs	r3, r7
 8004048:	930a      	str	r3, [sp, #40]	@ 0x28
 800404a:	2300      	movs	r3, #0
 800404c:	eba8 0807 	sub.w	r8, r8, r7
 8004050:	930e      	str	r3, [sp, #56]	@ 0x38
 8004052:	e7c2      	b.n	8003fda <_dtoa_r+0x1b2>
 8004054:	2300      	movs	r3, #0
 8004056:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004058:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800405a:	2b00      	cmp	r3, #0
 800405c:	dc35      	bgt.n	80040ca <_dtoa_r+0x2a2>
 800405e:	2301      	movs	r3, #1
 8004060:	461a      	mov	r2, r3
 8004062:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004066:	9221      	str	r2, [sp, #132]	@ 0x84
 8004068:	e00b      	b.n	8004082 <_dtoa_r+0x25a>
 800406a:	2301      	movs	r3, #1
 800406c:	e7f3      	b.n	8004056 <_dtoa_r+0x22e>
 800406e:	2300      	movs	r3, #0
 8004070:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004072:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	9308      	str	r3, [sp, #32]
 8004078:	3301      	adds	r3, #1
 800407a:	2b01      	cmp	r3, #1
 800407c:	9307      	str	r3, [sp, #28]
 800407e:	bfb8      	it	lt
 8004080:	2301      	movlt	r3, #1
 8004082:	2100      	movs	r1, #0
 8004084:	2204      	movs	r2, #4
 8004086:	f8db 001c 	ldr.w	r0, [fp, #28]
 800408a:	f102 0514 	add.w	r5, r2, #20
 800408e:	429d      	cmp	r5, r3
 8004090:	d91f      	bls.n	80040d2 <_dtoa_r+0x2aa>
 8004092:	6041      	str	r1, [r0, #4]
 8004094:	4658      	mov	r0, fp
 8004096:	f000 fd8d 	bl	8004bb4 <_Balloc>
 800409a:	4682      	mov	sl, r0
 800409c:	2800      	cmp	r0, #0
 800409e:	d139      	bne.n	8004114 <_dtoa_r+0x2ec>
 80040a0:	4602      	mov	r2, r0
 80040a2:	f240 11af 	movw	r1, #431	@ 0x1af
 80040a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004110 <_dtoa_r+0x2e8>)
 80040a8:	e6d2      	b.n	8003e50 <_dtoa_r+0x28>
 80040aa:	2301      	movs	r3, #1
 80040ac:	e7e0      	b.n	8004070 <_dtoa_r+0x248>
 80040ae:	2401      	movs	r4, #1
 80040b0:	2300      	movs	r3, #0
 80040b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80040b4:	9320      	str	r3, [sp, #128]	@ 0x80
 80040b6:	f04f 33ff 	mov.w	r3, #4294967295
 80040ba:	2200      	movs	r2, #0
 80040bc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80040c0:	2312      	movs	r3, #18
 80040c2:	e7d0      	b.n	8004066 <_dtoa_r+0x23e>
 80040c4:	2301      	movs	r3, #1
 80040c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040c8:	e7f5      	b.n	80040b6 <_dtoa_r+0x28e>
 80040ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80040cc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80040d0:	e7d7      	b.n	8004082 <_dtoa_r+0x25a>
 80040d2:	3101      	adds	r1, #1
 80040d4:	0052      	lsls	r2, r2, #1
 80040d6:	e7d8      	b.n	800408a <_dtoa_r+0x262>
 80040d8:	636f4361 	.word	0x636f4361
 80040dc:	3fd287a7 	.word	0x3fd287a7
 80040e0:	8b60c8b3 	.word	0x8b60c8b3
 80040e4:	3fc68a28 	.word	0x3fc68a28
 80040e8:	509f79fb 	.word	0x509f79fb
 80040ec:	3fd34413 	.word	0x3fd34413
 80040f0:	08007498 	.word	0x08007498
 80040f4:	080074af 	.word	0x080074af
 80040f8:	7ff00000 	.word	0x7ff00000
 80040fc:	08007494 	.word	0x08007494
 8004100:	08007463 	.word	0x08007463
 8004104:	08007462 	.word	0x08007462
 8004108:	3ff80000 	.word	0x3ff80000
 800410c:	080075a8 	.word	0x080075a8
 8004110:	08007507 	.word	0x08007507
 8004114:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004118:	6018      	str	r0, [r3, #0]
 800411a:	9b07      	ldr	r3, [sp, #28]
 800411c:	2b0e      	cmp	r3, #14
 800411e:	f200 80a4 	bhi.w	800426a <_dtoa_r+0x442>
 8004122:	2c00      	cmp	r4, #0
 8004124:	f000 80a1 	beq.w	800426a <_dtoa_r+0x442>
 8004128:	2f00      	cmp	r7, #0
 800412a:	dd33      	ble.n	8004194 <_dtoa_r+0x36c>
 800412c:	4b86      	ldr	r3, [pc, #536]	@ (8004348 <_dtoa_r+0x520>)
 800412e:	f007 020f 	and.w	r2, r7, #15
 8004132:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004136:	05f8      	lsls	r0, r7, #23
 8004138:	e9d3 3400 	ldrd	r3, r4, [r3]
 800413c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004140:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004144:	d516      	bpl.n	8004174 <_dtoa_r+0x34c>
 8004146:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800414a:	4b80      	ldr	r3, [pc, #512]	@ (800434c <_dtoa_r+0x524>)
 800414c:	2603      	movs	r6, #3
 800414e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004152:	f7fc faeb 	bl	800072c <__aeabi_ddiv>
 8004156:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800415a:	f004 040f 	and.w	r4, r4, #15
 800415e:	4d7b      	ldr	r5, [pc, #492]	@ (800434c <_dtoa_r+0x524>)
 8004160:	b954      	cbnz	r4, 8004178 <_dtoa_r+0x350>
 8004162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800416a:	f7fc fadf 	bl	800072c <__aeabi_ddiv>
 800416e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004172:	e028      	b.n	80041c6 <_dtoa_r+0x39e>
 8004174:	2602      	movs	r6, #2
 8004176:	e7f2      	b.n	800415e <_dtoa_r+0x336>
 8004178:	07e1      	lsls	r1, r4, #31
 800417a:	d508      	bpl.n	800418e <_dtoa_r+0x366>
 800417c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004180:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004184:	f7fc f9a8 	bl	80004d8 <__aeabi_dmul>
 8004188:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800418c:	3601      	adds	r6, #1
 800418e:	1064      	asrs	r4, r4, #1
 8004190:	3508      	adds	r5, #8
 8004192:	e7e5      	b.n	8004160 <_dtoa_r+0x338>
 8004194:	f000 80d2 	beq.w	800433c <_dtoa_r+0x514>
 8004198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800419c:	427c      	negs	r4, r7
 800419e:	4b6a      	ldr	r3, [pc, #424]	@ (8004348 <_dtoa_r+0x520>)
 80041a0:	f004 020f 	and.w	r2, r4, #15
 80041a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ac:	f7fc f994 	bl	80004d8 <__aeabi_dmul>
 80041b0:	2602      	movs	r6, #2
 80041b2:	2300      	movs	r3, #0
 80041b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041b8:	4d64      	ldr	r5, [pc, #400]	@ (800434c <_dtoa_r+0x524>)
 80041ba:	1124      	asrs	r4, r4, #4
 80041bc:	2c00      	cmp	r4, #0
 80041be:	f040 80b2 	bne.w	8004326 <_dtoa_r+0x4fe>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1d3      	bne.n	800416e <_dtoa_r+0x346>
 80041c6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80041ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 80b7 	beq.w	8004340 <_dtoa_r+0x518>
 80041d2:	2200      	movs	r2, #0
 80041d4:	4620      	mov	r0, r4
 80041d6:	4629      	mov	r1, r5
 80041d8:	4b5d      	ldr	r3, [pc, #372]	@ (8004350 <_dtoa_r+0x528>)
 80041da:	f7fc fbef 	bl	80009bc <__aeabi_dcmplt>
 80041de:	2800      	cmp	r0, #0
 80041e0:	f000 80ae 	beq.w	8004340 <_dtoa_r+0x518>
 80041e4:	9b07      	ldr	r3, [sp, #28]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 80aa 	beq.w	8004340 <_dtoa_r+0x518>
 80041ec:	9b08      	ldr	r3, [sp, #32]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	dd37      	ble.n	8004262 <_dtoa_r+0x43a>
 80041f2:	1e7b      	subs	r3, r7, #1
 80041f4:	4620      	mov	r0, r4
 80041f6:	9304      	str	r3, [sp, #16]
 80041f8:	2200      	movs	r2, #0
 80041fa:	4629      	mov	r1, r5
 80041fc:	4b55      	ldr	r3, [pc, #340]	@ (8004354 <_dtoa_r+0x52c>)
 80041fe:	f7fc f96b 	bl	80004d8 <__aeabi_dmul>
 8004202:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004206:	9c08      	ldr	r4, [sp, #32]
 8004208:	3601      	adds	r6, #1
 800420a:	4630      	mov	r0, r6
 800420c:	f7fc f8fa 	bl	8000404 <__aeabi_i2d>
 8004210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004214:	f7fc f960 	bl	80004d8 <__aeabi_dmul>
 8004218:	2200      	movs	r2, #0
 800421a:	4b4f      	ldr	r3, [pc, #316]	@ (8004358 <_dtoa_r+0x530>)
 800421c:	f7fb ffa6 	bl	800016c <__adddf3>
 8004220:	4605      	mov	r5, r0
 8004222:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004226:	2c00      	cmp	r4, #0
 8004228:	f040 809a 	bne.w	8004360 <_dtoa_r+0x538>
 800422c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004230:	2200      	movs	r2, #0
 8004232:	4b4a      	ldr	r3, [pc, #296]	@ (800435c <_dtoa_r+0x534>)
 8004234:	f7fb ff98 	bl	8000168 <__aeabi_dsub>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004240:	462a      	mov	r2, r5
 8004242:	4633      	mov	r3, r6
 8004244:	f7fc fbd8 	bl	80009f8 <__aeabi_dcmpgt>
 8004248:	2800      	cmp	r0, #0
 800424a:	f040 828e 	bne.w	800476a <_dtoa_r+0x942>
 800424e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004252:	462a      	mov	r2, r5
 8004254:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004258:	f7fc fbb0 	bl	80009bc <__aeabi_dcmplt>
 800425c:	2800      	cmp	r0, #0
 800425e:	f040 8127 	bne.w	80044b0 <_dtoa_r+0x688>
 8004262:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004266:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800426a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800426c:	2b00      	cmp	r3, #0
 800426e:	f2c0 8163 	blt.w	8004538 <_dtoa_r+0x710>
 8004272:	2f0e      	cmp	r7, #14
 8004274:	f300 8160 	bgt.w	8004538 <_dtoa_r+0x710>
 8004278:	4b33      	ldr	r3, [pc, #204]	@ (8004348 <_dtoa_r+0x520>)
 800427a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800427e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004282:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004286:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004288:	2b00      	cmp	r3, #0
 800428a:	da03      	bge.n	8004294 <_dtoa_r+0x46c>
 800428c:	9b07      	ldr	r3, [sp, #28]
 800428e:	2b00      	cmp	r3, #0
 8004290:	f340 8100 	ble.w	8004494 <_dtoa_r+0x66c>
 8004294:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004298:	4656      	mov	r6, sl
 800429a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800429e:	4620      	mov	r0, r4
 80042a0:	4629      	mov	r1, r5
 80042a2:	f7fc fa43 	bl	800072c <__aeabi_ddiv>
 80042a6:	f7fc fbc7 	bl	8000a38 <__aeabi_d2iz>
 80042aa:	4680      	mov	r8, r0
 80042ac:	f7fc f8aa 	bl	8000404 <__aeabi_i2d>
 80042b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042b4:	f7fc f910 	bl	80004d8 <__aeabi_dmul>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	4620      	mov	r0, r4
 80042be:	4629      	mov	r1, r5
 80042c0:	f7fb ff52 	bl	8000168 <__aeabi_dsub>
 80042c4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80042c8:	9d07      	ldr	r5, [sp, #28]
 80042ca:	f806 4b01 	strb.w	r4, [r6], #1
 80042ce:	eba6 040a 	sub.w	r4, r6, sl
 80042d2:	42a5      	cmp	r5, r4
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	f040 8116 	bne.w	8004508 <_dtoa_r+0x6e0>
 80042dc:	f7fb ff46 	bl	800016c <__adddf3>
 80042e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042e4:	4604      	mov	r4, r0
 80042e6:	460d      	mov	r5, r1
 80042e8:	f7fc fb86 	bl	80009f8 <__aeabi_dcmpgt>
 80042ec:	2800      	cmp	r0, #0
 80042ee:	f040 80f8 	bne.w	80044e2 <_dtoa_r+0x6ba>
 80042f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042f6:	4620      	mov	r0, r4
 80042f8:	4629      	mov	r1, r5
 80042fa:	f7fc fb55 	bl	80009a8 <__aeabi_dcmpeq>
 80042fe:	b118      	cbz	r0, 8004308 <_dtoa_r+0x4e0>
 8004300:	f018 0f01 	tst.w	r8, #1
 8004304:	f040 80ed 	bne.w	80044e2 <_dtoa_r+0x6ba>
 8004308:	4649      	mov	r1, r9
 800430a:	4658      	mov	r0, fp
 800430c:	f000 fc92 	bl	8004c34 <_Bfree>
 8004310:	2300      	movs	r3, #0
 8004312:	7033      	strb	r3, [r6, #0]
 8004314:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004316:	3701      	adds	r7, #1
 8004318:	601f      	str	r7, [r3, #0]
 800431a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 8320 	beq.w	8004962 <_dtoa_r+0xb3a>
 8004322:	601e      	str	r6, [r3, #0]
 8004324:	e31d      	b.n	8004962 <_dtoa_r+0xb3a>
 8004326:	07e2      	lsls	r2, r4, #31
 8004328:	d505      	bpl.n	8004336 <_dtoa_r+0x50e>
 800432a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800432e:	f7fc f8d3 	bl	80004d8 <__aeabi_dmul>
 8004332:	2301      	movs	r3, #1
 8004334:	3601      	adds	r6, #1
 8004336:	1064      	asrs	r4, r4, #1
 8004338:	3508      	adds	r5, #8
 800433a:	e73f      	b.n	80041bc <_dtoa_r+0x394>
 800433c:	2602      	movs	r6, #2
 800433e:	e742      	b.n	80041c6 <_dtoa_r+0x39e>
 8004340:	9c07      	ldr	r4, [sp, #28]
 8004342:	9704      	str	r7, [sp, #16]
 8004344:	e761      	b.n	800420a <_dtoa_r+0x3e2>
 8004346:	bf00      	nop
 8004348:	080075a8 	.word	0x080075a8
 800434c:	08007580 	.word	0x08007580
 8004350:	3ff00000 	.word	0x3ff00000
 8004354:	40240000 	.word	0x40240000
 8004358:	401c0000 	.word	0x401c0000
 800435c:	40140000 	.word	0x40140000
 8004360:	4b70      	ldr	r3, [pc, #448]	@ (8004524 <_dtoa_r+0x6fc>)
 8004362:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004364:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004368:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800436c:	4454      	add	r4, sl
 800436e:	2900      	cmp	r1, #0
 8004370:	d045      	beq.n	80043fe <_dtoa_r+0x5d6>
 8004372:	2000      	movs	r0, #0
 8004374:	496c      	ldr	r1, [pc, #432]	@ (8004528 <_dtoa_r+0x700>)
 8004376:	f7fc f9d9 	bl	800072c <__aeabi_ddiv>
 800437a:	4633      	mov	r3, r6
 800437c:	462a      	mov	r2, r5
 800437e:	f7fb fef3 	bl	8000168 <__aeabi_dsub>
 8004382:	4656      	mov	r6, sl
 8004384:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800438c:	f7fc fb54 	bl	8000a38 <__aeabi_d2iz>
 8004390:	4605      	mov	r5, r0
 8004392:	f7fc f837 	bl	8000404 <__aeabi_i2d>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800439e:	f7fb fee3 	bl	8000168 <__aeabi_dsub>
 80043a2:	4602      	mov	r2, r0
 80043a4:	460b      	mov	r3, r1
 80043a6:	3530      	adds	r5, #48	@ 0x30
 80043a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80043b0:	f806 5b01 	strb.w	r5, [r6], #1
 80043b4:	f7fc fb02 	bl	80009bc <__aeabi_dcmplt>
 80043b8:	2800      	cmp	r0, #0
 80043ba:	d163      	bne.n	8004484 <_dtoa_r+0x65c>
 80043bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043c0:	2000      	movs	r0, #0
 80043c2:	495a      	ldr	r1, [pc, #360]	@ (800452c <_dtoa_r+0x704>)
 80043c4:	f7fb fed0 	bl	8000168 <__aeabi_dsub>
 80043c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80043cc:	f7fc faf6 	bl	80009bc <__aeabi_dcmplt>
 80043d0:	2800      	cmp	r0, #0
 80043d2:	f040 8087 	bne.w	80044e4 <_dtoa_r+0x6bc>
 80043d6:	42a6      	cmp	r6, r4
 80043d8:	f43f af43 	beq.w	8004262 <_dtoa_r+0x43a>
 80043dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80043e0:	2200      	movs	r2, #0
 80043e2:	4b53      	ldr	r3, [pc, #332]	@ (8004530 <_dtoa_r+0x708>)
 80043e4:	f7fc f878 	bl	80004d8 <__aeabi_dmul>
 80043e8:	2200      	movs	r2, #0
 80043ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80043ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043f2:	4b4f      	ldr	r3, [pc, #316]	@ (8004530 <_dtoa_r+0x708>)
 80043f4:	f7fc f870 	bl	80004d8 <__aeabi_dmul>
 80043f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043fc:	e7c4      	b.n	8004388 <_dtoa_r+0x560>
 80043fe:	4631      	mov	r1, r6
 8004400:	4628      	mov	r0, r5
 8004402:	f7fc f869 	bl	80004d8 <__aeabi_dmul>
 8004406:	4656      	mov	r6, sl
 8004408:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800440c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800440e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004412:	f7fc fb11 	bl	8000a38 <__aeabi_d2iz>
 8004416:	4605      	mov	r5, r0
 8004418:	f7fb fff4 	bl	8000404 <__aeabi_i2d>
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004424:	f7fb fea0 	bl	8000168 <__aeabi_dsub>
 8004428:	4602      	mov	r2, r0
 800442a:	460b      	mov	r3, r1
 800442c:	3530      	adds	r5, #48	@ 0x30
 800442e:	f806 5b01 	strb.w	r5, [r6], #1
 8004432:	42a6      	cmp	r6, r4
 8004434:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004438:	f04f 0200 	mov.w	r2, #0
 800443c:	d124      	bne.n	8004488 <_dtoa_r+0x660>
 800443e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004442:	4b39      	ldr	r3, [pc, #228]	@ (8004528 <_dtoa_r+0x700>)
 8004444:	f7fb fe92 	bl	800016c <__adddf3>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004450:	f7fc fad2 	bl	80009f8 <__aeabi_dcmpgt>
 8004454:	2800      	cmp	r0, #0
 8004456:	d145      	bne.n	80044e4 <_dtoa_r+0x6bc>
 8004458:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800445c:	2000      	movs	r0, #0
 800445e:	4932      	ldr	r1, [pc, #200]	@ (8004528 <_dtoa_r+0x700>)
 8004460:	f7fb fe82 	bl	8000168 <__aeabi_dsub>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800446c:	f7fc faa6 	bl	80009bc <__aeabi_dcmplt>
 8004470:	2800      	cmp	r0, #0
 8004472:	f43f aef6 	beq.w	8004262 <_dtoa_r+0x43a>
 8004476:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004478:	1e73      	subs	r3, r6, #1
 800447a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800447c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004480:	2b30      	cmp	r3, #48	@ 0x30
 8004482:	d0f8      	beq.n	8004476 <_dtoa_r+0x64e>
 8004484:	9f04      	ldr	r7, [sp, #16]
 8004486:	e73f      	b.n	8004308 <_dtoa_r+0x4e0>
 8004488:	4b29      	ldr	r3, [pc, #164]	@ (8004530 <_dtoa_r+0x708>)
 800448a:	f7fc f825 	bl	80004d8 <__aeabi_dmul>
 800448e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004492:	e7bc      	b.n	800440e <_dtoa_r+0x5e6>
 8004494:	d10c      	bne.n	80044b0 <_dtoa_r+0x688>
 8004496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800449a:	2200      	movs	r2, #0
 800449c:	4b25      	ldr	r3, [pc, #148]	@ (8004534 <_dtoa_r+0x70c>)
 800449e:	f7fc f81b 	bl	80004d8 <__aeabi_dmul>
 80044a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80044a6:	f7fc fa9d 	bl	80009e4 <__aeabi_dcmpge>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	f000 815b 	beq.w	8004766 <_dtoa_r+0x93e>
 80044b0:	2400      	movs	r4, #0
 80044b2:	4625      	mov	r5, r4
 80044b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80044b6:	4656      	mov	r6, sl
 80044b8:	43db      	mvns	r3, r3
 80044ba:	9304      	str	r3, [sp, #16]
 80044bc:	2700      	movs	r7, #0
 80044be:	4621      	mov	r1, r4
 80044c0:	4658      	mov	r0, fp
 80044c2:	f000 fbb7 	bl	8004c34 <_Bfree>
 80044c6:	2d00      	cmp	r5, #0
 80044c8:	d0dc      	beq.n	8004484 <_dtoa_r+0x65c>
 80044ca:	b12f      	cbz	r7, 80044d8 <_dtoa_r+0x6b0>
 80044cc:	42af      	cmp	r7, r5
 80044ce:	d003      	beq.n	80044d8 <_dtoa_r+0x6b0>
 80044d0:	4639      	mov	r1, r7
 80044d2:	4658      	mov	r0, fp
 80044d4:	f000 fbae 	bl	8004c34 <_Bfree>
 80044d8:	4629      	mov	r1, r5
 80044da:	4658      	mov	r0, fp
 80044dc:	f000 fbaa 	bl	8004c34 <_Bfree>
 80044e0:	e7d0      	b.n	8004484 <_dtoa_r+0x65c>
 80044e2:	9704      	str	r7, [sp, #16]
 80044e4:	4633      	mov	r3, r6
 80044e6:	461e      	mov	r6, r3
 80044e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80044ec:	2a39      	cmp	r2, #57	@ 0x39
 80044ee:	d107      	bne.n	8004500 <_dtoa_r+0x6d8>
 80044f0:	459a      	cmp	sl, r3
 80044f2:	d1f8      	bne.n	80044e6 <_dtoa_r+0x6be>
 80044f4:	9a04      	ldr	r2, [sp, #16]
 80044f6:	3201      	adds	r2, #1
 80044f8:	9204      	str	r2, [sp, #16]
 80044fa:	2230      	movs	r2, #48	@ 0x30
 80044fc:	f88a 2000 	strb.w	r2, [sl]
 8004500:	781a      	ldrb	r2, [r3, #0]
 8004502:	3201      	adds	r2, #1
 8004504:	701a      	strb	r2, [r3, #0]
 8004506:	e7bd      	b.n	8004484 <_dtoa_r+0x65c>
 8004508:	2200      	movs	r2, #0
 800450a:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <_dtoa_r+0x708>)
 800450c:	f7fb ffe4 	bl	80004d8 <__aeabi_dmul>
 8004510:	2200      	movs	r2, #0
 8004512:	2300      	movs	r3, #0
 8004514:	4604      	mov	r4, r0
 8004516:	460d      	mov	r5, r1
 8004518:	f7fc fa46 	bl	80009a8 <__aeabi_dcmpeq>
 800451c:	2800      	cmp	r0, #0
 800451e:	f43f aebc 	beq.w	800429a <_dtoa_r+0x472>
 8004522:	e6f1      	b.n	8004308 <_dtoa_r+0x4e0>
 8004524:	080075a8 	.word	0x080075a8
 8004528:	3fe00000 	.word	0x3fe00000
 800452c:	3ff00000 	.word	0x3ff00000
 8004530:	40240000 	.word	0x40240000
 8004534:	40140000 	.word	0x40140000
 8004538:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800453a:	2a00      	cmp	r2, #0
 800453c:	f000 80db 	beq.w	80046f6 <_dtoa_r+0x8ce>
 8004540:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004542:	2a01      	cmp	r2, #1
 8004544:	f300 80bf 	bgt.w	80046c6 <_dtoa_r+0x89e>
 8004548:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800454a:	2a00      	cmp	r2, #0
 800454c:	f000 80b7 	beq.w	80046be <_dtoa_r+0x896>
 8004550:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004554:	4646      	mov	r6, r8
 8004556:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004558:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800455a:	2101      	movs	r1, #1
 800455c:	441a      	add	r2, r3
 800455e:	4658      	mov	r0, fp
 8004560:	4498      	add	r8, r3
 8004562:	9209      	str	r2, [sp, #36]	@ 0x24
 8004564:	f000 fc64 	bl	8004e30 <__i2b>
 8004568:	4605      	mov	r5, r0
 800456a:	b15e      	cbz	r6, 8004584 <_dtoa_r+0x75c>
 800456c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800456e:	2b00      	cmp	r3, #0
 8004570:	dd08      	ble.n	8004584 <_dtoa_r+0x75c>
 8004572:	42b3      	cmp	r3, r6
 8004574:	bfa8      	it	ge
 8004576:	4633      	movge	r3, r6
 8004578:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800457a:	eba8 0803 	sub.w	r8, r8, r3
 800457e:	1af6      	subs	r6, r6, r3
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	9309      	str	r3, [sp, #36]	@ 0x24
 8004584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004586:	b1f3      	cbz	r3, 80045c6 <_dtoa_r+0x79e>
 8004588:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800458a:	2b00      	cmp	r3, #0
 800458c:	f000 80b7 	beq.w	80046fe <_dtoa_r+0x8d6>
 8004590:	b18c      	cbz	r4, 80045b6 <_dtoa_r+0x78e>
 8004592:	4629      	mov	r1, r5
 8004594:	4622      	mov	r2, r4
 8004596:	4658      	mov	r0, fp
 8004598:	f000 fd08 	bl	8004fac <__pow5mult>
 800459c:	464a      	mov	r2, r9
 800459e:	4601      	mov	r1, r0
 80045a0:	4605      	mov	r5, r0
 80045a2:	4658      	mov	r0, fp
 80045a4:	f000 fc5a 	bl	8004e5c <__multiply>
 80045a8:	4649      	mov	r1, r9
 80045aa:	9004      	str	r0, [sp, #16]
 80045ac:	4658      	mov	r0, fp
 80045ae:	f000 fb41 	bl	8004c34 <_Bfree>
 80045b2:	9b04      	ldr	r3, [sp, #16]
 80045b4:	4699      	mov	r9, r3
 80045b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80045b8:	1b1a      	subs	r2, r3, r4
 80045ba:	d004      	beq.n	80045c6 <_dtoa_r+0x79e>
 80045bc:	4649      	mov	r1, r9
 80045be:	4658      	mov	r0, fp
 80045c0:	f000 fcf4 	bl	8004fac <__pow5mult>
 80045c4:	4681      	mov	r9, r0
 80045c6:	2101      	movs	r1, #1
 80045c8:	4658      	mov	r0, fp
 80045ca:	f000 fc31 	bl	8004e30 <__i2b>
 80045ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80045d0:	4604      	mov	r4, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f000 81c9 	beq.w	800496a <_dtoa_r+0xb42>
 80045d8:	461a      	mov	r2, r3
 80045da:	4601      	mov	r1, r0
 80045dc:	4658      	mov	r0, fp
 80045de:	f000 fce5 	bl	8004fac <__pow5mult>
 80045e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80045e4:	4604      	mov	r4, r0
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	f300 808f 	bgt.w	800470a <_dtoa_r+0x8e2>
 80045ec:	9b02      	ldr	r3, [sp, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f040 8087 	bne.w	8004702 <_dtoa_r+0x8da>
 80045f4:	9b03      	ldr	r3, [sp, #12]
 80045f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f040 8083 	bne.w	8004706 <_dtoa_r+0x8de>
 8004600:	9b03      	ldr	r3, [sp, #12]
 8004602:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004606:	0d1b      	lsrs	r3, r3, #20
 8004608:	051b      	lsls	r3, r3, #20
 800460a:	b12b      	cbz	r3, 8004618 <_dtoa_r+0x7f0>
 800460c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800460e:	f108 0801 	add.w	r8, r8, #1
 8004612:	3301      	adds	r3, #1
 8004614:	9309      	str	r3, [sp, #36]	@ 0x24
 8004616:	2301      	movs	r3, #1
 8004618:	930a      	str	r3, [sp, #40]	@ 0x28
 800461a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800461c:	2b00      	cmp	r3, #0
 800461e:	f000 81aa 	beq.w	8004976 <_dtoa_r+0xb4e>
 8004622:	6923      	ldr	r3, [r4, #16]
 8004624:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004628:	6918      	ldr	r0, [r3, #16]
 800462a:	f000 fbb5 	bl	8004d98 <__hi0bits>
 800462e:	f1c0 0020 	rsb	r0, r0, #32
 8004632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004634:	4418      	add	r0, r3
 8004636:	f010 001f 	ands.w	r0, r0, #31
 800463a:	d071      	beq.n	8004720 <_dtoa_r+0x8f8>
 800463c:	f1c0 0320 	rsb	r3, r0, #32
 8004640:	2b04      	cmp	r3, #4
 8004642:	dd65      	ble.n	8004710 <_dtoa_r+0x8e8>
 8004644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004646:	f1c0 001c 	rsb	r0, r0, #28
 800464a:	4403      	add	r3, r0
 800464c:	4480      	add	r8, r0
 800464e:	4406      	add	r6, r0
 8004650:	9309      	str	r3, [sp, #36]	@ 0x24
 8004652:	f1b8 0f00 	cmp.w	r8, #0
 8004656:	dd05      	ble.n	8004664 <_dtoa_r+0x83c>
 8004658:	4649      	mov	r1, r9
 800465a:	4642      	mov	r2, r8
 800465c:	4658      	mov	r0, fp
 800465e:	f000 fcff 	bl	8005060 <__lshift>
 8004662:	4681      	mov	r9, r0
 8004664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004666:	2b00      	cmp	r3, #0
 8004668:	dd05      	ble.n	8004676 <_dtoa_r+0x84e>
 800466a:	4621      	mov	r1, r4
 800466c:	461a      	mov	r2, r3
 800466e:	4658      	mov	r0, fp
 8004670:	f000 fcf6 	bl	8005060 <__lshift>
 8004674:	4604      	mov	r4, r0
 8004676:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004678:	2b00      	cmp	r3, #0
 800467a:	d053      	beq.n	8004724 <_dtoa_r+0x8fc>
 800467c:	4621      	mov	r1, r4
 800467e:	4648      	mov	r0, r9
 8004680:	f000 fd5a 	bl	8005138 <__mcmp>
 8004684:	2800      	cmp	r0, #0
 8004686:	da4d      	bge.n	8004724 <_dtoa_r+0x8fc>
 8004688:	1e7b      	subs	r3, r7, #1
 800468a:	4649      	mov	r1, r9
 800468c:	9304      	str	r3, [sp, #16]
 800468e:	220a      	movs	r2, #10
 8004690:	2300      	movs	r3, #0
 8004692:	4658      	mov	r0, fp
 8004694:	f000 faf0 	bl	8004c78 <__multadd>
 8004698:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800469a:	4681      	mov	r9, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 816c 	beq.w	800497a <_dtoa_r+0xb52>
 80046a2:	2300      	movs	r3, #0
 80046a4:	4629      	mov	r1, r5
 80046a6:	220a      	movs	r2, #10
 80046a8:	4658      	mov	r0, fp
 80046aa:	f000 fae5 	bl	8004c78 <__multadd>
 80046ae:	9b08      	ldr	r3, [sp, #32]
 80046b0:	4605      	mov	r5, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	dc61      	bgt.n	800477a <_dtoa_r+0x952>
 80046b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	dc3b      	bgt.n	8004734 <_dtoa_r+0x90c>
 80046bc:	e05d      	b.n	800477a <_dtoa_r+0x952>
 80046be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80046c0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80046c4:	e746      	b.n	8004554 <_dtoa_r+0x72c>
 80046c6:	9b07      	ldr	r3, [sp, #28]
 80046c8:	1e5c      	subs	r4, r3, #1
 80046ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046cc:	42a3      	cmp	r3, r4
 80046ce:	bfbf      	itttt	lt
 80046d0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80046d2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80046d4:	1ae3      	sublt	r3, r4, r3
 80046d6:	18d2      	addlt	r2, r2, r3
 80046d8:	bfa8      	it	ge
 80046da:	1b1c      	subge	r4, r3, r4
 80046dc:	9b07      	ldr	r3, [sp, #28]
 80046de:	bfbe      	ittt	lt
 80046e0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80046e2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80046e4:	2400      	movlt	r4, #0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	bfb5      	itete	lt
 80046ea:	eba8 0603 	sublt.w	r6, r8, r3
 80046ee:	4646      	movge	r6, r8
 80046f0:	2300      	movlt	r3, #0
 80046f2:	9b07      	ldrge	r3, [sp, #28]
 80046f4:	e730      	b.n	8004558 <_dtoa_r+0x730>
 80046f6:	4646      	mov	r6, r8
 80046f8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80046fa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80046fc:	e735      	b.n	800456a <_dtoa_r+0x742>
 80046fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004700:	e75c      	b.n	80045bc <_dtoa_r+0x794>
 8004702:	2300      	movs	r3, #0
 8004704:	e788      	b.n	8004618 <_dtoa_r+0x7f0>
 8004706:	9b02      	ldr	r3, [sp, #8]
 8004708:	e786      	b.n	8004618 <_dtoa_r+0x7f0>
 800470a:	2300      	movs	r3, #0
 800470c:	930a      	str	r3, [sp, #40]	@ 0x28
 800470e:	e788      	b.n	8004622 <_dtoa_r+0x7fa>
 8004710:	d09f      	beq.n	8004652 <_dtoa_r+0x82a>
 8004712:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004714:	331c      	adds	r3, #28
 8004716:	441a      	add	r2, r3
 8004718:	4498      	add	r8, r3
 800471a:	441e      	add	r6, r3
 800471c:	9209      	str	r2, [sp, #36]	@ 0x24
 800471e:	e798      	b.n	8004652 <_dtoa_r+0x82a>
 8004720:	4603      	mov	r3, r0
 8004722:	e7f6      	b.n	8004712 <_dtoa_r+0x8ea>
 8004724:	9b07      	ldr	r3, [sp, #28]
 8004726:	9704      	str	r7, [sp, #16]
 8004728:	2b00      	cmp	r3, #0
 800472a:	dc20      	bgt.n	800476e <_dtoa_r+0x946>
 800472c:	9308      	str	r3, [sp, #32]
 800472e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004730:	2b02      	cmp	r3, #2
 8004732:	dd1e      	ble.n	8004772 <_dtoa_r+0x94a>
 8004734:	9b08      	ldr	r3, [sp, #32]
 8004736:	2b00      	cmp	r3, #0
 8004738:	f47f aebc 	bne.w	80044b4 <_dtoa_r+0x68c>
 800473c:	4621      	mov	r1, r4
 800473e:	2205      	movs	r2, #5
 8004740:	4658      	mov	r0, fp
 8004742:	f000 fa99 	bl	8004c78 <__multadd>
 8004746:	4601      	mov	r1, r0
 8004748:	4604      	mov	r4, r0
 800474a:	4648      	mov	r0, r9
 800474c:	f000 fcf4 	bl	8005138 <__mcmp>
 8004750:	2800      	cmp	r0, #0
 8004752:	f77f aeaf 	ble.w	80044b4 <_dtoa_r+0x68c>
 8004756:	2331      	movs	r3, #49	@ 0x31
 8004758:	4656      	mov	r6, sl
 800475a:	f806 3b01 	strb.w	r3, [r6], #1
 800475e:	9b04      	ldr	r3, [sp, #16]
 8004760:	3301      	adds	r3, #1
 8004762:	9304      	str	r3, [sp, #16]
 8004764:	e6aa      	b.n	80044bc <_dtoa_r+0x694>
 8004766:	9c07      	ldr	r4, [sp, #28]
 8004768:	9704      	str	r7, [sp, #16]
 800476a:	4625      	mov	r5, r4
 800476c:	e7f3      	b.n	8004756 <_dtoa_r+0x92e>
 800476e:	9b07      	ldr	r3, [sp, #28]
 8004770:	9308      	str	r3, [sp, #32]
 8004772:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 8104 	beq.w	8004982 <_dtoa_r+0xb5a>
 800477a:	2e00      	cmp	r6, #0
 800477c:	dd05      	ble.n	800478a <_dtoa_r+0x962>
 800477e:	4629      	mov	r1, r5
 8004780:	4632      	mov	r2, r6
 8004782:	4658      	mov	r0, fp
 8004784:	f000 fc6c 	bl	8005060 <__lshift>
 8004788:	4605      	mov	r5, r0
 800478a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800478c:	2b00      	cmp	r3, #0
 800478e:	d05a      	beq.n	8004846 <_dtoa_r+0xa1e>
 8004790:	4658      	mov	r0, fp
 8004792:	6869      	ldr	r1, [r5, #4]
 8004794:	f000 fa0e 	bl	8004bb4 <_Balloc>
 8004798:	4606      	mov	r6, r0
 800479a:	b928      	cbnz	r0, 80047a8 <_dtoa_r+0x980>
 800479c:	4602      	mov	r2, r0
 800479e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80047a2:	4b83      	ldr	r3, [pc, #524]	@ (80049b0 <_dtoa_r+0xb88>)
 80047a4:	f7ff bb54 	b.w	8003e50 <_dtoa_r+0x28>
 80047a8:	692a      	ldr	r2, [r5, #16]
 80047aa:	f105 010c 	add.w	r1, r5, #12
 80047ae:	3202      	adds	r2, #2
 80047b0:	0092      	lsls	r2, r2, #2
 80047b2:	300c      	adds	r0, #12
 80047b4:	f001 ff5e 	bl	8006674 <memcpy>
 80047b8:	2201      	movs	r2, #1
 80047ba:	4631      	mov	r1, r6
 80047bc:	4658      	mov	r0, fp
 80047be:	f000 fc4f 	bl	8005060 <__lshift>
 80047c2:	462f      	mov	r7, r5
 80047c4:	4605      	mov	r5, r0
 80047c6:	f10a 0301 	add.w	r3, sl, #1
 80047ca:	9307      	str	r3, [sp, #28]
 80047cc:	9b08      	ldr	r3, [sp, #32]
 80047ce:	4453      	add	r3, sl
 80047d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80047d2:	9b02      	ldr	r3, [sp, #8]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80047da:	9b07      	ldr	r3, [sp, #28]
 80047dc:	4621      	mov	r1, r4
 80047de:	3b01      	subs	r3, #1
 80047e0:	4648      	mov	r0, r9
 80047e2:	9302      	str	r3, [sp, #8]
 80047e4:	f7ff fa96 	bl	8003d14 <quorem>
 80047e8:	4639      	mov	r1, r7
 80047ea:	9008      	str	r0, [sp, #32]
 80047ec:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80047f0:	4648      	mov	r0, r9
 80047f2:	f000 fca1 	bl	8005138 <__mcmp>
 80047f6:	462a      	mov	r2, r5
 80047f8:	9009      	str	r0, [sp, #36]	@ 0x24
 80047fa:	4621      	mov	r1, r4
 80047fc:	4658      	mov	r0, fp
 80047fe:	f000 fcb7 	bl	8005170 <__mdiff>
 8004802:	68c2      	ldr	r2, [r0, #12]
 8004804:	4606      	mov	r6, r0
 8004806:	bb02      	cbnz	r2, 800484a <_dtoa_r+0xa22>
 8004808:	4601      	mov	r1, r0
 800480a:	4648      	mov	r0, r9
 800480c:	f000 fc94 	bl	8005138 <__mcmp>
 8004810:	4602      	mov	r2, r0
 8004812:	4631      	mov	r1, r6
 8004814:	4658      	mov	r0, fp
 8004816:	920c      	str	r2, [sp, #48]	@ 0x30
 8004818:	f000 fa0c 	bl	8004c34 <_Bfree>
 800481c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800481e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004820:	9e07      	ldr	r6, [sp, #28]
 8004822:	ea43 0102 	orr.w	r1, r3, r2
 8004826:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004828:	4319      	orrs	r1, r3
 800482a:	d110      	bne.n	800484e <_dtoa_r+0xa26>
 800482c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004830:	d029      	beq.n	8004886 <_dtoa_r+0xa5e>
 8004832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004834:	2b00      	cmp	r3, #0
 8004836:	dd02      	ble.n	800483e <_dtoa_r+0xa16>
 8004838:	9b08      	ldr	r3, [sp, #32]
 800483a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800483e:	9b02      	ldr	r3, [sp, #8]
 8004840:	f883 8000 	strb.w	r8, [r3]
 8004844:	e63b      	b.n	80044be <_dtoa_r+0x696>
 8004846:	4628      	mov	r0, r5
 8004848:	e7bb      	b.n	80047c2 <_dtoa_r+0x99a>
 800484a:	2201      	movs	r2, #1
 800484c:	e7e1      	b.n	8004812 <_dtoa_r+0x9ea>
 800484e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004850:	2b00      	cmp	r3, #0
 8004852:	db04      	blt.n	800485e <_dtoa_r+0xa36>
 8004854:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004856:	430b      	orrs	r3, r1
 8004858:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800485a:	430b      	orrs	r3, r1
 800485c:	d120      	bne.n	80048a0 <_dtoa_r+0xa78>
 800485e:	2a00      	cmp	r2, #0
 8004860:	dded      	ble.n	800483e <_dtoa_r+0xa16>
 8004862:	4649      	mov	r1, r9
 8004864:	2201      	movs	r2, #1
 8004866:	4658      	mov	r0, fp
 8004868:	f000 fbfa 	bl	8005060 <__lshift>
 800486c:	4621      	mov	r1, r4
 800486e:	4681      	mov	r9, r0
 8004870:	f000 fc62 	bl	8005138 <__mcmp>
 8004874:	2800      	cmp	r0, #0
 8004876:	dc03      	bgt.n	8004880 <_dtoa_r+0xa58>
 8004878:	d1e1      	bne.n	800483e <_dtoa_r+0xa16>
 800487a:	f018 0f01 	tst.w	r8, #1
 800487e:	d0de      	beq.n	800483e <_dtoa_r+0xa16>
 8004880:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004884:	d1d8      	bne.n	8004838 <_dtoa_r+0xa10>
 8004886:	2339      	movs	r3, #57	@ 0x39
 8004888:	9a02      	ldr	r2, [sp, #8]
 800488a:	7013      	strb	r3, [r2, #0]
 800488c:	4633      	mov	r3, r6
 800488e:	461e      	mov	r6, r3
 8004890:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004894:	3b01      	subs	r3, #1
 8004896:	2a39      	cmp	r2, #57	@ 0x39
 8004898:	d052      	beq.n	8004940 <_dtoa_r+0xb18>
 800489a:	3201      	adds	r2, #1
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	e60e      	b.n	80044be <_dtoa_r+0x696>
 80048a0:	2a00      	cmp	r2, #0
 80048a2:	dd07      	ble.n	80048b4 <_dtoa_r+0xa8c>
 80048a4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80048a8:	d0ed      	beq.n	8004886 <_dtoa_r+0xa5e>
 80048aa:	9a02      	ldr	r2, [sp, #8]
 80048ac:	f108 0301 	add.w	r3, r8, #1
 80048b0:	7013      	strb	r3, [r2, #0]
 80048b2:	e604      	b.n	80044be <_dtoa_r+0x696>
 80048b4:	9b07      	ldr	r3, [sp, #28]
 80048b6:	9a07      	ldr	r2, [sp, #28]
 80048b8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80048bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048be:	4293      	cmp	r3, r2
 80048c0:	d028      	beq.n	8004914 <_dtoa_r+0xaec>
 80048c2:	4649      	mov	r1, r9
 80048c4:	2300      	movs	r3, #0
 80048c6:	220a      	movs	r2, #10
 80048c8:	4658      	mov	r0, fp
 80048ca:	f000 f9d5 	bl	8004c78 <__multadd>
 80048ce:	42af      	cmp	r7, r5
 80048d0:	4681      	mov	r9, r0
 80048d2:	f04f 0300 	mov.w	r3, #0
 80048d6:	f04f 020a 	mov.w	r2, #10
 80048da:	4639      	mov	r1, r7
 80048dc:	4658      	mov	r0, fp
 80048de:	d107      	bne.n	80048f0 <_dtoa_r+0xac8>
 80048e0:	f000 f9ca 	bl	8004c78 <__multadd>
 80048e4:	4607      	mov	r7, r0
 80048e6:	4605      	mov	r5, r0
 80048e8:	9b07      	ldr	r3, [sp, #28]
 80048ea:	3301      	adds	r3, #1
 80048ec:	9307      	str	r3, [sp, #28]
 80048ee:	e774      	b.n	80047da <_dtoa_r+0x9b2>
 80048f0:	f000 f9c2 	bl	8004c78 <__multadd>
 80048f4:	4629      	mov	r1, r5
 80048f6:	4607      	mov	r7, r0
 80048f8:	2300      	movs	r3, #0
 80048fa:	220a      	movs	r2, #10
 80048fc:	4658      	mov	r0, fp
 80048fe:	f000 f9bb 	bl	8004c78 <__multadd>
 8004902:	4605      	mov	r5, r0
 8004904:	e7f0      	b.n	80048e8 <_dtoa_r+0xac0>
 8004906:	9b08      	ldr	r3, [sp, #32]
 8004908:	2700      	movs	r7, #0
 800490a:	2b00      	cmp	r3, #0
 800490c:	bfcc      	ite	gt
 800490e:	461e      	movgt	r6, r3
 8004910:	2601      	movle	r6, #1
 8004912:	4456      	add	r6, sl
 8004914:	4649      	mov	r1, r9
 8004916:	2201      	movs	r2, #1
 8004918:	4658      	mov	r0, fp
 800491a:	f000 fba1 	bl	8005060 <__lshift>
 800491e:	4621      	mov	r1, r4
 8004920:	4681      	mov	r9, r0
 8004922:	f000 fc09 	bl	8005138 <__mcmp>
 8004926:	2800      	cmp	r0, #0
 8004928:	dcb0      	bgt.n	800488c <_dtoa_r+0xa64>
 800492a:	d102      	bne.n	8004932 <_dtoa_r+0xb0a>
 800492c:	f018 0f01 	tst.w	r8, #1
 8004930:	d1ac      	bne.n	800488c <_dtoa_r+0xa64>
 8004932:	4633      	mov	r3, r6
 8004934:	461e      	mov	r6, r3
 8004936:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800493a:	2a30      	cmp	r2, #48	@ 0x30
 800493c:	d0fa      	beq.n	8004934 <_dtoa_r+0xb0c>
 800493e:	e5be      	b.n	80044be <_dtoa_r+0x696>
 8004940:	459a      	cmp	sl, r3
 8004942:	d1a4      	bne.n	800488e <_dtoa_r+0xa66>
 8004944:	9b04      	ldr	r3, [sp, #16]
 8004946:	3301      	adds	r3, #1
 8004948:	9304      	str	r3, [sp, #16]
 800494a:	2331      	movs	r3, #49	@ 0x31
 800494c:	f88a 3000 	strb.w	r3, [sl]
 8004950:	e5b5      	b.n	80044be <_dtoa_r+0x696>
 8004952:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004954:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80049b4 <_dtoa_r+0xb8c>
 8004958:	b11b      	cbz	r3, 8004962 <_dtoa_r+0xb3a>
 800495a:	f10a 0308 	add.w	r3, sl, #8
 800495e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004960:	6013      	str	r3, [r2, #0]
 8004962:	4650      	mov	r0, sl
 8004964:	b017      	add	sp, #92	@ 0x5c
 8004966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800496a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800496c:	2b01      	cmp	r3, #1
 800496e:	f77f ae3d 	ble.w	80045ec <_dtoa_r+0x7c4>
 8004972:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004974:	930a      	str	r3, [sp, #40]	@ 0x28
 8004976:	2001      	movs	r0, #1
 8004978:	e65b      	b.n	8004632 <_dtoa_r+0x80a>
 800497a:	9b08      	ldr	r3, [sp, #32]
 800497c:	2b00      	cmp	r3, #0
 800497e:	f77f aed6 	ble.w	800472e <_dtoa_r+0x906>
 8004982:	4656      	mov	r6, sl
 8004984:	4621      	mov	r1, r4
 8004986:	4648      	mov	r0, r9
 8004988:	f7ff f9c4 	bl	8003d14 <quorem>
 800498c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004990:	9b08      	ldr	r3, [sp, #32]
 8004992:	f806 8b01 	strb.w	r8, [r6], #1
 8004996:	eba6 020a 	sub.w	r2, r6, sl
 800499a:	4293      	cmp	r3, r2
 800499c:	ddb3      	ble.n	8004906 <_dtoa_r+0xade>
 800499e:	4649      	mov	r1, r9
 80049a0:	2300      	movs	r3, #0
 80049a2:	220a      	movs	r2, #10
 80049a4:	4658      	mov	r0, fp
 80049a6:	f000 f967 	bl	8004c78 <__multadd>
 80049aa:	4681      	mov	r9, r0
 80049ac:	e7ea      	b.n	8004984 <_dtoa_r+0xb5c>
 80049ae:	bf00      	nop
 80049b0:	08007507 	.word	0x08007507
 80049b4:	0800748b 	.word	0x0800748b

080049b8 <_free_r>:
 80049b8:	b538      	push	{r3, r4, r5, lr}
 80049ba:	4605      	mov	r5, r0
 80049bc:	2900      	cmp	r1, #0
 80049be:	d040      	beq.n	8004a42 <_free_r+0x8a>
 80049c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049c4:	1f0c      	subs	r4, r1, #4
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	bfb8      	it	lt
 80049ca:	18e4      	addlt	r4, r4, r3
 80049cc:	f000 f8e6 	bl	8004b9c <__malloc_lock>
 80049d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004a44 <_free_r+0x8c>)
 80049d2:	6813      	ldr	r3, [r2, #0]
 80049d4:	b933      	cbnz	r3, 80049e4 <_free_r+0x2c>
 80049d6:	6063      	str	r3, [r4, #4]
 80049d8:	6014      	str	r4, [r2, #0]
 80049da:	4628      	mov	r0, r5
 80049dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049e0:	f000 b8e2 	b.w	8004ba8 <__malloc_unlock>
 80049e4:	42a3      	cmp	r3, r4
 80049e6:	d908      	bls.n	80049fa <_free_r+0x42>
 80049e8:	6820      	ldr	r0, [r4, #0]
 80049ea:	1821      	adds	r1, r4, r0
 80049ec:	428b      	cmp	r3, r1
 80049ee:	bf01      	itttt	eq
 80049f0:	6819      	ldreq	r1, [r3, #0]
 80049f2:	685b      	ldreq	r3, [r3, #4]
 80049f4:	1809      	addeq	r1, r1, r0
 80049f6:	6021      	streq	r1, [r4, #0]
 80049f8:	e7ed      	b.n	80049d6 <_free_r+0x1e>
 80049fa:	461a      	mov	r2, r3
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	b10b      	cbz	r3, 8004a04 <_free_r+0x4c>
 8004a00:	42a3      	cmp	r3, r4
 8004a02:	d9fa      	bls.n	80049fa <_free_r+0x42>
 8004a04:	6811      	ldr	r1, [r2, #0]
 8004a06:	1850      	adds	r0, r2, r1
 8004a08:	42a0      	cmp	r0, r4
 8004a0a:	d10b      	bne.n	8004a24 <_free_r+0x6c>
 8004a0c:	6820      	ldr	r0, [r4, #0]
 8004a0e:	4401      	add	r1, r0
 8004a10:	1850      	adds	r0, r2, r1
 8004a12:	4283      	cmp	r3, r0
 8004a14:	6011      	str	r1, [r2, #0]
 8004a16:	d1e0      	bne.n	80049da <_free_r+0x22>
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	4408      	add	r0, r1
 8004a1e:	6010      	str	r0, [r2, #0]
 8004a20:	6053      	str	r3, [r2, #4]
 8004a22:	e7da      	b.n	80049da <_free_r+0x22>
 8004a24:	d902      	bls.n	8004a2c <_free_r+0x74>
 8004a26:	230c      	movs	r3, #12
 8004a28:	602b      	str	r3, [r5, #0]
 8004a2a:	e7d6      	b.n	80049da <_free_r+0x22>
 8004a2c:	6820      	ldr	r0, [r4, #0]
 8004a2e:	1821      	adds	r1, r4, r0
 8004a30:	428b      	cmp	r3, r1
 8004a32:	bf01      	itttt	eq
 8004a34:	6819      	ldreq	r1, [r3, #0]
 8004a36:	685b      	ldreq	r3, [r3, #4]
 8004a38:	1809      	addeq	r1, r1, r0
 8004a3a:	6021      	streq	r1, [r4, #0]
 8004a3c:	6063      	str	r3, [r4, #4]
 8004a3e:	6054      	str	r4, [r2, #4]
 8004a40:	e7cb      	b.n	80049da <_free_r+0x22>
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
 8004a44:	2000040c 	.word	0x2000040c

08004a48 <malloc>:
 8004a48:	4b02      	ldr	r3, [pc, #8]	@ (8004a54 <malloc+0xc>)
 8004a4a:	4601      	mov	r1, r0
 8004a4c:	6818      	ldr	r0, [r3, #0]
 8004a4e:	f000 b825 	b.w	8004a9c <_malloc_r>
 8004a52:	bf00      	nop
 8004a54:	20000018 	.word	0x20000018

08004a58 <sbrk_aligned>:
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	4e0f      	ldr	r6, [pc, #60]	@ (8004a98 <sbrk_aligned+0x40>)
 8004a5c:	460c      	mov	r4, r1
 8004a5e:	6831      	ldr	r1, [r6, #0]
 8004a60:	4605      	mov	r5, r0
 8004a62:	b911      	cbnz	r1, 8004a6a <sbrk_aligned+0x12>
 8004a64:	f001 fdf6 	bl	8006654 <_sbrk_r>
 8004a68:	6030      	str	r0, [r6, #0]
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	f001 fdf1 	bl	8006654 <_sbrk_r>
 8004a72:	1c43      	adds	r3, r0, #1
 8004a74:	d103      	bne.n	8004a7e <sbrk_aligned+0x26>
 8004a76:	f04f 34ff 	mov.w	r4, #4294967295
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	bd70      	pop	{r4, r5, r6, pc}
 8004a7e:	1cc4      	adds	r4, r0, #3
 8004a80:	f024 0403 	bic.w	r4, r4, #3
 8004a84:	42a0      	cmp	r0, r4
 8004a86:	d0f8      	beq.n	8004a7a <sbrk_aligned+0x22>
 8004a88:	1a21      	subs	r1, r4, r0
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	f001 fde2 	bl	8006654 <_sbrk_r>
 8004a90:	3001      	adds	r0, #1
 8004a92:	d1f2      	bne.n	8004a7a <sbrk_aligned+0x22>
 8004a94:	e7ef      	b.n	8004a76 <sbrk_aligned+0x1e>
 8004a96:	bf00      	nop
 8004a98:	20000408 	.word	0x20000408

08004a9c <_malloc_r>:
 8004a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004aa0:	1ccd      	adds	r5, r1, #3
 8004aa2:	f025 0503 	bic.w	r5, r5, #3
 8004aa6:	3508      	adds	r5, #8
 8004aa8:	2d0c      	cmp	r5, #12
 8004aaa:	bf38      	it	cc
 8004aac:	250c      	movcc	r5, #12
 8004aae:	2d00      	cmp	r5, #0
 8004ab0:	4606      	mov	r6, r0
 8004ab2:	db01      	blt.n	8004ab8 <_malloc_r+0x1c>
 8004ab4:	42a9      	cmp	r1, r5
 8004ab6:	d904      	bls.n	8004ac2 <_malloc_r+0x26>
 8004ab8:	230c      	movs	r3, #12
 8004aba:	6033      	str	r3, [r6, #0]
 8004abc:	2000      	movs	r0, #0
 8004abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ac2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b98 <_malloc_r+0xfc>
 8004ac6:	f000 f869 	bl	8004b9c <__malloc_lock>
 8004aca:	f8d8 3000 	ldr.w	r3, [r8]
 8004ace:	461c      	mov	r4, r3
 8004ad0:	bb44      	cbnz	r4, 8004b24 <_malloc_r+0x88>
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	4630      	mov	r0, r6
 8004ad6:	f7ff ffbf 	bl	8004a58 <sbrk_aligned>
 8004ada:	1c43      	adds	r3, r0, #1
 8004adc:	4604      	mov	r4, r0
 8004ade:	d158      	bne.n	8004b92 <_malloc_r+0xf6>
 8004ae0:	f8d8 4000 	ldr.w	r4, [r8]
 8004ae4:	4627      	mov	r7, r4
 8004ae6:	2f00      	cmp	r7, #0
 8004ae8:	d143      	bne.n	8004b72 <_malloc_r+0xd6>
 8004aea:	2c00      	cmp	r4, #0
 8004aec:	d04b      	beq.n	8004b86 <_malloc_r+0xea>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	4639      	mov	r1, r7
 8004af2:	4630      	mov	r0, r6
 8004af4:	eb04 0903 	add.w	r9, r4, r3
 8004af8:	f001 fdac 	bl	8006654 <_sbrk_r>
 8004afc:	4581      	cmp	r9, r0
 8004afe:	d142      	bne.n	8004b86 <_malloc_r+0xea>
 8004b00:	6821      	ldr	r1, [r4, #0]
 8004b02:	4630      	mov	r0, r6
 8004b04:	1a6d      	subs	r5, r5, r1
 8004b06:	4629      	mov	r1, r5
 8004b08:	f7ff ffa6 	bl	8004a58 <sbrk_aligned>
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	d03a      	beq.n	8004b86 <_malloc_r+0xea>
 8004b10:	6823      	ldr	r3, [r4, #0]
 8004b12:	442b      	add	r3, r5
 8004b14:	6023      	str	r3, [r4, #0]
 8004b16:	f8d8 3000 	ldr.w	r3, [r8]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	bb62      	cbnz	r2, 8004b78 <_malloc_r+0xdc>
 8004b1e:	f8c8 7000 	str.w	r7, [r8]
 8004b22:	e00f      	b.n	8004b44 <_malloc_r+0xa8>
 8004b24:	6822      	ldr	r2, [r4, #0]
 8004b26:	1b52      	subs	r2, r2, r5
 8004b28:	d420      	bmi.n	8004b6c <_malloc_r+0xd0>
 8004b2a:	2a0b      	cmp	r2, #11
 8004b2c:	d917      	bls.n	8004b5e <_malloc_r+0xc2>
 8004b2e:	1961      	adds	r1, r4, r5
 8004b30:	42a3      	cmp	r3, r4
 8004b32:	6025      	str	r5, [r4, #0]
 8004b34:	bf18      	it	ne
 8004b36:	6059      	strne	r1, [r3, #4]
 8004b38:	6863      	ldr	r3, [r4, #4]
 8004b3a:	bf08      	it	eq
 8004b3c:	f8c8 1000 	streq.w	r1, [r8]
 8004b40:	5162      	str	r2, [r4, r5]
 8004b42:	604b      	str	r3, [r1, #4]
 8004b44:	4630      	mov	r0, r6
 8004b46:	f000 f82f 	bl	8004ba8 <__malloc_unlock>
 8004b4a:	f104 000b 	add.w	r0, r4, #11
 8004b4e:	1d23      	adds	r3, r4, #4
 8004b50:	f020 0007 	bic.w	r0, r0, #7
 8004b54:	1ac2      	subs	r2, r0, r3
 8004b56:	bf1c      	itt	ne
 8004b58:	1a1b      	subne	r3, r3, r0
 8004b5a:	50a3      	strne	r3, [r4, r2]
 8004b5c:	e7af      	b.n	8004abe <_malloc_r+0x22>
 8004b5e:	6862      	ldr	r2, [r4, #4]
 8004b60:	42a3      	cmp	r3, r4
 8004b62:	bf0c      	ite	eq
 8004b64:	f8c8 2000 	streq.w	r2, [r8]
 8004b68:	605a      	strne	r2, [r3, #4]
 8004b6a:	e7eb      	b.n	8004b44 <_malloc_r+0xa8>
 8004b6c:	4623      	mov	r3, r4
 8004b6e:	6864      	ldr	r4, [r4, #4]
 8004b70:	e7ae      	b.n	8004ad0 <_malloc_r+0x34>
 8004b72:	463c      	mov	r4, r7
 8004b74:	687f      	ldr	r7, [r7, #4]
 8004b76:	e7b6      	b.n	8004ae6 <_malloc_r+0x4a>
 8004b78:	461a      	mov	r2, r3
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	42a3      	cmp	r3, r4
 8004b7e:	d1fb      	bne.n	8004b78 <_malloc_r+0xdc>
 8004b80:	2300      	movs	r3, #0
 8004b82:	6053      	str	r3, [r2, #4]
 8004b84:	e7de      	b.n	8004b44 <_malloc_r+0xa8>
 8004b86:	230c      	movs	r3, #12
 8004b88:	4630      	mov	r0, r6
 8004b8a:	6033      	str	r3, [r6, #0]
 8004b8c:	f000 f80c 	bl	8004ba8 <__malloc_unlock>
 8004b90:	e794      	b.n	8004abc <_malloc_r+0x20>
 8004b92:	6005      	str	r5, [r0, #0]
 8004b94:	e7d6      	b.n	8004b44 <_malloc_r+0xa8>
 8004b96:	bf00      	nop
 8004b98:	2000040c 	.word	0x2000040c

08004b9c <__malloc_lock>:
 8004b9c:	4801      	ldr	r0, [pc, #4]	@ (8004ba4 <__malloc_lock+0x8>)
 8004b9e:	f7ff b8a4 	b.w	8003cea <__retarget_lock_acquire_recursive>
 8004ba2:	bf00      	nop
 8004ba4:	20000404 	.word	0x20000404

08004ba8 <__malloc_unlock>:
 8004ba8:	4801      	ldr	r0, [pc, #4]	@ (8004bb0 <__malloc_unlock+0x8>)
 8004baa:	f7ff b89f 	b.w	8003cec <__retarget_lock_release_recursive>
 8004bae:	bf00      	nop
 8004bb0:	20000404 	.word	0x20000404

08004bb4 <_Balloc>:
 8004bb4:	b570      	push	{r4, r5, r6, lr}
 8004bb6:	69c6      	ldr	r6, [r0, #28]
 8004bb8:	4604      	mov	r4, r0
 8004bba:	460d      	mov	r5, r1
 8004bbc:	b976      	cbnz	r6, 8004bdc <_Balloc+0x28>
 8004bbe:	2010      	movs	r0, #16
 8004bc0:	f7ff ff42 	bl	8004a48 <malloc>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	61e0      	str	r0, [r4, #28]
 8004bc8:	b920      	cbnz	r0, 8004bd4 <_Balloc+0x20>
 8004bca:	216b      	movs	r1, #107	@ 0x6b
 8004bcc:	4b17      	ldr	r3, [pc, #92]	@ (8004c2c <_Balloc+0x78>)
 8004bce:	4818      	ldr	r0, [pc, #96]	@ (8004c30 <_Balloc+0x7c>)
 8004bd0:	f001 fd64 	bl	800669c <__assert_func>
 8004bd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004bd8:	6006      	str	r6, [r0, #0]
 8004bda:	60c6      	str	r6, [r0, #12]
 8004bdc:	69e6      	ldr	r6, [r4, #28]
 8004bde:	68f3      	ldr	r3, [r6, #12]
 8004be0:	b183      	cbz	r3, 8004c04 <_Balloc+0x50>
 8004be2:	69e3      	ldr	r3, [r4, #28]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004bea:	b9b8      	cbnz	r0, 8004c1c <_Balloc+0x68>
 8004bec:	2101      	movs	r1, #1
 8004bee:	fa01 f605 	lsl.w	r6, r1, r5
 8004bf2:	1d72      	adds	r2, r6, #5
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	0092      	lsls	r2, r2, #2
 8004bf8:	f001 fd6e 	bl	80066d8 <_calloc_r>
 8004bfc:	b160      	cbz	r0, 8004c18 <_Balloc+0x64>
 8004bfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004c02:	e00e      	b.n	8004c22 <_Balloc+0x6e>
 8004c04:	2221      	movs	r2, #33	@ 0x21
 8004c06:	2104      	movs	r1, #4
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f001 fd65 	bl	80066d8 <_calloc_r>
 8004c0e:	69e3      	ldr	r3, [r4, #28]
 8004c10:	60f0      	str	r0, [r6, #12]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e4      	bne.n	8004be2 <_Balloc+0x2e>
 8004c18:	2000      	movs	r0, #0
 8004c1a:	bd70      	pop	{r4, r5, r6, pc}
 8004c1c:	6802      	ldr	r2, [r0, #0]
 8004c1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004c22:	2300      	movs	r3, #0
 8004c24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004c28:	e7f7      	b.n	8004c1a <_Balloc+0x66>
 8004c2a:	bf00      	nop
 8004c2c:	08007498 	.word	0x08007498
 8004c30:	08007518 	.word	0x08007518

08004c34 <_Bfree>:
 8004c34:	b570      	push	{r4, r5, r6, lr}
 8004c36:	69c6      	ldr	r6, [r0, #28]
 8004c38:	4605      	mov	r5, r0
 8004c3a:	460c      	mov	r4, r1
 8004c3c:	b976      	cbnz	r6, 8004c5c <_Bfree+0x28>
 8004c3e:	2010      	movs	r0, #16
 8004c40:	f7ff ff02 	bl	8004a48 <malloc>
 8004c44:	4602      	mov	r2, r0
 8004c46:	61e8      	str	r0, [r5, #28]
 8004c48:	b920      	cbnz	r0, 8004c54 <_Bfree+0x20>
 8004c4a:	218f      	movs	r1, #143	@ 0x8f
 8004c4c:	4b08      	ldr	r3, [pc, #32]	@ (8004c70 <_Bfree+0x3c>)
 8004c4e:	4809      	ldr	r0, [pc, #36]	@ (8004c74 <_Bfree+0x40>)
 8004c50:	f001 fd24 	bl	800669c <__assert_func>
 8004c54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c58:	6006      	str	r6, [r0, #0]
 8004c5a:	60c6      	str	r6, [r0, #12]
 8004c5c:	b13c      	cbz	r4, 8004c6e <_Bfree+0x3a>
 8004c5e:	69eb      	ldr	r3, [r5, #28]
 8004c60:	6862      	ldr	r2, [r4, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c68:	6021      	str	r1, [r4, #0]
 8004c6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004c6e:	bd70      	pop	{r4, r5, r6, pc}
 8004c70:	08007498 	.word	0x08007498
 8004c74:	08007518 	.word	0x08007518

08004c78 <__multadd>:
 8004c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7c:	4607      	mov	r7, r0
 8004c7e:	460c      	mov	r4, r1
 8004c80:	461e      	mov	r6, r3
 8004c82:	2000      	movs	r0, #0
 8004c84:	690d      	ldr	r5, [r1, #16]
 8004c86:	f101 0c14 	add.w	ip, r1, #20
 8004c8a:	f8dc 3000 	ldr.w	r3, [ip]
 8004c8e:	3001      	adds	r0, #1
 8004c90:	b299      	uxth	r1, r3
 8004c92:	fb02 6101 	mla	r1, r2, r1, r6
 8004c96:	0c1e      	lsrs	r6, r3, #16
 8004c98:	0c0b      	lsrs	r3, r1, #16
 8004c9a:	fb02 3306 	mla	r3, r2, r6, r3
 8004c9e:	b289      	uxth	r1, r1
 8004ca0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004ca4:	4285      	cmp	r5, r0
 8004ca6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004caa:	f84c 1b04 	str.w	r1, [ip], #4
 8004cae:	dcec      	bgt.n	8004c8a <__multadd+0x12>
 8004cb0:	b30e      	cbz	r6, 8004cf6 <__multadd+0x7e>
 8004cb2:	68a3      	ldr	r3, [r4, #8]
 8004cb4:	42ab      	cmp	r3, r5
 8004cb6:	dc19      	bgt.n	8004cec <__multadd+0x74>
 8004cb8:	6861      	ldr	r1, [r4, #4]
 8004cba:	4638      	mov	r0, r7
 8004cbc:	3101      	adds	r1, #1
 8004cbe:	f7ff ff79 	bl	8004bb4 <_Balloc>
 8004cc2:	4680      	mov	r8, r0
 8004cc4:	b928      	cbnz	r0, 8004cd2 <__multadd+0x5a>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	21ba      	movs	r1, #186	@ 0xba
 8004cca:	4b0c      	ldr	r3, [pc, #48]	@ (8004cfc <__multadd+0x84>)
 8004ccc:	480c      	ldr	r0, [pc, #48]	@ (8004d00 <__multadd+0x88>)
 8004cce:	f001 fce5 	bl	800669c <__assert_func>
 8004cd2:	6922      	ldr	r2, [r4, #16]
 8004cd4:	f104 010c 	add.w	r1, r4, #12
 8004cd8:	3202      	adds	r2, #2
 8004cda:	0092      	lsls	r2, r2, #2
 8004cdc:	300c      	adds	r0, #12
 8004cde:	f001 fcc9 	bl	8006674 <memcpy>
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	4638      	mov	r0, r7
 8004ce6:	f7ff ffa5 	bl	8004c34 <_Bfree>
 8004cea:	4644      	mov	r4, r8
 8004cec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004cf0:	3501      	adds	r5, #1
 8004cf2:	615e      	str	r6, [r3, #20]
 8004cf4:	6125      	str	r5, [r4, #16]
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cfc:	08007507 	.word	0x08007507
 8004d00:	08007518 	.word	0x08007518

08004d04 <__s2b>:
 8004d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d08:	4615      	mov	r5, r2
 8004d0a:	2209      	movs	r2, #9
 8004d0c:	461f      	mov	r7, r3
 8004d0e:	3308      	adds	r3, #8
 8004d10:	460c      	mov	r4, r1
 8004d12:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d16:	4606      	mov	r6, r0
 8004d18:	2201      	movs	r2, #1
 8004d1a:	2100      	movs	r1, #0
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	db09      	blt.n	8004d34 <__s2b+0x30>
 8004d20:	4630      	mov	r0, r6
 8004d22:	f7ff ff47 	bl	8004bb4 <_Balloc>
 8004d26:	b940      	cbnz	r0, 8004d3a <__s2b+0x36>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	21d3      	movs	r1, #211	@ 0xd3
 8004d2c:	4b18      	ldr	r3, [pc, #96]	@ (8004d90 <__s2b+0x8c>)
 8004d2e:	4819      	ldr	r0, [pc, #100]	@ (8004d94 <__s2b+0x90>)
 8004d30:	f001 fcb4 	bl	800669c <__assert_func>
 8004d34:	0052      	lsls	r2, r2, #1
 8004d36:	3101      	adds	r1, #1
 8004d38:	e7f0      	b.n	8004d1c <__s2b+0x18>
 8004d3a:	9b08      	ldr	r3, [sp, #32]
 8004d3c:	2d09      	cmp	r5, #9
 8004d3e:	6143      	str	r3, [r0, #20]
 8004d40:	f04f 0301 	mov.w	r3, #1
 8004d44:	6103      	str	r3, [r0, #16]
 8004d46:	dd16      	ble.n	8004d76 <__s2b+0x72>
 8004d48:	f104 0909 	add.w	r9, r4, #9
 8004d4c:	46c8      	mov	r8, r9
 8004d4e:	442c      	add	r4, r5
 8004d50:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004d54:	4601      	mov	r1, r0
 8004d56:	220a      	movs	r2, #10
 8004d58:	4630      	mov	r0, r6
 8004d5a:	3b30      	subs	r3, #48	@ 0x30
 8004d5c:	f7ff ff8c 	bl	8004c78 <__multadd>
 8004d60:	45a0      	cmp	r8, r4
 8004d62:	d1f5      	bne.n	8004d50 <__s2b+0x4c>
 8004d64:	f1a5 0408 	sub.w	r4, r5, #8
 8004d68:	444c      	add	r4, r9
 8004d6a:	1b2d      	subs	r5, r5, r4
 8004d6c:	1963      	adds	r3, r4, r5
 8004d6e:	42bb      	cmp	r3, r7
 8004d70:	db04      	blt.n	8004d7c <__s2b+0x78>
 8004d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d76:	2509      	movs	r5, #9
 8004d78:	340a      	adds	r4, #10
 8004d7a:	e7f6      	b.n	8004d6a <__s2b+0x66>
 8004d7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004d80:	4601      	mov	r1, r0
 8004d82:	220a      	movs	r2, #10
 8004d84:	4630      	mov	r0, r6
 8004d86:	3b30      	subs	r3, #48	@ 0x30
 8004d88:	f7ff ff76 	bl	8004c78 <__multadd>
 8004d8c:	e7ee      	b.n	8004d6c <__s2b+0x68>
 8004d8e:	bf00      	nop
 8004d90:	08007507 	.word	0x08007507
 8004d94:	08007518 	.word	0x08007518

08004d98 <__hi0bits>:
 8004d98:	4603      	mov	r3, r0
 8004d9a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004d9e:	bf3a      	itte	cc
 8004da0:	0403      	lslcc	r3, r0, #16
 8004da2:	2010      	movcc	r0, #16
 8004da4:	2000      	movcs	r0, #0
 8004da6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004daa:	bf3c      	itt	cc
 8004dac:	021b      	lslcc	r3, r3, #8
 8004dae:	3008      	addcc	r0, #8
 8004db0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004db4:	bf3c      	itt	cc
 8004db6:	011b      	lslcc	r3, r3, #4
 8004db8:	3004      	addcc	r0, #4
 8004dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dbe:	bf3c      	itt	cc
 8004dc0:	009b      	lslcc	r3, r3, #2
 8004dc2:	3002      	addcc	r0, #2
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	db05      	blt.n	8004dd4 <__hi0bits+0x3c>
 8004dc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004dcc:	f100 0001 	add.w	r0, r0, #1
 8004dd0:	bf08      	it	eq
 8004dd2:	2020      	moveq	r0, #32
 8004dd4:	4770      	bx	lr

08004dd6 <__lo0bits>:
 8004dd6:	6803      	ldr	r3, [r0, #0]
 8004dd8:	4602      	mov	r2, r0
 8004dda:	f013 0007 	ands.w	r0, r3, #7
 8004dde:	d00b      	beq.n	8004df8 <__lo0bits+0x22>
 8004de0:	07d9      	lsls	r1, r3, #31
 8004de2:	d421      	bmi.n	8004e28 <__lo0bits+0x52>
 8004de4:	0798      	lsls	r0, r3, #30
 8004de6:	bf49      	itett	mi
 8004de8:	085b      	lsrmi	r3, r3, #1
 8004dea:	089b      	lsrpl	r3, r3, #2
 8004dec:	2001      	movmi	r0, #1
 8004dee:	6013      	strmi	r3, [r2, #0]
 8004df0:	bf5c      	itt	pl
 8004df2:	2002      	movpl	r0, #2
 8004df4:	6013      	strpl	r3, [r2, #0]
 8004df6:	4770      	bx	lr
 8004df8:	b299      	uxth	r1, r3
 8004dfa:	b909      	cbnz	r1, 8004e00 <__lo0bits+0x2a>
 8004dfc:	2010      	movs	r0, #16
 8004dfe:	0c1b      	lsrs	r3, r3, #16
 8004e00:	b2d9      	uxtb	r1, r3
 8004e02:	b909      	cbnz	r1, 8004e08 <__lo0bits+0x32>
 8004e04:	3008      	adds	r0, #8
 8004e06:	0a1b      	lsrs	r3, r3, #8
 8004e08:	0719      	lsls	r1, r3, #28
 8004e0a:	bf04      	itt	eq
 8004e0c:	091b      	lsreq	r3, r3, #4
 8004e0e:	3004      	addeq	r0, #4
 8004e10:	0799      	lsls	r1, r3, #30
 8004e12:	bf04      	itt	eq
 8004e14:	089b      	lsreq	r3, r3, #2
 8004e16:	3002      	addeq	r0, #2
 8004e18:	07d9      	lsls	r1, r3, #31
 8004e1a:	d403      	bmi.n	8004e24 <__lo0bits+0x4e>
 8004e1c:	085b      	lsrs	r3, r3, #1
 8004e1e:	f100 0001 	add.w	r0, r0, #1
 8004e22:	d003      	beq.n	8004e2c <__lo0bits+0x56>
 8004e24:	6013      	str	r3, [r2, #0]
 8004e26:	4770      	bx	lr
 8004e28:	2000      	movs	r0, #0
 8004e2a:	4770      	bx	lr
 8004e2c:	2020      	movs	r0, #32
 8004e2e:	4770      	bx	lr

08004e30 <__i2b>:
 8004e30:	b510      	push	{r4, lr}
 8004e32:	460c      	mov	r4, r1
 8004e34:	2101      	movs	r1, #1
 8004e36:	f7ff febd 	bl	8004bb4 <_Balloc>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	b928      	cbnz	r0, 8004e4a <__i2b+0x1a>
 8004e3e:	f240 1145 	movw	r1, #325	@ 0x145
 8004e42:	4b04      	ldr	r3, [pc, #16]	@ (8004e54 <__i2b+0x24>)
 8004e44:	4804      	ldr	r0, [pc, #16]	@ (8004e58 <__i2b+0x28>)
 8004e46:	f001 fc29 	bl	800669c <__assert_func>
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	6144      	str	r4, [r0, #20]
 8004e4e:	6103      	str	r3, [r0, #16]
 8004e50:	bd10      	pop	{r4, pc}
 8004e52:	bf00      	nop
 8004e54:	08007507 	.word	0x08007507
 8004e58:	08007518 	.word	0x08007518

08004e5c <__multiply>:
 8004e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e60:	4614      	mov	r4, r2
 8004e62:	690a      	ldr	r2, [r1, #16]
 8004e64:	6923      	ldr	r3, [r4, #16]
 8004e66:	460f      	mov	r7, r1
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	bfa2      	ittt	ge
 8004e6c:	4623      	movge	r3, r4
 8004e6e:	460c      	movge	r4, r1
 8004e70:	461f      	movge	r7, r3
 8004e72:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004e76:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004e7a:	68a3      	ldr	r3, [r4, #8]
 8004e7c:	6861      	ldr	r1, [r4, #4]
 8004e7e:	eb0a 0609 	add.w	r6, sl, r9
 8004e82:	42b3      	cmp	r3, r6
 8004e84:	b085      	sub	sp, #20
 8004e86:	bfb8      	it	lt
 8004e88:	3101      	addlt	r1, #1
 8004e8a:	f7ff fe93 	bl	8004bb4 <_Balloc>
 8004e8e:	b930      	cbnz	r0, 8004e9e <__multiply+0x42>
 8004e90:	4602      	mov	r2, r0
 8004e92:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004e96:	4b43      	ldr	r3, [pc, #268]	@ (8004fa4 <__multiply+0x148>)
 8004e98:	4843      	ldr	r0, [pc, #268]	@ (8004fa8 <__multiply+0x14c>)
 8004e9a:	f001 fbff 	bl	800669c <__assert_func>
 8004e9e:	f100 0514 	add.w	r5, r0, #20
 8004ea2:	462b      	mov	r3, r5
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004eaa:	4543      	cmp	r3, r8
 8004eac:	d321      	bcc.n	8004ef2 <__multiply+0x96>
 8004eae:	f107 0114 	add.w	r1, r7, #20
 8004eb2:	f104 0214 	add.w	r2, r4, #20
 8004eb6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004eba:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004ebe:	9302      	str	r3, [sp, #8]
 8004ec0:	1b13      	subs	r3, r2, r4
 8004ec2:	3b15      	subs	r3, #21
 8004ec4:	f023 0303 	bic.w	r3, r3, #3
 8004ec8:	3304      	adds	r3, #4
 8004eca:	f104 0715 	add.w	r7, r4, #21
 8004ece:	42ba      	cmp	r2, r7
 8004ed0:	bf38      	it	cc
 8004ed2:	2304      	movcc	r3, #4
 8004ed4:	9301      	str	r3, [sp, #4]
 8004ed6:	9b02      	ldr	r3, [sp, #8]
 8004ed8:	9103      	str	r1, [sp, #12]
 8004eda:	428b      	cmp	r3, r1
 8004edc:	d80c      	bhi.n	8004ef8 <__multiply+0x9c>
 8004ede:	2e00      	cmp	r6, #0
 8004ee0:	dd03      	ble.n	8004eea <__multiply+0x8e>
 8004ee2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d05a      	beq.n	8004fa0 <__multiply+0x144>
 8004eea:	6106      	str	r6, [r0, #16]
 8004eec:	b005      	add	sp, #20
 8004eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ef2:	f843 2b04 	str.w	r2, [r3], #4
 8004ef6:	e7d8      	b.n	8004eaa <__multiply+0x4e>
 8004ef8:	f8b1 a000 	ldrh.w	sl, [r1]
 8004efc:	f1ba 0f00 	cmp.w	sl, #0
 8004f00:	d023      	beq.n	8004f4a <__multiply+0xee>
 8004f02:	46a9      	mov	r9, r5
 8004f04:	f04f 0c00 	mov.w	ip, #0
 8004f08:	f104 0e14 	add.w	lr, r4, #20
 8004f0c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004f10:	f8d9 3000 	ldr.w	r3, [r9]
 8004f14:	fa1f fb87 	uxth.w	fp, r7
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	fb0a 330b 	mla	r3, sl, fp, r3
 8004f1e:	4463      	add	r3, ip
 8004f20:	f8d9 c000 	ldr.w	ip, [r9]
 8004f24:	0c3f      	lsrs	r7, r7, #16
 8004f26:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004f2a:	fb0a c707 	mla	r7, sl, r7, ip
 8004f2e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004f38:	4572      	cmp	r2, lr
 8004f3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004f3e:	f849 3b04 	str.w	r3, [r9], #4
 8004f42:	d8e3      	bhi.n	8004f0c <__multiply+0xb0>
 8004f44:	9b01      	ldr	r3, [sp, #4]
 8004f46:	f845 c003 	str.w	ip, [r5, r3]
 8004f4a:	9b03      	ldr	r3, [sp, #12]
 8004f4c:	3104      	adds	r1, #4
 8004f4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004f52:	f1b9 0f00 	cmp.w	r9, #0
 8004f56:	d021      	beq.n	8004f9c <__multiply+0x140>
 8004f58:	46ae      	mov	lr, r5
 8004f5a:	f04f 0a00 	mov.w	sl, #0
 8004f5e:	682b      	ldr	r3, [r5, #0]
 8004f60:	f104 0c14 	add.w	ip, r4, #20
 8004f64:	f8bc b000 	ldrh.w	fp, [ip]
 8004f68:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	fb09 770b 	mla	r7, r9, fp, r7
 8004f72:	4457      	add	r7, sl
 8004f74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004f78:	f84e 3b04 	str.w	r3, [lr], #4
 8004f7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004f80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004f84:	f8be 3000 	ldrh.w	r3, [lr]
 8004f88:	4562      	cmp	r2, ip
 8004f8a:	fb09 330a 	mla	r3, r9, sl, r3
 8004f8e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004f92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004f96:	d8e5      	bhi.n	8004f64 <__multiply+0x108>
 8004f98:	9f01      	ldr	r7, [sp, #4]
 8004f9a:	51eb      	str	r3, [r5, r7]
 8004f9c:	3504      	adds	r5, #4
 8004f9e:	e79a      	b.n	8004ed6 <__multiply+0x7a>
 8004fa0:	3e01      	subs	r6, #1
 8004fa2:	e79c      	b.n	8004ede <__multiply+0x82>
 8004fa4:	08007507 	.word	0x08007507
 8004fa8:	08007518 	.word	0x08007518

08004fac <__pow5mult>:
 8004fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fb0:	4615      	mov	r5, r2
 8004fb2:	f012 0203 	ands.w	r2, r2, #3
 8004fb6:	4607      	mov	r7, r0
 8004fb8:	460e      	mov	r6, r1
 8004fba:	d007      	beq.n	8004fcc <__pow5mult+0x20>
 8004fbc:	4c25      	ldr	r4, [pc, #148]	@ (8005054 <__pow5mult+0xa8>)
 8004fbe:	3a01      	subs	r2, #1
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004fc6:	f7ff fe57 	bl	8004c78 <__multadd>
 8004fca:	4606      	mov	r6, r0
 8004fcc:	10ad      	asrs	r5, r5, #2
 8004fce:	d03d      	beq.n	800504c <__pow5mult+0xa0>
 8004fd0:	69fc      	ldr	r4, [r7, #28]
 8004fd2:	b97c      	cbnz	r4, 8004ff4 <__pow5mult+0x48>
 8004fd4:	2010      	movs	r0, #16
 8004fd6:	f7ff fd37 	bl	8004a48 <malloc>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	61f8      	str	r0, [r7, #28]
 8004fde:	b928      	cbnz	r0, 8004fec <__pow5mult+0x40>
 8004fe0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8005058 <__pow5mult+0xac>)
 8004fe6:	481d      	ldr	r0, [pc, #116]	@ (800505c <__pow5mult+0xb0>)
 8004fe8:	f001 fb58 	bl	800669c <__assert_func>
 8004fec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ff0:	6004      	str	r4, [r0, #0]
 8004ff2:	60c4      	str	r4, [r0, #12]
 8004ff4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004ff8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ffc:	b94c      	cbnz	r4, 8005012 <__pow5mult+0x66>
 8004ffe:	f240 2171 	movw	r1, #625	@ 0x271
 8005002:	4638      	mov	r0, r7
 8005004:	f7ff ff14 	bl	8004e30 <__i2b>
 8005008:	2300      	movs	r3, #0
 800500a:	4604      	mov	r4, r0
 800500c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005010:	6003      	str	r3, [r0, #0]
 8005012:	f04f 0900 	mov.w	r9, #0
 8005016:	07eb      	lsls	r3, r5, #31
 8005018:	d50a      	bpl.n	8005030 <__pow5mult+0x84>
 800501a:	4631      	mov	r1, r6
 800501c:	4622      	mov	r2, r4
 800501e:	4638      	mov	r0, r7
 8005020:	f7ff ff1c 	bl	8004e5c <__multiply>
 8005024:	4680      	mov	r8, r0
 8005026:	4631      	mov	r1, r6
 8005028:	4638      	mov	r0, r7
 800502a:	f7ff fe03 	bl	8004c34 <_Bfree>
 800502e:	4646      	mov	r6, r8
 8005030:	106d      	asrs	r5, r5, #1
 8005032:	d00b      	beq.n	800504c <__pow5mult+0xa0>
 8005034:	6820      	ldr	r0, [r4, #0]
 8005036:	b938      	cbnz	r0, 8005048 <__pow5mult+0x9c>
 8005038:	4622      	mov	r2, r4
 800503a:	4621      	mov	r1, r4
 800503c:	4638      	mov	r0, r7
 800503e:	f7ff ff0d 	bl	8004e5c <__multiply>
 8005042:	6020      	str	r0, [r4, #0]
 8005044:	f8c0 9000 	str.w	r9, [r0]
 8005048:	4604      	mov	r4, r0
 800504a:	e7e4      	b.n	8005016 <__pow5mult+0x6a>
 800504c:	4630      	mov	r0, r6
 800504e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005052:	bf00      	nop
 8005054:	08007574 	.word	0x08007574
 8005058:	08007498 	.word	0x08007498
 800505c:	08007518 	.word	0x08007518

08005060 <__lshift>:
 8005060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005064:	460c      	mov	r4, r1
 8005066:	4607      	mov	r7, r0
 8005068:	4691      	mov	r9, r2
 800506a:	6923      	ldr	r3, [r4, #16]
 800506c:	6849      	ldr	r1, [r1, #4]
 800506e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005072:	68a3      	ldr	r3, [r4, #8]
 8005074:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005078:	f108 0601 	add.w	r6, r8, #1
 800507c:	42b3      	cmp	r3, r6
 800507e:	db0b      	blt.n	8005098 <__lshift+0x38>
 8005080:	4638      	mov	r0, r7
 8005082:	f7ff fd97 	bl	8004bb4 <_Balloc>
 8005086:	4605      	mov	r5, r0
 8005088:	b948      	cbnz	r0, 800509e <__lshift+0x3e>
 800508a:	4602      	mov	r2, r0
 800508c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005090:	4b27      	ldr	r3, [pc, #156]	@ (8005130 <__lshift+0xd0>)
 8005092:	4828      	ldr	r0, [pc, #160]	@ (8005134 <__lshift+0xd4>)
 8005094:	f001 fb02 	bl	800669c <__assert_func>
 8005098:	3101      	adds	r1, #1
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	e7ee      	b.n	800507c <__lshift+0x1c>
 800509e:	2300      	movs	r3, #0
 80050a0:	f100 0114 	add.w	r1, r0, #20
 80050a4:	f100 0210 	add.w	r2, r0, #16
 80050a8:	4618      	mov	r0, r3
 80050aa:	4553      	cmp	r3, sl
 80050ac:	db33      	blt.n	8005116 <__lshift+0xb6>
 80050ae:	6920      	ldr	r0, [r4, #16]
 80050b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80050b4:	f104 0314 	add.w	r3, r4, #20
 80050b8:	f019 091f 	ands.w	r9, r9, #31
 80050bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80050c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80050c4:	d02b      	beq.n	800511e <__lshift+0xbe>
 80050c6:	468a      	mov	sl, r1
 80050c8:	2200      	movs	r2, #0
 80050ca:	f1c9 0e20 	rsb	lr, r9, #32
 80050ce:	6818      	ldr	r0, [r3, #0]
 80050d0:	fa00 f009 	lsl.w	r0, r0, r9
 80050d4:	4310      	orrs	r0, r2
 80050d6:	f84a 0b04 	str.w	r0, [sl], #4
 80050da:	f853 2b04 	ldr.w	r2, [r3], #4
 80050de:	459c      	cmp	ip, r3
 80050e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80050e4:	d8f3      	bhi.n	80050ce <__lshift+0x6e>
 80050e6:	ebac 0304 	sub.w	r3, ip, r4
 80050ea:	3b15      	subs	r3, #21
 80050ec:	f023 0303 	bic.w	r3, r3, #3
 80050f0:	3304      	adds	r3, #4
 80050f2:	f104 0015 	add.w	r0, r4, #21
 80050f6:	4584      	cmp	ip, r0
 80050f8:	bf38      	it	cc
 80050fa:	2304      	movcc	r3, #4
 80050fc:	50ca      	str	r2, [r1, r3]
 80050fe:	b10a      	cbz	r2, 8005104 <__lshift+0xa4>
 8005100:	f108 0602 	add.w	r6, r8, #2
 8005104:	3e01      	subs	r6, #1
 8005106:	4638      	mov	r0, r7
 8005108:	4621      	mov	r1, r4
 800510a:	612e      	str	r6, [r5, #16]
 800510c:	f7ff fd92 	bl	8004c34 <_Bfree>
 8005110:	4628      	mov	r0, r5
 8005112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005116:	f842 0f04 	str.w	r0, [r2, #4]!
 800511a:	3301      	adds	r3, #1
 800511c:	e7c5      	b.n	80050aa <__lshift+0x4a>
 800511e:	3904      	subs	r1, #4
 8005120:	f853 2b04 	ldr.w	r2, [r3], #4
 8005124:	459c      	cmp	ip, r3
 8005126:	f841 2f04 	str.w	r2, [r1, #4]!
 800512a:	d8f9      	bhi.n	8005120 <__lshift+0xc0>
 800512c:	e7ea      	b.n	8005104 <__lshift+0xa4>
 800512e:	bf00      	nop
 8005130:	08007507 	.word	0x08007507
 8005134:	08007518 	.word	0x08007518

08005138 <__mcmp>:
 8005138:	4603      	mov	r3, r0
 800513a:	690a      	ldr	r2, [r1, #16]
 800513c:	6900      	ldr	r0, [r0, #16]
 800513e:	b530      	push	{r4, r5, lr}
 8005140:	1a80      	subs	r0, r0, r2
 8005142:	d10e      	bne.n	8005162 <__mcmp+0x2a>
 8005144:	3314      	adds	r3, #20
 8005146:	3114      	adds	r1, #20
 8005148:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800514c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005150:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005154:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005158:	4295      	cmp	r5, r2
 800515a:	d003      	beq.n	8005164 <__mcmp+0x2c>
 800515c:	d205      	bcs.n	800516a <__mcmp+0x32>
 800515e:	f04f 30ff 	mov.w	r0, #4294967295
 8005162:	bd30      	pop	{r4, r5, pc}
 8005164:	42a3      	cmp	r3, r4
 8005166:	d3f3      	bcc.n	8005150 <__mcmp+0x18>
 8005168:	e7fb      	b.n	8005162 <__mcmp+0x2a>
 800516a:	2001      	movs	r0, #1
 800516c:	e7f9      	b.n	8005162 <__mcmp+0x2a>
	...

08005170 <__mdiff>:
 8005170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	4689      	mov	r9, r1
 8005176:	4606      	mov	r6, r0
 8005178:	4611      	mov	r1, r2
 800517a:	4648      	mov	r0, r9
 800517c:	4614      	mov	r4, r2
 800517e:	f7ff ffdb 	bl	8005138 <__mcmp>
 8005182:	1e05      	subs	r5, r0, #0
 8005184:	d112      	bne.n	80051ac <__mdiff+0x3c>
 8005186:	4629      	mov	r1, r5
 8005188:	4630      	mov	r0, r6
 800518a:	f7ff fd13 	bl	8004bb4 <_Balloc>
 800518e:	4602      	mov	r2, r0
 8005190:	b928      	cbnz	r0, 800519e <__mdiff+0x2e>
 8005192:	f240 2137 	movw	r1, #567	@ 0x237
 8005196:	4b3e      	ldr	r3, [pc, #248]	@ (8005290 <__mdiff+0x120>)
 8005198:	483e      	ldr	r0, [pc, #248]	@ (8005294 <__mdiff+0x124>)
 800519a:	f001 fa7f 	bl	800669c <__assert_func>
 800519e:	2301      	movs	r3, #1
 80051a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80051a4:	4610      	mov	r0, r2
 80051a6:	b003      	add	sp, #12
 80051a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ac:	bfbc      	itt	lt
 80051ae:	464b      	movlt	r3, r9
 80051b0:	46a1      	movlt	r9, r4
 80051b2:	4630      	mov	r0, r6
 80051b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80051b8:	bfba      	itte	lt
 80051ba:	461c      	movlt	r4, r3
 80051bc:	2501      	movlt	r5, #1
 80051be:	2500      	movge	r5, #0
 80051c0:	f7ff fcf8 	bl	8004bb4 <_Balloc>
 80051c4:	4602      	mov	r2, r0
 80051c6:	b918      	cbnz	r0, 80051d0 <__mdiff+0x60>
 80051c8:	f240 2145 	movw	r1, #581	@ 0x245
 80051cc:	4b30      	ldr	r3, [pc, #192]	@ (8005290 <__mdiff+0x120>)
 80051ce:	e7e3      	b.n	8005198 <__mdiff+0x28>
 80051d0:	f100 0b14 	add.w	fp, r0, #20
 80051d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80051d8:	f109 0310 	add.w	r3, r9, #16
 80051dc:	60c5      	str	r5, [r0, #12]
 80051de:	f04f 0c00 	mov.w	ip, #0
 80051e2:	f109 0514 	add.w	r5, r9, #20
 80051e6:	46d9      	mov	r9, fp
 80051e8:	6926      	ldr	r6, [r4, #16]
 80051ea:	f104 0e14 	add.w	lr, r4, #20
 80051ee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80051f2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80051f6:	9301      	str	r3, [sp, #4]
 80051f8:	9b01      	ldr	r3, [sp, #4]
 80051fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80051fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005202:	b281      	uxth	r1, r0
 8005204:	9301      	str	r3, [sp, #4]
 8005206:	fa1f f38a 	uxth.w	r3, sl
 800520a:	1a5b      	subs	r3, r3, r1
 800520c:	0c00      	lsrs	r0, r0, #16
 800520e:	4463      	add	r3, ip
 8005210:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005214:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005218:	b29b      	uxth	r3, r3
 800521a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800521e:	4576      	cmp	r6, lr
 8005220:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005224:	f849 3b04 	str.w	r3, [r9], #4
 8005228:	d8e6      	bhi.n	80051f8 <__mdiff+0x88>
 800522a:	1b33      	subs	r3, r6, r4
 800522c:	3b15      	subs	r3, #21
 800522e:	f023 0303 	bic.w	r3, r3, #3
 8005232:	3415      	adds	r4, #21
 8005234:	3304      	adds	r3, #4
 8005236:	42a6      	cmp	r6, r4
 8005238:	bf38      	it	cc
 800523a:	2304      	movcc	r3, #4
 800523c:	441d      	add	r5, r3
 800523e:	445b      	add	r3, fp
 8005240:	461e      	mov	r6, r3
 8005242:	462c      	mov	r4, r5
 8005244:	4544      	cmp	r4, r8
 8005246:	d30e      	bcc.n	8005266 <__mdiff+0xf6>
 8005248:	f108 0103 	add.w	r1, r8, #3
 800524c:	1b49      	subs	r1, r1, r5
 800524e:	f021 0103 	bic.w	r1, r1, #3
 8005252:	3d03      	subs	r5, #3
 8005254:	45a8      	cmp	r8, r5
 8005256:	bf38      	it	cc
 8005258:	2100      	movcc	r1, #0
 800525a:	440b      	add	r3, r1
 800525c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005260:	b199      	cbz	r1, 800528a <__mdiff+0x11a>
 8005262:	6117      	str	r7, [r2, #16]
 8005264:	e79e      	b.n	80051a4 <__mdiff+0x34>
 8005266:	46e6      	mov	lr, ip
 8005268:	f854 1b04 	ldr.w	r1, [r4], #4
 800526c:	fa1f fc81 	uxth.w	ip, r1
 8005270:	44f4      	add	ip, lr
 8005272:	0c08      	lsrs	r0, r1, #16
 8005274:	4471      	add	r1, lr
 8005276:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800527a:	b289      	uxth	r1, r1
 800527c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005280:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005284:	f846 1b04 	str.w	r1, [r6], #4
 8005288:	e7dc      	b.n	8005244 <__mdiff+0xd4>
 800528a:	3f01      	subs	r7, #1
 800528c:	e7e6      	b.n	800525c <__mdiff+0xec>
 800528e:	bf00      	nop
 8005290:	08007507 	.word	0x08007507
 8005294:	08007518 	.word	0x08007518

08005298 <__ulp>:
 8005298:	4b0e      	ldr	r3, [pc, #56]	@ (80052d4 <__ulp+0x3c>)
 800529a:	400b      	ands	r3, r1
 800529c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	dc08      	bgt.n	80052b6 <__ulp+0x1e>
 80052a4:	425b      	negs	r3, r3
 80052a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80052aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80052ae:	da04      	bge.n	80052ba <__ulp+0x22>
 80052b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80052b4:	4113      	asrs	r3, r2
 80052b6:	2200      	movs	r2, #0
 80052b8:	e008      	b.n	80052cc <__ulp+0x34>
 80052ba:	f1a2 0314 	sub.w	r3, r2, #20
 80052be:	2b1e      	cmp	r3, #30
 80052c0:	bfd6      	itet	le
 80052c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80052c6:	2201      	movgt	r2, #1
 80052c8:	40da      	lsrle	r2, r3
 80052ca:	2300      	movs	r3, #0
 80052cc:	4619      	mov	r1, r3
 80052ce:	4610      	mov	r0, r2
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	7ff00000 	.word	0x7ff00000

080052d8 <__b2d>:
 80052d8:	6902      	ldr	r2, [r0, #16]
 80052da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052dc:	f100 0614 	add.w	r6, r0, #20
 80052e0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80052e4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80052e8:	4f1e      	ldr	r7, [pc, #120]	@ (8005364 <__b2d+0x8c>)
 80052ea:	4620      	mov	r0, r4
 80052ec:	f7ff fd54 	bl	8004d98 <__hi0bits>
 80052f0:	4603      	mov	r3, r0
 80052f2:	f1c0 0020 	rsb	r0, r0, #32
 80052f6:	2b0a      	cmp	r3, #10
 80052f8:	f1a2 0504 	sub.w	r5, r2, #4
 80052fc:	6008      	str	r0, [r1, #0]
 80052fe:	dc12      	bgt.n	8005326 <__b2d+0x4e>
 8005300:	42ae      	cmp	r6, r5
 8005302:	bf2c      	ite	cs
 8005304:	2200      	movcs	r2, #0
 8005306:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800530a:	f1c3 0c0b 	rsb	ip, r3, #11
 800530e:	3315      	adds	r3, #21
 8005310:	fa24 fe0c 	lsr.w	lr, r4, ip
 8005314:	fa04 f303 	lsl.w	r3, r4, r3
 8005318:	fa22 f20c 	lsr.w	r2, r2, ip
 800531c:	ea4e 0107 	orr.w	r1, lr, r7
 8005320:	431a      	orrs	r2, r3
 8005322:	4610      	mov	r0, r2
 8005324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005326:	42ae      	cmp	r6, r5
 8005328:	bf36      	itet	cc
 800532a:	f1a2 0508 	subcc.w	r5, r2, #8
 800532e:	2200      	movcs	r2, #0
 8005330:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005334:	3b0b      	subs	r3, #11
 8005336:	d012      	beq.n	800535e <__b2d+0x86>
 8005338:	f1c3 0720 	rsb	r7, r3, #32
 800533c:	fa22 f107 	lsr.w	r1, r2, r7
 8005340:	409c      	lsls	r4, r3
 8005342:	430c      	orrs	r4, r1
 8005344:	42b5      	cmp	r5, r6
 8005346:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800534a:	bf94      	ite	ls
 800534c:	2400      	movls	r4, #0
 800534e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005352:	409a      	lsls	r2, r3
 8005354:	40fc      	lsrs	r4, r7
 8005356:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800535a:	4322      	orrs	r2, r4
 800535c:	e7e1      	b.n	8005322 <__b2d+0x4a>
 800535e:	ea44 0107 	orr.w	r1, r4, r7
 8005362:	e7de      	b.n	8005322 <__b2d+0x4a>
 8005364:	3ff00000 	.word	0x3ff00000

08005368 <__d2b>:
 8005368:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800536c:	2101      	movs	r1, #1
 800536e:	4690      	mov	r8, r2
 8005370:	4699      	mov	r9, r3
 8005372:	9e08      	ldr	r6, [sp, #32]
 8005374:	f7ff fc1e 	bl	8004bb4 <_Balloc>
 8005378:	4604      	mov	r4, r0
 800537a:	b930      	cbnz	r0, 800538a <__d2b+0x22>
 800537c:	4602      	mov	r2, r0
 800537e:	f240 310f 	movw	r1, #783	@ 0x30f
 8005382:	4b23      	ldr	r3, [pc, #140]	@ (8005410 <__d2b+0xa8>)
 8005384:	4823      	ldr	r0, [pc, #140]	@ (8005414 <__d2b+0xac>)
 8005386:	f001 f989 	bl	800669c <__assert_func>
 800538a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800538e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005392:	b10d      	cbz	r5, 8005398 <__d2b+0x30>
 8005394:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	f1b8 0300 	subs.w	r3, r8, #0
 800539e:	d024      	beq.n	80053ea <__d2b+0x82>
 80053a0:	4668      	mov	r0, sp
 80053a2:	9300      	str	r3, [sp, #0]
 80053a4:	f7ff fd17 	bl	8004dd6 <__lo0bits>
 80053a8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80053ac:	b1d8      	cbz	r0, 80053e6 <__d2b+0x7e>
 80053ae:	f1c0 0320 	rsb	r3, r0, #32
 80053b2:	fa02 f303 	lsl.w	r3, r2, r3
 80053b6:	430b      	orrs	r3, r1
 80053b8:	40c2      	lsrs	r2, r0
 80053ba:	6163      	str	r3, [r4, #20]
 80053bc:	9201      	str	r2, [sp, #4]
 80053be:	9b01      	ldr	r3, [sp, #4]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	bf0c      	ite	eq
 80053c4:	2201      	moveq	r2, #1
 80053c6:	2202      	movne	r2, #2
 80053c8:	61a3      	str	r3, [r4, #24]
 80053ca:	6122      	str	r2, [r4, #16]
 80053cc:	b1ad      	cbz	r5, 80053fa <__d2b+0x92>
 80053ce:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80053d2:	4405      	add	r5, r0
 80053d4:	6035      	str	r5, [r6, #0]
 80053d6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80053da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053dc:	6018      	str	r0, [r3, #0]
 80053de:	4620      	mov	r0, r4
 80053e0:	b002      	add	sp, #8
 80053e2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80053e6:	6161      	str	r1, [r4, #20]
 80053e8:	e7e9      	b.n	80053be <__d2b+0x56>
 80053ea:	a801      	add	r0, sp, #4
 80053ec:	f7ff fcf3 	bl	8004dd6 <__lo0bits>
 80053f0:	9b01      	ldr	r3, [sp, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	6163      	str	r3, [r4, #20]
 80053f6:	3020      	adds	r0, #32
 80053f8:	e7e7      	b.n	80053ca <__d2b+0x62>
 80053fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80053fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005402:	6030      	str	r0, [r6, #0]
 8005404:	6918      	ldr	r0, [r3, #16]
 8005406:	f7ff fcc7 	bl	8004d98 <__hi0bits>
 800540a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800540e:	e7e4      	b.n	80053da <__d2b+0x72>
 8005410:	08007507 	.word	0x08007507
 8005414:	08007518 	.word	0x08007518

08005418 <__ratio>:
 8005418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800541c:	b085      	sub	sp, #20
 800541e:	e9cd 1000 	strd	r1, r0, [sp]
 8005422:	a902      	add	r1, sp, #8
 8005424:	f7ff ff58 	bl	80052d8 <__b2d>
 8005428:	468b      	mov	fp, r1
 800542a:	4606      	mov	r6, r0
 800542c:	460f      	mov	r7, r1
 800542e:	9800      	ldr	r0, [sp, #0]
 8005430:	a903      	add	r1, sp, #12
 8005432:	f7ff ff51 	bl	80052d8 <__b2d>
 8005436:	460d      	mov	r5, r1
 8005438:	9b01      	ldr	r3, [sp, #4]
 800543a:	4689      	mov	r9, r1
 800543c:	6919      	ldr	r1, [r3, #16]
 800543e:	9b00      	ldr	r3, [sp, #0]
 8005440:	4604      	mov	r4, r0
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	4630      	mov	r0, r6
 8005446:	1ac9      	subs	r1, r1, r3
 8005448:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800544c:	1a9b      	subs	r3, r3, r2
 800544e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005452:	2b00      	cmp	r3, #0
 8005454:	bfcd      	iteet	gt
 8005456:	463a      	movgt	r2, r7
 8005458:	462a      	movle	r2, r5
 800545a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800545e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8005462:	bfd8      	it	le
 8005464:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005468:	464b      	mov	r3, r9
 800546a:	4622      	mov	r2, r4
 800546c:	4659      	mov	r1, fp
 800546e:	f7fb f95d 	bl	800072c <__aeabi_ddiv>
 8005472:	b005      	add	sp, #20
 8005474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005478 <__copybits>:
 8005478:	3901      	subs	r1, #1
 800547a:	b570      	push	{r4, r5, r6, lr}
 800547c:	1149      	asrs	r1, r1, #5
 800547e:	6914      	ldr	r4, [r2, #16]
 8005480:	3101      	adds	r1, #1
 8005482:	f102 0314 	add.w	r3, r2, #20
 8005486:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800548a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800548e:	1f05      	subs	r5, r0, #4
 8005490:	42a3      	cmp	r3, r4
 8005492:	d30c      	bcc.n	80054ae <__copybits+0x36>
 8005494:	1aa3      	subs	r3, r4, r2
 8005496:	3b11      	subs	r3, #17
 8005498:	f023 0303 	bic.w	r3, r3, #3
 800549c:	3211      	adds	r2, #17
 800549e:	42a2      	cmp	r2, r4
 80054a0:	bf88      	it	hi
 80054a2:	2300      	movhi	r3, #0
 80054a4:	4418      	add	r0, r3
 80054a6:	2300      	movs	r3, #0
 80054a8:	4288      	cmp	r0, r1
 80054aa:	d305      	bcc.n	80054b8 <__copybits+0x40>
 80054ac:	bd70      	pop	{r4, r5, r6, pc}
 80054ae:	f853 6b04 	ldr.w	r6, [r3], #4
 80054b2:	f845 6f04 	str.w	r6, [r5, #4]!
 80054b6:	e7eb      	b.n	8005490 <__copybits+0x18>
 80054b8:	f840 3b04 	str.w	r3, [r0], #4
 80054bc:	e7f4      	b.n	80054a8 <__copybits+0x30>

080054be <__any_on>:
 80054be:	f100 0214 	add.w	r2, r0, #20
 80054c2:	6900      	ldr	r0, [r0, #16]
 80054c4:	114b      	asrs	r3, r1, #5
 80054c6:	4298      	cmp	r0, r3
 80054c8:	b510      	push	{r4, lr}
 80054ca:	db11      	blt.n	80054f0 <__any_on+0x32>
 80054cc:	dd0a      	ble.n	80054e4 <__any_on+0x26>
 80054ce:	f011 011f 	ands.w	r1, r1, #31
 80054d2:	d007      	beq.n	80054e4 <__any_on+0x26>
 80054d4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80054d8:	fa24 f001 	lsr.w	r0, r4, r1
 80054dc:	fa00 f101 	lsl.w	r1, r0, r1
 80054e0:	428c      	cmp	r4, r1
 80054e2:	d10b      	bne.n	80054fc <__any_on+0x3e>
 80054e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d803      	bhi.n	80054f4 <__any_on+0x36>
 80054ec:	2000      	movs	r0, #0
 80054ee:	bd10      	pop	{r4, pc}
 80054f0:	4603      	mov	r3, r0
 80054f2:	e7f7      	b.n	80054e4 <__any_on+0x26>
 80054f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80054f8:	2900      	cmp	r1, #0
 80054fa:	d0f5      	beq.n	80054e8 <__any_on+0x2a>
 80054fc:	2001      	movs	r0, #1
 80054fe:	e7f6      	b.n	80054ee <__any_on+0x30>

08005500 <sulp>:
 8005500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005504:	460f      	mov	r7, r1
 8005506:	4690      	mov	r8, r2
 8005508:	f7ff fec6 	bl	8005298 <__ulp>
 800550c:	4604      	mov	r4, r0
 800550e:	460d      	mov	r5, r1
 8005510:	f1b8 0f00 	cmp.w	r8, #0
 8005514:	d011      	beq.n	800553a <sulp+0x3a>
 8005516:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800551a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800551e:	2b00      	cmp	r3, #0
 8005520:	dd0b      	ble.n	800553a <sulp+0x3a>
 8005522:	2400      	movs	r4, #0
 8005524:	051b      	lsls	r3, r3, #20
 8005526:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800552a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800552e:	4622      	mov	r2, r4
 8005530:	462b      	mov	r3, r5
 8005532:	f7fa ffd1 	bl	80004d8 <__aeabi_dmul>
 8005536:	4604      	mov	r4, r0
 8005538:	460d      	mov	r5, r1
 800553a:	4620      	mov	r0, r4
 800553c:	4629      	mov	r1, r5
 800553e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005542:	0000      	movs	r0, r0
 8005544:	0000      	movs	r0, r0
	...

08005548 <_strtod_l>:
 8005548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554c:	b09f      	sub	sp, #124	@ 0x7c
 800554e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005550:	2200      	movs	r2, #0
 8005552:	460c      	mov	r4, r1
 8005554:	921a      	str	r2, [sp, #104]	@ 0x68
 8005556:	f04f 0a00 	mov.w	sl, #0
 800555a:	f04f 0b00 	mov.w	fp, #0
 800555e:	460a      	mov	r2, r1
 8005560:	9005      	str	r0, [sp, #20]
 8005562:	9219      	str	r2, [sp, #100]	@ 0x64
 8005564:	7811      	ldrb	r1, [r2, #0]
 8005566:	292b      	cmp	r1, #43	@ 0x2b
 8005568:	d048      	beq.n	80055fc <_strtod_l+0xb4>
 800556a:	d836      	bhi.n	80055da <_strtod_l+0x92>
 800556c:	290d      	cmp	r1, #13
 800556e:	d830      	bhi.n	80055d2 <_strtod_l+0x8a>
 8005570:	2908      	cmp	r1, #8
 8005572:	d830      	bhi.n	80055d6 <_strtod_l+0x8e>
 8005574:	2900      	cmp	r1, #0
 8005576:	d039      	beq.n	80055ec <_strtod_l+0xa4>
 8005578:	2200      	movs	r2, #0
 800557a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800557c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800557e:	782a      	ldrb	r2, [r5, #0]
 8005580:	2a30      	cmp	r2, #48	@ 0x30
 8005582:	f040 80b1 	bne.w	80056e8 <_strtod_l+0x1a0>
 8005586:	786a      	ldrb	r2, [r5, #1]
 8005588:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800558c:	2a58      	cmp	r2, #88	@ 0x58
 800558e:	d16c      	bne.n	800566a <_strtod_l+0x122>
 8005590:	9302      	str	r3, [sp, #8]
 8005592:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005594:	4a8e      	ldr	r2, [pc, #568]	@ (80057d0 <_strtod_l+0x288>)
 8005596:	9301      	str	r3, [sp, #4]
 8005598:	ab1a      	add	r3, sp, #104	@ 0x68
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	9805      	ldr	r0, [sp, #20]
 800559e:	ab1b      	add	r3, sp, #108	@ 0x6c
 80055a0:	a919      	add	r1, sp, #100	@ 0x64
 80055a2:	f001 f915 	bl	80067d0 <__gethex>
 80055a6:	f010 060f 	ands.w	r6, r0, #15
 80055aa:	4604      	mov	r4, r0
 80055ac:	d005      	beq.n	80055ba <_strtod_l+0x72>
 80055ae:	2e06      	cmp	r6, #6
 80055b0:	d126      	bne.n	8005600 <_strtod_l+0xb8>
 80055b2:	2300      	movs	r3, #0
 80055b4:	3501      	adds	r5, #1
 80055b6:	9519      	str	r5, [sp, #100]	@ 0x64
 80055b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f040 8584 	bne.w	80060ca <_strtod_l+0xb82>
 80055c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055c4:	b1bb      	cbz	r3, 80055f6 <_strtod_l+0xae>
 80055c6:	4650      	mov	r0, sl
 80055c8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80055cc:	b01f      	add	sp, #124	@ 0x7c
 80055ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d2:	2920      	cmp	r1, #32
 80055d4:	d1d0      	bne.n	8005578 <_strtod_l+0x30>
 80055d6:	3201      	adds	r2, #1
 80055d8:	e7c3      	b.n	8005562 <_strtod_l+0x1a>
 80055da:	292d      	cmp	r1, #45	@ 0x2d
 80055dc:	d1cc      	bne.n	8005578 <_strtod_l+0x30>
 80055de:	2101      	movs	r1, #1
 80055e0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80055e2:	1c51      	adds	r1, r2, #1
 80055e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80055e6:	7852      	ldrb	r2, [r2, #1]
 80055e8:	2a00      	cmp	r2, #0
 80055ea:	d1c7      	bne.n	800557c <_strtod_l+0x34>
 80055ec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80055ee:	9419      	str	r4, [sp, #100]	@ 0x64
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f040 8568 	bne.w	80060c6 <_strtod_l+0xb7e>
 80055f6:	4650      	mov	r0, sl
 80055f8:	4659      	mov	r1, fp
 80055fa:	e7e7      	b.n	80055cc <_strtod_l+0x84>
 80055fc:	2100      	movs	r1, #0
 80055fe:	e7ef      	b.n	80055e0 <_strtod_l+0x98>
 8005600:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005602:	b13a      	cbz	r2, 8005614 <_strtod_l+0xcc>
 8005604:	2135      	movs	r1, #53	@ 0x35
 8005606:	a81c      	add	r0, sp, #112	@ 0x70
 8005608:	f7ff ff36 	bl	8005478 <__copybits>
 800560c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800560e:	9805      	ldr	r0, [sp, #20]
 8005610:	f7ff fb10 	bl	8004c34 <_Bfree>
 8005614:	3e01      	subs	r6, #1
 8005616:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005618:	2e04      	cmp	r6, #4
 800561a:	d806      	bhi.n	800562a <_strtod_l+0xe2>
 800561c:	e8df f006 	tbb	[pc, r6]
 8005620:	201d0314 	.word	0x201d0314
 8005624:	14          	.byte	0x14
 8005625:	00          	.byte	0x00
 8005626:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800562a:	05e1      	lsls	r1, r4, #23
 800562c:	bf48      	it	mi
 800562e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005632:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005636:	0d1b      	lsrs	r3, r3, #20
 8005638:	051b      	lsls	r3, r3, #20
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1bd      	bne.n	80055ba <_strtod_l+0x72>
 800563e:	f7fe fb29 	bl	8003c94 <__errno>
 8005642:	2322      	movs	r3, #34	@ 0x22
 8005644:	6003      	str	r3, [r0, #0]
 8005646:	e7b8      	b.n	80055ba <_strtod_l+0x72>
 8005648:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800564c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005650:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005654:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005658:	e7e7      	b.n	800562a <_strtod_l+0xe2>
 800565a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80057d4 <_strtod_l+0x28c>
 800565e:	e7e4      	b.n	800562a <_strtod_l+0xe2>
 8005660:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005664:	f04f 3aff 	mov.w	sl, #4294967295
 8005668:	e7df      	b.n	800562a <_strtod_l+0xe2>
 800566a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800566c:	1c5a      	adds	r2, r3, #1
 800566e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005670:	785b      	ldrb	r3, [r3, #1]
 8005672:	2b30      	cmp	r3, #48	@ 0x30
 8005674:	d0f9      	beq.n	800566a <_strtod_l+0x122>
 8005676:	2b00      	cmp	r3, #0
 8005678:	d09f      	beq.n	80055ba <_strtod_l+0x72>
 800567a:	2301      	movs	r3, #1
 800567c:	9309      	str	r3, [sp, #36]	@ 0x24
 800567e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005680:	220a      	movs	r2, #10
 8005682:	930c      	str	r3, [sp, #48]	@ 0x30
 8005684:	2300      	movs	r3, #0
 8005686:	461f      	mov	r7, r3
 8005688:	9308      	str	r3, [sp, #32]
 800568a:	930a      	str	r3, [sp, #40]	@ 0x28
 800568c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800568e:	7805      	ldrb	r5, [r0, #0]
 8005690:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005694:	b2d9      	uxtb	r1, r3
 8005696:	2909      	cmp	r1, #9
 8005698:	d928      	bls.n	80056ec <_strtod_l+0x1a4>
 800569a:	2201      	movs	r2, #1
 800569c:	494e      	ldr	r1, [pc, #312]	@ (80057d8 <_strtod_l+0x290>)
 800569e:	f000 ffc7 	bl	8006630 <strncmp>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	d032      	beq.n	800570c <_strtod_l+0x1c4>
 80056a6:	2000      	movs	r0, #0
 80056a8:	462a      	mov	r2, r5
 80056aa:	4681      	mov	r9, r0
 80056ac:	463d      	mov	r5, r7
 80056ae:	4603      	mov	r3, r0
 80056b0:	2a65      	cmp	r2, #101	@ 0x65
 80056b2:	d001      	beq.n	80056b8 <_strtod_l+0x170>
 80056b4:	2a45      	cmp	r2, #69	@ 0x45
 80056b6:	d114      	bne.n	80056e2 <_strtod_l+0x19a>
 80056b8:	b91d      	cbnz	r5, 80056c2 <_strtod_l+0x17a>
 80056ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056bc:	4302      	orrs	r2, r0
 80056be:	d095      	beq.n	80055ec <_strtod_l+0xa4>
 80056c0:	2500      	movs	r5, #0
 80056c2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80056c4:	1c62      	adds	r2, r4, #1
 80056c6:	9219      	str	r2, [sp, #100]	@ 0x64
 80056c8:	7862      	ldrb	r2, [r4, #1]
 80056ca:	2a2b      	cmp	r2, #43	@ 0x2b
 80056cc:	d077      	beq.n	80057be <_strtod_l+0x276>
 80056ce:	2a2d      	cmp	r2, #45	@ 0x2d
 80056d0:	d07b      	beq.n	80057ca <_strtod_l+0x282>
 80056d2:	f04f 0c00 	mov.w	ip, #0
 80056d6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80056da:	2909      	cmp	r1, #9
 80056dc:	f240 8082 	bls.w	80057e4 <_strtod_l+0x29c>
 80056e0:	9419      	str	r4, [sp, #100]	@ 0x64
 80056e2:	f04f 0800 	mov.w	r8, #0
 80056e6:	e0a2      	b.n	800582e <_strtod_l+0x2e6>
 80056e8:	2300      	movs	r3, #0
 80056ea:	e7c7      	b.n	800567c <_strtod_l+0x134>
 80056ec:	2f08      	cmp	r7, #8
 80056ee:	bfd5      	itete	le
 80056f0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80056f2:	9908      	ldrgt	r1, [sp, #32]
 80056f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80056f8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80056fc:	f100 0001 	add.w	r0, r0, #1
 8005700:	bfd4      	ite	le
 8005702:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005704:	9308      	strgt	r3, [sp, #32]
 8005706:	3701      	adds	r7, #1
 8005708:	9019      	str	r0, [sp, #100]	@ 0x64
 800570a:	e7bf      	b.n	800568c <_strtod_l+0x144>
 800570c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	9219      	str	r2, [sp, #100]	@ 0x64
 8005712:	785a      	ldrb	r2, [r3, #1]
 8005714:	b37f      	cbz	r7, 8005776 <_strtod_l+0x22e>
 8005716:	4681      	mov	r9, r0
 8005718:	463d      	mov	r5, r7
 800571a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800571e:	2b09      	cmp	r3, #9
 8005720:	d912      	bls.n	8005748 <_strtod_l+0x200>
 8005722:	2301      	movs	r3, #1
 8005724:	e7c4      	b.n	80056b0 <_strtod_l+0x168>
 8005726:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005728:	3001      	adds	r0, #1
 800572a:	1c5a      	adds	r2, r3, #1
 800572c:	9219      	str	r2, [sp, #100]	@ 0x64
 800572e:	785a      	ldrb	r2, [r3, #1]
 8005730:	2a30      	cmp	r2, #48	@ 0x30
 8005732:	d0f8      	beq.n	8005726 <_strtod_l+0x1de>
 8005734:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005738:	2b08      	cmp	r3, #8
 800573a:	f200 84cb 	bhi.w	80060d4 <_strtod_l+0xb8c>
 800573e:	4681      	mov	r9, r0
 8005740:	2000      	movs	r0, #0
 8005742:	4605      	mov	r5, r0
 8005744:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005746:	930c      	str	r3, [sp, #48]	@ 0x30
 8005748:	3a30      	subs	r2, #48	@ 0x30
 800574a:	f100 0301 	add.w	r3, r0, #1
 800574e:	d02a      	beq.n	80057a6 <_strtod_l+0x25e>
 8005750:	4499      	add	r9, r3
 8005752:	210a      	movs	r1, #10
 8005754:	462b      	mov	r3, r5
 8005756:	eb00 0c05 	add.w	ip, r0, r5
 800575a:	4563      	cmp	r3, ip
 800575c:	d10d      	bne.n	800577a <_strtod_l+0x232>
 800575e:	1c69      	adds	r1, r5, #1
 8005760:	4401      	add	r1, r0
 8005762:	4428      	add	r0, r5
 8005764:	2808      	cmp	r0, #8
 8005766:	dc16      	bgt.n	8005796 <_strtod_l+0x24e>
 8005768:	230a      	movs	r3, #10
 800576a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800576c:	fb03 2300 	mla	r3, r3, r0, r2
 8005770:	930a      	str	r3, [sp, #40]	@ 0x28
 8005772:	2300      	movs	r3, #0
 8005774:	e018      	b.n	80057a8 <_strtod_l+0x260>
 8005776:	4638      	mov	r0, r7
 8005778:	e7da      	b.n	8005730 <_strtod_l+0x1e8>
 800577a:	2b08      	cmp	r3, #8
 800577c:	f103 0301 	add.w	r3, r3, #1
 8005780:	dc03      	bgt.n	800578a <_strtod_l+0x242>
 8005782:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005784:	434e      	muls	r6, r1
 8005786:	960a      	str	r6, [sp, #40]	@ 0x28
 8005788:	e7e7      	b.n	800575a <_strtod_l+0x212>
 800578a:	2b10      	cmp	r3, #16
 800578c:	bfde      	ittt	le
 800578e:	9e08      	ldrle	r6, [sp, #32]
 8005790:	434e      	mulle	r6, r1
 8005792:	9608      	strle	r6, [sp, #32]
 8005794:	e7e1      	b.n	800575a <_strtod_l+0x212>
 8005796:	280f      	cmp	r0, #15
 8005798:	dceb      	bgt.n	8005772 <_strtod_l+0x22a>
 800579a:	230a      	movs	r3, #10
 800579c:	9808      	ldr	r0, [sp, #32]
 800579e:	fb03 2300 	mla	r3, r3, r0, r2
 80057a2:	9308      	str	r3, [sp, #32]
 80057a4:	e7e5      	b.n	8005772 <_strtod_l+0x22a>
 80057a6:	4629      	mov	r1, r5
 80057a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80057aa:	460d      	mov	r5, r1
 80057ac:	1c50      	adds	r0, r2, #1
 80057ae:	9019      	str	r0, [sp, #100]	@ 0x64
 80057b0:	7852      	ldrb	r2, [r2, #1]
 80057b2:	4618      	mov	r0, r3
 80057b4:	e7b1      	b.n	800571a <_strtod_l+0x1d2>
 80057b6:	f04f 0900 	mov.w	r9, #0
 80057ba:	2301      	movs	r3, #1
 80057bc:	e77d      	b.n	80056ba <_strtod_l+0x172>
 80057be:	f04f 0c00 	mov.w	ip, #0
 80057c2:	1ca2      	adds	r2, r4, #2
 80057c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80057c6:	78a2      	ldrb	r2, [r4, #2]
 80057c8:	e785      	b.n	80056d6 <_strtod_l+0x18e>
 80057ca:	f04f 0c01 	mov.w	ip, #1
 80057ce:	e7f8      	b.n	80057c2 <_strtod_l+0x27a>
 80057d0:	08007688 	.word	0x08007688
 80057d4:	7ff00000 	.word	0x7ff00000
 80057d8:	08007670 	.word	0x08007670
 80057dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80057de:	1c51      	adds	r1, r2, #1
 80057e0:	9119      	str	r1, [sp, #100]	@ 0x64
 80057e2:	7852      	ldrb	r2, [r2, #1]
 80057e4:	2a30      	cmp	r2, #48	@ 0x30
 80057e6:	d0f9      	beq.n	80057dc <_strtod_l+0x294>
 80057e8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80057ec:	2908      	cmp	r1, #8
 80057ee:	f63f af78 	bhi.w	80056e2 <_strtod_l+0x19a>
 80057f2:	f04f 080a 	mov.w	r8, #10
 80057f6:	3a30      	subs	r2, #48	@ 0x30
 80057f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80057fa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80057fc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80057fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005800:	1c56      	adds	r6, r2, #1
 8005802:	9619      	str	r6, [sp, #100]	@ 0x64
 8005804:	7852      	ldrb	r2, [r2, #1]
 8005806:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800580a:	f1be 0f09 	cmp.w	lr, #9
 800580e:	d939      	bls.n	8005884 <_strtod_l+0x33c>
 8005810:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005812:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005816:	1a76      	subs	r6, r6, r1
 8005818:	2e08      	cmp	r6, #8
 800581a:	dc03      	bgt.n	8005824 <_strtod_l+0x2dc>
 800581c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800581e:	4588      	cmp	r8, r1
 8005820:	bfa8      	it	ge
 8005822:	4688      	movge	r8, r1
 8005824:	f1bc 0f00 	cmp.w	ip, #0
 8005828:	d001      	beq.n	800582e <_strtod_l+0x2e6>
 800582a:	f1c8 0800 	rsb	r8, r8, #0
 800582e:	2d00      	cmp	r5, #0
 8005830:	d14e      	bne.n	80058d0 <_strtod_l+0x388>
 8005832:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005834:	4308      	orrs	r0, r1
 8005836:	f47f aec0 	bne.w	80055ba <_strtod_l+0x72>
 800583a:	2b00      	cmp	r3, #0
 800583c:	f47f aed6 	bne.w	80055ec <_strtod_l+0xa4>
 8005840:	2a69      	cmp	r2, #105	@ 0x69
 8005842:	d028      	beq.n	8005896 <_strtod_l+0x34e>
 8005844:	dc25      	bgt.n	8005892 <_strtod_l+0x34a>
 8005846:	2a49      	cmp	r2, #73	@ 0x49
 8005848:	d025      	beq.n	8005896 <_strtod_l+0x34e>
 800584a:	2a4e      	cmp	r2, #78	@ 0x4e
 800584c:	f47f aece 	bne.w	80055ec <_strtod_l+0xa4>
 8005850:	499a      	ldr	r1, [pc, #616]	@ (8005abc <_strtod_l+0x574>)
 8005852:	a819      	add	r0, sp, #100	@ 0x64
 8005854:	f001 f9de 	bl	8006c14 <__match>
 8005858:	2800      	cmp	r0, #0
 800585a:	f43f aec7 	beq.w	80055ec <_strtod_l+0xa4>
 800585e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	2b28      	cmp	r3, #40	@ 0x28
 8005864:	d12e      	bne.n	80058c4 <_strtod_l+0x37c>
 8005866:	4996      	ldr	r1, [pc, #600]	@ (8005ac0 <_strtod_l+0x578>)
 8005868:	aa1c      	add	r2, sp, #112	@ 0x70
 800586a:	a819      	add	r0, sp, #100	@ 0x64
 800586c:	f001 f9e6 	bl	8006c3c <__hexnan>
 8005870:	2805      	cmp	r0, #5
 8005872:	d127      	bne.n	80058c4 <_strtod_l+0x37c>
 8005874:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005876:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800587a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800587e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005882:	e69a      	b.n	80055ba <_strtod_l+0x72>
 8005884:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005886:	fb08 2101 	mla	r1, r8, r1, r2
 800588a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800588e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005890:	e7b5      	b.n	80057fe <_strtod_l+0x2b6>
 8005892:	2a6e      	cmp	r2, #110	@ 0x6e
 8005894:	e7da      	b.n	800584c <_strtod_l+0x304>
 8005896:	498b      	ldr	r1, [pc, #556]	@ (8005ac4 <_strtod_l+0x57c>)
 8005898:	a819      	add	r0, sp, #100	@ 0x64
 800589a:	f001 f9bb 	bl	8006c14 <__match>
 800589e:	2800      	cmp	r0, #0
 80058a0:	f43f aea4 	beq.w	80055ec <_strtod_l+0xa4>
 80058a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80058a6:	4988      	ldr	r1, [pc, #544]	@ (8005ac8 <_strtod_l+0x580>)
 80058a8:	3b01      	subs	r3, #1
 80058aa:	a819      	add	r0, sp, #100	@ 0x64
 80058ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80058ae:	f001 f9b1 	bl	8006c14 <__match>
 80058b2:	b910      	cbnz	r0, 80058ba <_strtod_l+0x372>
 80058b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80058b6:	3301      	adds	r3, #1
 80058b8:	9319      	str	r3, [sp, #100]	@ 0x64
 80058ba:	f04f 0a00 	mov.w	sl, #0
 80058be:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8005acc <_strtod_l+0x584>
 80058c2:	e67a      	b.n	80055ba <_strtod_l+0x72>
 80058c4:	4882      	ldr	r0, [pc, #520]	@ (8005ad0 <_strtod_l+0x588>)
 80058c6:	f000 fee3 	bl	8006690 <nan>
 80058ca:	4682      	mov	sl, r0
 80058cc:	468b      	mov	fp, r1
 80058ce:	e674      	b.n	80055ba <_strtod_l+0x72>
 80058d0:	eba8 0309 	sub.w	r3, r8, r9
 80058d4:	2f00      	cmp	r7, #0
 80058d6:	bf08      	it	eq
 80058d8:	462f      	moveq	r7, r5
 80058da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80058dc:	2d10      	cmp	r5, #16
 80058de:	462c      	mov	r4, r5
 80058e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80058e2:	bfa8      	it	ge
 80058e4:	2410      	movge	r4, #16
 80058e6:	f7fa fd7d 	bl	80003e4 <__aeabi_ui2d>
 80058ea:	2d09      	cmp	r5, #9
 80058ec:	4682      	mov	sl, r0
 80058ee:	468b      	mov	fp, r1
 80058f0:	dc11      	bgt.n	8005916 <_strtod_l+0x3ce>
 80058f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f43f ae60 	beq.w	80055ba <_strtod_l+0x72>
 80058fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058fc:	dd76      	ble.n	80059ec <_strtod_l+0x4a4>
 80058fe:	2b16      	cmp	r3, #22
 8005900:	dc5d      	bgt.n	80059be <_strtod_l+0x476>
 8005902:	4974      	ldr	r1, [pc, #464]	@ (8005ad4 <_strtod_l+0x58c>)
 8005904:	4652      	mov	r2, sl
 8005906:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800590a:	465b      	mov	r3, fp
 800590c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005910:	f7fa fde2 	bl	80004d8 <__aeabi_dmul>
 8005914:	e7d9      	b.n	80058ca <_strtod_l+0x382>
 8005916:	4b6f      	ldr	r3, [pc, #444]	@ (8005ad4 <_strtod_l+0x58c>)
 8005918:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800591c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005920:	f7fa fdda 	bl	80004d8 <__aeabi_dmul>
 8005924:	4682      	mov	sl, r0
 8005926:	9808      	ldr	r0, [sp, #32]
 8005928:	468b      	mov	fp, r1
 800592a:	f7fa fd5b 	bl	80003e4 <__aeabi_ui2d>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4650      	mov	r0, sl
 8005934:	4659      	mov	r1, fp
 8005936:	f7fa fc19 	bl	800016c <__adddf3>
 800593a:	2d0f      	cmp	r5, #15
 800593c:	4682      	mov	sl, r0
 800593e:	468b      	mov	fp, r1
 8005940:	ddd7      	ble.n	80058f2 <_strtod_l+0x3aa>
 8005942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005944:	1b2c      	subs	r4, r5, r4
 8005946:	441c      	add	r4, r3
 8005948:	2c00      	cmp	r4, #0
 800594a:	f340 8096 	ble.w	8005a7a <_strtod_l+0x532>
 800594e:	f014 030f 	ands.w	r3, r4, #15
 8005952:	d00a      	beq.n	800596a <_strtod_l+0x422>
 8005954:	495f      	ldr	r1, [pc, #380]	@ (8005ad4 <_strtod_l+0x58c>)
 8005956:	4652      	mov	r2, sl
 8005958:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800595c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005960:	465b      	mov	r3, fp
 8005962:	f7fa fdb9 	bl	80004d8 <__aeabi_dmul>
 8005966:	4682      	mov	sl, r0
 8005968:	468b      	mov	fp, r1
 800596a:	f034 040f 	bics.w	r4, r4, #15
 800596e:	d073      	beq.n	8005a58 <_strtod_l+0x510>
 8005970:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005974:	dd48      	ble.n	8005a08 <_strtod_l+0x4c0>
 8005976:	2400      	movs	r4, #0
 8005978:	46a0      	mov	r8, r4
 800597a:	46a1      	mov	r9, r4
 800597c:	940a      	str	r4, [sp, #40]	@ 0x28
 800597e:	2322      	movs	r3, #34	@ 0x22
 8005980:	f04f 0a00 	mov.w	sl, #0
 8005984:	9a05      	ldr	r2, [sp, #20]
 8005986:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8005acc <_strtod_l+0x584>
 800598a:	6013      	str	r3, [r2, #0]
 800598c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800598e:	2b00      	cmp	r3, #0
 8005990:	f43f ae13 	beq.w	80055ba <_strtod_l+0x72>
 8005994:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005996:	9805      	ldr	r0, [sp, #20]
 8005998:	f7ff f94c 	bl	8004c34 <_Bfree>
 800599c:	4649      	mov	r1, r9
 800599e:	9805      	ldr	r0, [sp, #20]
 80059a0:	f7ff f948 	bl	8004c34 <_Bfree>
 80059a4:	4641      	mov	r1, r8
 80059a6:	9805      	ldr	r0, [sp, #20]
 80059a8:	f7ff f944 	bl	8004c34 <_Bfree>
 80059ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059ae:	9805      	ldr	r0, [sp, #20]
 80059b0:	f7ff f940 	bl	8004c34 <_Bfree>
 80059b4:	4621      	mov	r1, r4
 80059b6:	9805      	ldr	r0, [sp, #20]
 80059b8:	f7ff f93c 	bl	8004c34 <_Bfree>
 80059bc:	e5fd      	b.n	80055ba <_strtod_l+0x72>
 80059be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80059c4:	4293      	cmp	r3, r2
 80059c6:	dbbc      	blt.n	8005942 <_strtod_l+0x3fa>
 80059c8:	4c42      	ldr	r4, [pc, #264]	@ (8005ad4 <_strtod_l+0x58c>)
 80059ca:	f1c5 050f 	rsb	r5, r5, #15
 80059ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80059d2:	4652      	mov	r2, sl
 80059d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059d8:	465b      	mov	r3, fp
 80059da:	f7fa fd7d 	bl	80004d8 <__aeabi_dmul>
 80059de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059e0:	1b5d      	subs	r5, r3, r5
 80059e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80059e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80059ea:	e791      	b.n	8005910 <_strtod_l+0x3c8>
 80059ec:	3316      	adds	r3, #22
 80059ee:	dba8      	blt.n	8005942 <_strtod_l+0x3fa>
 80059f0:	4b38      	ldr	r3, [pc, #224]	@ (8005ad4 <_strtod_l+0x58c>)
 80059f2:	eba9 0808 	sub.w	r8, r9, r8
 80059f6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80059fa:	4650      	mov	r0, sl
 80059fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005a00:	4659      	mov	r1, fp
 8005a02:	f7fa fe93 	bl	800072c <__aeabi_ddiv>
 8005a06:	e760      	b.n	80058ca <_strtod_l+0x382>
 8005a08:	4b33      	ldr	r3, [pc, #204]	@ (8005ad8 <_strtod_l+0x590>)
 8005a0a:	4650      	mov	r0, sl
 8005a0c:	9308      	str	r3, [sp, #32]
 8005a0e:	2300      	movs	r3, #0
 8005a10:	4659      	mov	r1, fp
 8005a12:	461e      	mov	r6, r3
 8005a14:	1124      	asrs	r4, r4, #4
 8005a16:	2c01      	cmp	r4, #1
 8005a18:	dc21      	bgt.n	8005a5e <_strtod_l+0x516>
 8005a1a:	b10b      	cbz	r3, 8005a20 <_strtod_l+0x4d8>
 8005a1c:	4682      	mov	sl, r0
 8005a1e:	468b      	mov	fp, r1
 8005a20:	492d      	ldr	r1, [pc, #180]	@ (8005ad8 <_strtod_l+0x590>)
 8005a22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005a26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005a2a:	4652      	mov	r2, sl
 8005a2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a30:	465b      	mov	r3, fp
 8005a32:	f7fa fd51 	bl	80004d8 <__aeabi_dmul>
 8005a36:	4b25      	ldr	r3, [pc, #148]	@ (8005acc <_strtod_l+0x584>)
 8005a38:	460a      	mov	r2, r1
 8005a3a:	400b      	ands	r3, r1
 8005a3c:	4927      	ldr	r1, [pc, #156]	@ (8005adc <_strtod_l+0x594>)
 8005a3e:	4682      	mov	sl, r0
 8005a40:	428b      	cmp	r3, r1
 8005a42:	d898      	bhi.n	8005976 <_strtod_l+0x42e>
 8005a44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005a48:	428b      	cmp	r3, r1
 8005a4a:	bf86      	itte	hi
 8005a4c:	f04f 3aff 	movhi.w	sl, #4294967295
 8005a50:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8005ae0 <_strtod_l+0x598>
 8005a54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005a58:	2300      	movs	r3, #0
 8005a5a:	9308      	str	r3, [sp, #32]
 8005a5c:	e07a      	b.n	8005b54 <_strtod_l+0x60c>
 8005a5e:	07e2      	lsls	r2, r4, #31
 8005a60:	d505      	bpl.n	8005a6e <_strtod_l+0x526>
 8005a62:	9b08      	ldr	r3, [sp, #32]
 8005a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a68:	f7fa fd36 	bl	80004d8 <__aeabi_dmul>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	9a08      	ldr	r2, [sp, #32]
 8005a70:	3601      	adds	r6, #1
 8005a72:	3208      	adds	r2, #8
 8005a74:	1064      	asrs	r4, r4, #1
 8005a76:	9208      	str	r2, [sp, #32]
 8005a78:	e7cd      	b.n	8005a16 <_strtod_l+0x4ce>
 8005a7a:	d0ed      	beq.n	8005a58 <_strtod_l+0x510>
 8005a7c:	4264      	negs	r4, r4
 8005a7e:	f014 020f 	ands.w	r2, r4, #15
 8005a82:	d00a      	beq.n	8005a9a <_strtod_l+0x552>
 8005a84:	4b13      	ldr	r3, [pc, #76]	@ (8005ad4 <_strtod_l+0x58c>)
 8005a86:	4650      	mov	r0, sl
 8005a88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a8c:	4659      	mov	r1, fp
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f7fa fe4b 	bl	800072c <__aeabi_ddiv>
 8005a96:	4682      	mov	sl, r0
 8005a98:	468b      	mov	fp, r1
 8005a9a:	1124      	asrs	r4, r4, #4
 8005a9c:	d0dc      	beq.n	8005a58 <_strtod_l+0x510>
 8005a9e:	2c1f      	cmp	r4, #31
 8005aa0:	dd20      	ble.n	8005ae4 <_strtod_l+0x59c>
 8005aa2:	2400      	movs	r4, #0
 8005aa4:	46a0      	mov	r8, r4
 8005aa6:	46a1      	mov	r9, r4
 8005aa8:	940a      	str	r4, [sp, #40]	@ 0x28
 8005aaa:	2322      	movs	r3, #34	@ 0x22
 8005aac:	9a05      	ldr	r2, [sp, #20]
 8005aae:	f04f 0a00 	mov.w	sl, #0
 8005ab2:	f04f 0b00 	mov.w	fp, #0
 8005ab6:	6013      	str	r3, [r2, #0]
 8005ab8:	e768      	b.n	800598c <_strtod_l+0x444>
 8005aba:	bf00      	nop
 8005abc:	0800745f 	.word	0x0800745f
 8005ac0:	08007674 	.word	0x08007674
 8005ac4:	08007457 	.word	0x08007457
 8005ac8:	0800748e 	.word	0x0800748e
 8005acc:	7ff00000 	.word	0x7ff00000
 8005ad0:	0800781d 	.word	0x0800781d
 8005ad4:	080075a8 	.word	0x080075a8
 8005ad8:	08007580 	.word	0x08007580
 8005adc:	7ca00000 	.word	0x7ca00000
 8005ae0:	7fefffff 	.word	0x7fefffff
 8005ae4:	f014 0310 	ands.w	r3, r4, #16
 8005ae8:	bf18      	it	ne
 8005aea:	236a      	movne	r3, #106	@ 0x6a
 8005aec:	4650      	mov	r0, sl
 8005aee:	9308      	str	r3, [sp, #32]
 8005af0:	4659      	mov	r1, fp
 8005af2:	2300      	movs	r3, #0
 8005af4:	4ea9      	ldr	r6, [pc, #676]	@ (8005d9c <_strtod_l+0x854>)
 8005af6:	07e2      	lsls	r2, r4, #31
 8005af8:	d504      	bpl.n	8005b04 <_strtod_l+0x5bc>
 8005afa:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005afe:	f7fa fceb 	bl	80004d8 <__aeabi_dmul>
 8005b02:	2301      	movs	r3, #1
 8005b04:	1064      	asrs	r4, r4, #1
 8005b06:	f106 0608 	add.w	r6, r6, #8
 8005b0a:	d1f4      	bne.n	8005af6 <_strtod_l+0x5ae>
 8005b0c:	b10b      	cbz	r3, 8005b12 <_strtod_l+0x5ca>
 8005b0e:	4682      	mov	sl, r0
 8005b10:	468b      	mov	fp, r1
 8005b12:	9b08      	ldr	r3, [sp, #32]
 8005b14:	b1b3      	cbz	r3, 8005b44 <_strtod_l+0x5fc>
 8005b16:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005b1a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	4659      	mov	r1, fp
 8005b22:	dd0f      	ble.n	8005b44 <_strtod_l+0x5fc>
 8005b24:	2b1f      	cmp	r3, #31
 8005b26:	dd57      	ble.n	8005bd8 <_strtod_l+0x690>
 8005b28:	2b34      	cmp	r3, #52	@ 0x34
 8005b2a:	bfd8      	it	le
 8005b2c:	f04f 33ff 	movle.w	r3, #4294967295
 8005b30:	f04f 0a00 	mov.w	sl, #0
 8005b34:	bfcf      	iteee	gt
 8005b36:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005b3a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005b3e:	4093      	lslle	r3, r2
 8005b40:	ea03 0b01 	andle.w	fp, r3, r1
 8005b44:	2200      	movs	r2, #0
 8005b46:	2300      	movs	r3, #0
 8005b48:	4650      	mov	r0, sl
 8005b4a:	4659      	mov	r1, fp
 8005b4c:	f7fa ff2c 	bl	80009a8 <__aeabi_dcmpeq>
 8005b50:	2800      	cmp	r0, #0
 8005b52:	d1a6      	bne.n	8005aa2 <_strtod_l+0x55a>
 8005b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b56:	463a      	mov	r2, r7
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005b5c:	462b      	mov	r3, r5
 8005b5e:	9805      	ldr	r0, [sp, #20]
 8005b60:	f7ff f8d0 	bl	8004d04 <__s2b>
 8005b64:	900a      	str	r0, [sp, #40]	@ 0x28
 8005b66:	2800      	cmp	r0, #0
 8005b68:	f43f af05 	beq.w	8005976 <_strtod_l+0x42e>
 8005b6c:	2400      	movs	r4, #0
 8005b6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b70:	eba9 0308 	sub.w	r3, r9, r8
 8005b74:	2a00      	cmp	r2, #0
 8005b76:	bfa8      	it	ge
 8005b78:	2300      	movge	r3, #0
 8005b7a:	46a0      	mov	r8, r4
 8005b7c:	9312      	str	r3, [sp, #72]	@ 0x48
 8005b7e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005b82:	9316      	str	r3, [sp, #88]	@ 0x58
 8005b84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b86:	9805      	ldr	r0, [sp, #20]
 8005b88:	6859      	ldr	r1, [r3, #4]
 8005b8a:	f7ff f813 	bl	8004bb4 <_Balloc>
 8005b8e:	4681      	mov	r9, r0
 8005b90:	2800      	cmp	r0, #0
 8005b92:	f43f aef4 	beq.w	800597e <_strtod_l+0x436>
 8005b96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b98:	300c      	adds	r0, #12
 8005b9a:	691a      	ldr	r2, [r3, #16]
 8005b9c:	f103 010c 	add.w	r1, r3, #12
 8005ba0:	3202      	adds	r2, #2
 8005ba2:	0092      	lsls	r2, r2, #2
 8005ba4:	f000 fd66 	bl	8006674 <memcpy>
 8005ba8:	ab1c      	add	r3, sp, #112	@ 0x70
 8005baa:	9301      	str	r3, [sp, #4]
 8005bac:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	4652      	mov	r2, sl
 8005bb2:	465b      	mov	r3, fp
 8005bb4:	9805      	ldr	r0, [sp, #20]
 8005bb6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005bba:	f7ff fbd5 	bl	8005368 <__d2b>
 8005bbe:	901a      	str	r0, [sp, #104]	@ 0x68
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	f43f aedc 	beq.w	800597e <_strtod_l+0x436>
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	9805      	ldr	r0, [sp, #20]
 8005bca:	f7ff f931 	bl	8004e30 <__i2b>
 8005bce:	4680      	mov	r8, r0
 8005bd0:	b948      	cbnz	r0, 8005be6 <_strtod_l+0x69e>
 8005bd2:	f04f 0800 	mov.w	r8, #0
 8005bd6:	e6d2      	b.n	800597e <_strtod_l+0x436>
 8005bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005be0:	ea03 0a0a 	and.w	sl, r3, sl
 8005be4:	e7ae      	b.n	8005b44 <_strtod_l+0x5fc>
 8005be6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005be8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005bea:	2d00      	cmp	r5, #0
 8005bec:	bfab      	itete	ge
 8005bee:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005bf0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005bf2:	18ef      	addge	r7, r5, r3
 8005bf4:	1b5e      	sublt	r6, r3, r5
 8005bf6:	9b08      	ldr	r3, [sp, #32]
 8005bf8:	bfa8      	it	ge
 8005bfa:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005bfc:	eba5 0503 	sub.w	r5, r5, r3
 8005c00:	4415      	add	r5, r2
 8005c02:	4b67      	ldr	r3, [pc, #412]	@ (8005da0 <_strtod_l+0x858>)
 8005c04:	f105 35ff 	add.w	r5, r5, #4294967295
 8005c08:	bfb8      	it	lt
 8005c0a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005c0c:	429d      	cmp	r5, r3
 8005c0e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005c12:	da50      	bge.n	8005cb6 <_strtod_l+0x76e>
 8005c14:	1b5b      	subs	r3, r3, r5
 8005c16:	2b1f      	cmp	r3, #31
 8005c18:	f04f 0101 	mov.w	r1, #1
 8005c1c:	eba2 0203 	sub.w	r2, r2, r3
 8005c20:	dc3d      	bgt.n	8005c9e <_strtod_l+0x756>
 8005c22:	fa01 f303 	lsl.w	r3, r1, r3
 8005c26:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005c28:	2300      	movs	r3, #0
 8005c2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8005c2c:	18bd      	adds	r5, r7, r2
 8005c2e:	9b08      	ldr	r3, [sp, #32]
 8005c30:	42af      	cmp	r7, r5
 8005c32:	4416      	add	r6, r2
 8005c34:	441e      	add	r6, r3
 8005c36:	463b      	mov	r3, r7
 8005c38:	bfa8      	it	ge
 8005c3a:	462b      	movge	r3, r5
 8005c3c:	42b3      	cmp	r3, r6
 8005c3e:	bfa8      	it	ge
 8005c40:	4633      	movge	r3, r6
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	bfc2      	ittt	gt
 8005c46:	1aed      	subgt	r5, r5, r3
 8005c48:	1af6      	subgt	r6, r6, r3
 8005c4a:	1aff      	subgt	r7, r7, r3
 8005c4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	dd16      	ble.n	8005c80 <_strtod_l+0x738>
 8005c52:	4641      	mov	r1, r8
 8005c54:	461a      	mov	r2, r3
 8005c56:	9805      	ldr	r0, [sp, #20]
 8005c58:	f7ff f9a8 	bl	8004fac <__pow5mult>
 8005c5c:	4680      	mov	r8, r0
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	d0b7      	beq.n	8005bd2 <_strtod_l+0x68a>
 8005c62:	4601      	mov	r1, r0
 8005c64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005c66:	9805      	ldr	r0, [sp, #20]
 8005c68:	f7ff f8f8 	bl	8004e5c <__multiply>
 8005c6c:	900e      	str	r0, [sp, #56]	@ 0x38
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	f43f ae85 	beq.w	800597e <_strtod_l+0x436>
 8005c74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005c76:	9805      	ldr	r0, [sp, #20]
 8005c78:	f7fe ffdc 	bl	8004c34 <_Bfree>
 8005c7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c80:	2d00      	cmp	r5, #0
 8005c82:	dc1d      	bgt.n	8005cc0 <_strtod_l+0x778>
 8005c84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	dd23      	ble.n	8005cd2 <_strtod_l+0x78a>
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005c8e:	9805      	ldr	r0, [sp, #20]
 8005c90:	f7ff f98c 	bl	8004fac <__pow5mult>
 8005c94:	4681      	mov	r9, r0
 8005c96:	b9e0      	cbnz	r0, 8005cd2 <_strtod_l+0x78a>
 8005c98:	f04f 0900 	mov.w	r9, #0
 8005c9c:	e66f      	b.n	800597e <_strtod_l+0x436>
 8005c9e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005ca2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005ca6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005caa:	35e2      	adds	r5, #226	@ 0xe2
 8005cac:	fa01 f305 	lsl.w	r3, r1, r5
 8005cb0:	9310      	str	r3, [sp, #64]	@ 0x40
 8005cb2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005cb4:	e7ba      	b.n	8005c2c <_strtod_l+0x6e4>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	9310      	str	r3, [sp, #64]	@ 0x40
 8005cba:	2301      	movs	r3, #1
 8005cbc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cbe:	e7b5      	b.n	8005c2c <_strtod_l+0x6e4>
 8005cc0:	462a      	mov	r2, r5
 8005cc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005cc4:	9805      	ldr	r0, [sp, #20]
 8005cc6:	f7ff f9cb 	bl	8005060 <__lshift>
 8005cca:	901a      	str	r0, [sp, #104]	@ 0x68
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	d1d9      	bne.n	8005c84 <_strtod_l+0x73c>
 8005cd0:	e655      	b.n	800597e <_strtod_l+0x436>
 8005cd2:	2e00      	cmp	r6, #0
 8005cd4:	dd07      	ble.n	8005ce6 <_strtod_l+0x79e>
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	4632      	mov	r2, r6
 8005cda:	9805      	ldr	r0, [sp, #20]
 8005cdc:	f7ff f9c0 	bl	8005060 <__lshift>
 8005ce0:	4681      	mov	r9, r0
 8005ce2:	2800      	cmp	r0, #0
 8005ce4:	d0d8      	beq.n	8005c98 <_strtod_l+0x750>
 8005ce6:	2f00      	cmp	r7, #0
 8005ce8:	dd08      	ble.n	8005cfc <_strtod_l+0x7b4>
 8005cea:	4641      	mov	r1, r8
 8005cec:	463a      	mov	r2, r7
 8005cee:	9805      	ldr	r0, [sp, #20]
 8005cf0:	f7ff f9b6 	bl	8005060 <__lshift>
 8005cf4:	4680      	mov	r8, r0
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	f43f ae41 	beq.w	800597e <_strtod_l+0x436>
 8005cfc:	464a      	mov	r2, r9
 8005cfe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d00:	9805      	ldr	r0, [sp, #20]
 8005d02:	f7ff fa35 	bl	8005170 <__mdiff>
 8005d06:	4604      	mov	r4, r0
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	f43f ae38 	beq.w	800597e <_strtod_l+0x436>
 8005d0e:	68c3      	ldr	r3, [r0, #12]
 8005d10:	4641      	mov	r1, r8
 8005d12:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005d14:	2300      	movs	r3, #0
 8005d16:	60c3      	str	r3, [r0, #12]
 8005d18:	f7ff fa0e 	bl	8005138 <__mcmp>
 8005d1c:	2800      	cmp	r0, #0
 8005d1e:	da45      	bge.n	8005dac <_strtod_l+0x864>
 8005d20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d22:	ea53 030a 	orrs.w	r3, r3, sl
 8005d26:	d16b      	bne.n	8005e00 <_strtod_l+0x8b8>
 8005d28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d167      	bne.n	8005e00 <_strtod_l+0x8b8>
 8005d30:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005d34:	0d1b      	lsrs	r3, r3, #20
 8005d36:	051b      	lsls	r3, r3, #20
 8005d38:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005d3c:	d960      	bls.n	8005e00 <_strtod_l+0x8b8>
 8005d3e:	6963      	ldr	r3, [r4, #20]
 8005d40:	b913      	cbnz	r3, 8005d48 <_strtod_l+0x800>
 8005d42:	6923      	ldr	r3, [r4, #16]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	dd5b      	ble.n	8005e00 <_strtod_l+0x8b8>
 8005d48:	4621      	mov	r1, r4
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	9805      	ldr	r0, [sp, #20]
 8005d4e:	f7ff f987 	bl	8005060 <__lshift>
 8005d52:	4641      	mov	r1, r8
 8005d54:	4604      	mov	r4, r0
 8005d56:	f7ff f9ef 	bl	8005138 <__mcmp>
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	dd50      	ble.n	8005e00 <_strtod_l+0x8b8>
 8005d5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005d62:	9a08      	ldr	r2, [sp, #32]
 8005d64:	0d1b      	lsrs	r3, r3, #20
 8005d66:	051b      	lsls	r3, r3, #20
 8005d68:	2a00      	cmp	r2, #0
 8005d6a:	d06a      	beq.n	8005e42 <_strtod_l+0x8fa>
 8005d6c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005d70:	d867      	bhi.n	8005e42 <_strtod_l+0x8fa>
 8005d72:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005d76:	f67f ae98 	bls.w	8005aaa <_strtod_l+0x562>
 8005d7a:	4650      	mov	r0, sl
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	4b09      	ldr	r3, [pc, #36]	@ (8005da4 <_strtod_l+0x85c>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	f7fa fba9 	bl	80004d8 <__aeabi_dmul>
 8005d86:	4b08      	ldr	r3, [pc, #32]	@ (8005da8 <_strtod_l+0x860>)
 8005d88:	4682      	mov	sl, r0
 8005d8a:	400b      	ands	r3, r1
 8005d8c:	468b      	mov	fp, r1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f47f ae00 	bne.w	8005994 <_strtod_l+0x44c>
 8005d94:	2322      	movs	r3, #34	@ 0x22
 8005d96:	9a05      	ldr	r2, [sp, #20]
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	e5fb      	b.n	8005994 <_strtod_l+0x44c>
 8005d9c:	080076a0 	.word	0x080076a0
 8005da0:	fffffc02 	.word	0xfffffc02
 8005da4:	39500000 	.word	0x39500000
 8005da8:	7ff00000 	.word	0x7ff00000
 8005dac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005db0:	d165      	bne.n	8005e7e <_strtod_l+0x936>
 8005db2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005db4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005db8:	b35a      	cbz	r2, 8005e12 <_strtod_l+0x8ca>
 8005dba:	4a99      	ldr	r2, [pc, #612]	@ (8006020 <_strtod_l+0xad8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d12b      	bne.n	8005e18 <_strtod_l+0x8d0>
 8005dc0:	9b08      	ldr	r3, [sp, #32]
 8005dc2:	4651      	mov	r1, sl
 8005dc4:	b303      	cbz	r3, 8005e08 <_strtod_l+0x8c0>
 8005dc6:	465a      	mov	r2, fp
 8005dc8:	4b96      	ldr	r3, [pc, #600]	@ (8006024 <_strtod_l+0xadc>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd4:	d81b      	bhi.n	8005e0e <_strtod_l+0x8c6>
 8005dd6:	0d1b      	lsrs	r3, r3, #20
 8005dd8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8005de0:	4299      	cmp	r1, r3
 8005de2:	d119      	bne.n	8005e18 <_strtod_l+0x8d0>
 8005de4:	4b90      	ldr	r3, [pc, #576]	@ (8006028 <_strtod_l+0xae0>)
 8005de6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d102      	bne.n	8005df2 <_strtod_l+0x8aa>
 8005dec:	3101      	adds	r1, #1
 8005dee:	f43f adc6 	beq.w	800597e <_strtod_l+0x436>
 8005df2:	f04f 0a00 	mov.w	sl, #0
 8005df6:	4b8b      	ldr	r3, [pc, #556]	@ (8006024 <_strtod_l+0xadc>)
 8005df8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dfa:	401a      	ands	r2, r3
 8005dfc:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005e00:	9b08      	ldr	r3, [sp, #32]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1b9      	bne.n	8005d7a <_strtod_l+0x832>
 8005e06:	e5c5      	b.n	8005994 <_strtod_l+0x44c>
 8005e08:	f04f 33ff 	mov.w	r3, #4294967295
 8005e0c:	e7e8      	b.n	8005de0 <_strtod_l+0x898>
 8005e0e:	4613      	mov	r3, r2
 8005e10:	e7e6      	b.n	8005de0 <_strtod_l+0x898>
 8005e12:	ea53 030a 	orrs.w	r3, r3, sl
 8005e16:	d0a2      	beq.n	8005d5e <_strtod_l+0x816>
 8005e18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005e1a:	b1db      	cbz	r3, 8005e54 <_strtod_l+0x90c>
 8005e1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e1e:	4213      	tst	r3, r2
 8005e20:	d0ee      	beq.n	8005e00 <_strtod_l+0x8b8>
 8005e22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e24:	4650      	mov	r0, sl
 8005e26:	4659      	mov	r1, fp
 8005e28:	9a08      	ldr	r2, [sp, #32]
 8005e2a:	b1bb      	cbz	r3, 8005e5c <_strtod_l+0x914>
 8005e2c:	f7ff fb68 	bl	8005500 <sulp>
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e38:	f7fa f998 	bl	800016c <__adddf3>
 8005e3c:	4682      	mov	sl, r0
 8005e3e:	468b      	mov	fp, r1
 8005e40:	e7de      	b.n	8005e00 <_strtod_l+0x8b8>
 8005e42:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005e46:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005e4a:	f04f 3aff 	mov.w	sl, #4294967295
 8005e4e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005e52:	e7d5      	b.n	8005e00 <_strtod_l+0x8b8>
 8005e54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e56:	ea13 0f0a 	tst.w	r3, sl
 8005e5a:	e7e1      	b.n	8005e20 <_strtod_l+0x8d8>
 8005e5c:	f7ff fb50 	bl	8005500 <sulp>
 8005e60:	4602      	mov	r2, r0
 8005e62:	460b      	mov	r3, r1
 8005e64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e68:	f7fa f97e 	bl	8000168 <__aeabi_dsub>
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2300      	movs	r3, #0
 8005e70:	4682      	mov	sl, r0
 8005e72:	468b      	mov	fp, r1
 8005e74:	f7fa fd98 	bl	80009a8 <__aeabi_dcmpeq>
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	d0c1      	beq.n	8005e00 <_strtod_l+0x8b8>
 8005e7c:	e615      	b.n	8005aaa <_strtod_l+0x562>
 8005e7e:	4641      	mov	r1, r8
 8005e80:	4620      	mov	r0, r4
 8005e82:	f7ff fac9 	bl	8005418 <__ratio>
 8005e86:	2200      	movs	r2, #0
 8005e88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005e8c:	4606      	mov	r6, r0
 8005e8e:	460f      	mov	r7, r1
 8005e90:	f7fa fd9e 	bl	80009d0 <__aeabi_dcmple>
 8005e94:	2800      	cmp	r0, #0
 8005e96:	d06d      	beq.n	8005f74 <_strtod_l+0xa2c>
 8005e98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d178      	bne.n	8005f90 <_strtod_l+0xa48>
 8005e9e:	f1ba 0f00 	cmp.w	sl, #0
 8005ea2:	d156      	bne.n	8005f52 <_strtod_l+0xa0a>
 8005ea4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ea6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d158      	bne.n	8005f60 <_strtod_l+0xa18>
 8005eae:	2200      	movs	r2, #0
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	4b5d      	ldr	r3, [pc, #372]	@ (800602c <_strtod_l+0xae4>)
 8005eb6:	f7fa fd81 	bl	80009bc <__aeabi_dcmplt>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	d157      	bne.n	8005f6e <_strtod_l+0xa26>
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	4639      	mov	r1, r7
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	4b5a      	ldr	r3, [pc, #360]	@ (8006030 <_strtod_l+0xae8>)
 8005ec6:	f7fa fb07 	bl	80004d8 <__aeabi_dmul>
 8005eca:	4606      	mov	r6, r0
 8005ecc:	460f      	mov	r7, r1
 8005ece:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005ed2:	9606      	str	r6, [sp, #24]
 8005ed4:	9307      	str	r3, [sp, #28]
 8005ed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eda:	4d52      	ldr	r5, [pc, #328]	@ (8006024 <_strtod_l+0xadc>)
 8005edc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005ee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ee2:	401d      	ands	r5, r3
 8005ee4:	4b53      	ldr	r3, [pc, #332]	@ (8006034 <_strtod_l+0xaec>)
 8005ee6:	429d      	cmp	r5, r3
 8005ee8:	f040 80aa 	bne.w	8006040 <_strtod_l+0xaf8>
 8005eec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005eee:	4650      	mov	r0, sl
 8005ef0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005ef4:	4659      	mov	r1, fp
 8005ef6:	f7ff f9cf 	bl	8005298 <__ulp>
 8005efa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005efe:	f7fa faeb 	bl	80004d8 <__aeabi_dmul>
 8005f02:	4652      	mov	r2, sl
 8005f04:	465b      	mov	r3, fp
 8005f06:	f7fa f931 	bl	800016c <__adddf3>
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	4945      	ldr	r1, [pc, #276]	@ (8006024 <_strtod_l+0xadc>)
 8005f0e:	4a4a      	ldr	r2, [pc, #296]	@ (8006038 <_strtod_l+0xaf0>)
 8005f10:	4019      	ands	r1, r3
 8005f12:	4291      	cmp	r1, r2
 8005f14:	4682      	mov	sl, r0
 8005f16:	d942      	bls.n	8005f9e <_strtod_l+0xa56>
 8005f18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f1a:	4b43      	ldr	r3, [pc, #268]	@ (8006028 <_strtod_l+0xae0>)
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d103      	bne.n	8005f28 <_strtod_l+0x9e0>
 8005f20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f22:	3301      	adds	r3, #1
 8005f24:	f43f ad2b 	beq.w	800597e <_strtod_l+0x436>
 8005f28:	f04f 3aff 	mov.w	sl, #4294967295
 8005f2c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8006028 <_strtod_l+0xae0>
 8005f30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005f32:	9805      	ldr	r0, [sp, #20]
 8005f34:	f7fe fe7e 	bl	8004c34 <_Bfree>
 8005f38:	4649      	mov	r1, r9
 8005f3a:	9805      	ldr	r0, [sp, #20]
 8005f3c:	f7fe fe7a 	bl	8004c34 <_Bfree>
 8005f40:	4641      	mov	r1, r8
 8005f42:	9805      	ldr	r0, [sp, #20]
 8005f44:	f7fe fe76 	bl	8004c34 <_Bfree>
 8005f48:	4621      	mov	r1, r4
 8005f4a:	9805      	ldr	r0, [sp, #20]
 8005f4c:	f7fe fe72 	bl	8004c34 <_Bfree>
 8005f50:	e618      	b.n	8005b84 <_strtod_l+0x63c>
 8005f52:	f1ba 0f01 	cmp.w	sl, #1
 8005f56:	d103      	bne.n	8005f60 <_strtod_l+0xa18>
 8005f58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f43f ada5 	beq.w	8005aaa <_strtod_l+0x562>
 8005f60:	2200      	movs	r2, #0
 8005f62:	4b36      	ldr	r3, [pc, #216]	@ (800603c <_strtod_l+0xaf4>)
 8005f64:	2600      	movs	r6, #0
 8005f66:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f6a:	4f30      	ldr	r7, [pc, #192]	@ (800602c <_strtod_l+0xae4>)
 8005f6c:	e7b3      	b.n	8005ed6 <_strtod_l+0x98e>
 8005f6e:	2600      	movs	r6, #0
 8005f70:	4f2f      	ldr	r7, [pc, #188]	@ (8006030 <_strtod_l+0xae8>)
 8005f72:	e7ac      	b.n	8005ece <_strtod_l+0x986>
 8005f74:	4630      	mov	r0, r6
 8005f76:	4639      	mov	r1, r7
 8005f78:	4b2d      	ldr	r3, [pc, #180]	@ (8006030 <_strtod_l+0xae8>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f7fa faac 	bl	80004d8 <__aeabi_dmul>
 8005f80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f82:	4606      	mov	r6, r0
 8005f84:	460f      	mov	r7, r1
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0a1      	beq.n	8005ece <_strtod_l+0x986>
 8005f8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005f8e:	e7a2      	b.n	8005ed6 <_strtod_l+0x98e>
 8005f90:	2200      	movs	r2, #0
 8005f92:	4b26      	ldr	r3, [pc, #152]	@ (800602c <_strtod_l+0xae4>)
 8005f94:	4616      	mov	r6, r2
 8005f96:	461f      	mov	r7, r3
 8005f98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f9c:	e79b      	b.n	8005ed6 <_strtod_l+0x98e>
 8005f9e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005fa2:	9b08      	ldr	r3, [sp, #32]
 8005fa4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1c1      	bne.n	8005f30 <_strtod_l+0x9e8>
 8005fac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005fb0:	0d1b      	lsrs	r3, r3, #20
 8005fb2:	051b      	lsls	r3, r3, #20
 8005fb4:	429d      	cmp	r5, r3
 8005fb6:	d1bb      	bne.n	8005f30 <_strtod_l+0x9e8>
 8005fb8:	4630      	mov	r0, r6
 8005fba:	4639      	mov	r1, r7
 8005fbc:	f7fa fdd4 	bl	8000b68 <__aeabi_d2lz>
 8005fc0:	f7fa fa5c 	bl	800047c <__aeabi_l2d>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4630      	mov	r0, r6
 8005fca:	4639      	mov	r1, r7
 8005fcc:	f7fa f8cc 	bl	8000168 <__aeabi_dsub>
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005fd8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fde:	ea46 060a 	orr.w	r6, r6, sl
 8005fe2:	431e      	orrs	r6, r3
 8005fe4:	d069      	beq.n	80060ba <_strtod_l+0xb72>
 8005fe6:	a30a      	add	r3, pc, #40	@ (adr r3, 8006010 <_strtod_l+0xac8>)
 8005fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fec:	f7fa fce6 	bl	80009bc <__aeabi_dcmplt>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	f47f accf 	bne.w	8005994 <_strtod_l+0x44c>
 8005ff6:	a308      	add	r3, pc, #32	@ (adr r3, 8006018 <_strtod_l+0xad0>)
 8005ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006000:	f7fa fcfa 	bl	80009f8 <__aeabi_dcmpgt>
 8006004:	2800      	cmp	r0, #0
 8006006:	d093      	beq.n	8005f30 <_strtod_l+0x9e8>
 8006008:	e4c4      	b.n	8005994 <_strtod_l+0x44c>
 800600a:	bf00      	nop
 800600c:	f3af 8000 	nop.w
 8006010:	94a03595 	.word	0x94a03595
 8006014:	3fdfffff 	.word	0x3fdfffff
 8006018:	35afe535 	.word	0x35afe535
 800601c:	3fe00000 	.word	0x3fe00000
 8006020:	000fffff 	.word	0x000fffff
 8006024:	7ff00000 	.word	0x7ff00000
 8006028:	7fefffff 	.word	0x7fefffff
 800602c:	3ff00000 	.word	0x3ff00000
 8006030:	3fe00000 	.word	0x3fe00000
 8006034:	7fe00000 	.word	0x7fe00000
 8006038:	7c9fffff 	.word	0x7c9fffff
 800603c:	bff00000 	.word	0xbff00000
 8006040:	9b08      	ldr	r3, [sp, #32]
 8006042:	b323      	cbz	r3, 800608e <_strtod_l+0xb46>
 8006044:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006048:	d821      	bhi.n	800608e <_strtod_l+0xb46>
 800604a:	a327      	add	r3, pc, #156	@ (adr r3, 80060e8 <_strtod_l+0xba0>)
 800604c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006050:	4630      	mov	r0, r6
 8006052:	4639      	mov	r1, r7
 8006054:	f7fa fcbc 	bl	80009d0 <__aeabi_dcmple>
 8006058:	b1a0      	cbz	r0, 8006084 <_strtod_l+0xb3c>
 800605a:	4639      	mov	r1, r7
 800605c:	4630      	mov	r0, r6
 800605e:	f7fa fd13 	bl	8000a88 <__aeabi_d2uiz>
 8006062:	2801      	cmp	r0, #1
 8006064:	bf38      	it	cc
 8006066:	2001      	movcc	r0, #1
 8006068:	f7fa f9bc 	bl	80003e4 <__aeabi_ui2d>
 800606c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800606e:	4606      	mov	r6, r0
 8006070:	460f      	mov	r7, r1
 8006072:	b9fb      	cbnz	r3, 80060b4 <_strtod_l+0xb6c>
 8006074:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006078:	9014      	str	r0, [sp, #80]	@ 0x50
 800607a:	9315      	str	r3, [sp, #84]	@ 0x54
 800607c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006080:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006084:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006086:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800608a:	1b5b      	subs	r3, r3, r5
 800608c:	9311      	str	r3, [sp, #68]	@ 0x44
 800608e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006092:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006096:	f7ff f8ff 	bl	8005298 <__ulp>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4650      	mov	r0, sl
 80060a0:	4659      	mov	r1, fp
 80060a2:	f7fa fa19 	bl	80004d8 <__aeabi_dmul>
 80060a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80060aa:	f7fa f85f 	bl	800016c <__adddf3>
 80060ae:	4682      	mov	sl, r0
 80060b0:	468b      	mov	fp, r1
 80060b2:	e776      	b.n	8005fa2 <_strtod_l+0xa5a>
 80060b4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80060b8:	e7e0      	b.n	800607c <_strtod_l+0xb34>
 80060ba:	a30d      	add	r3, pc, #52	@ (adr r3, 80060f0 <_strtod_l+0xba8>)
 80060bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c0:	f7fa fc7c 	bl	80009bc <__aeabi_dcmplt>
 80060c4:	e79e      	b.n	8006004 <_strtod_l+0xabc>
 80060c6:	2300      	movs	r3, #0
 80060c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80060cc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80060ce:	6013      	str	r3, [r2, #0]
 80060d0:	f7ff ba77 	b.w	80055c2 <_strtod_l+0x7a>
 80060d4:	2a65      	cmp	r2, #101	@ 0x65
 80060d6:	f43f ab6e 	beq.w	80057b6 <_strtod_l+0x26e>
 80060da:	2a45      	cmp	r2, #69	@ 0x45
 80060dc:	f43f ab6b 	beq.w	80057b6 <_strtod_l+0x26e>
 80060e0:	2301      	movs	r3, #1
 80060e2:	f7ff bba6 	b.w	8005832 <_strtod_l+0x2ea>
 80060e6:	bf00      	nop
 80060e8:	ffc00000 	.word	0xffc00000
 80060ec:	41dfffff 	.word	0x41dfffff
 80060f0:	94a03595 	.word	0x94a03595
 80060f4:	3fcfffff 	.word	0x3fcfffff

080060f8 <_strtod_r>:
 80060f8:	4b01      	ldr	r3, [pc, #4]	@ (8006100 <_strtod_r+0x8>)
 80060fa:	f7ff ba25 	b.w	8005548 <_strtod_l>
 80060fe:	bf00      	nop
 8006100:	20000068 	.word	0x20000068

08006104 <_strtol_l.constprop.0>:
 8006104:	2b24      	cmp	r3, #36	@ 0x24
 8006106:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800610a:	4686      	mov	lr, r0
 800610c:	4690      	mov	r8, r2
 800610e:	d801      	bhi.n	8006114 <_strtol_l.constprop.0+0x10>
 8006110:	2b01      	cmp	r3, #1
 8006112:	d106      	bne.n	8006122 <_strtol_l.constprop.0+0x1e>
 8006114:	f7fd fdbe 	bl	8003c94 <__errno>
 8006118:	2316      	movs	r3, #22
 800611a:	6003      	str	r3, [r0, #0]
 800611c:	2000      	movs	r0, #0
 800611e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006122:	460d      	mov	r5, r1
 8006124:	4833      	ldr	r0, [pc, #204]	@ (80061f4 <_strtol_l.constprop.0+0xf0>)
 8006126:	462a      	mov	r2, r5
 8006128:	f815 4b01 	ldrb.w	r4, [r5], #1
 800612c:	5d06      	ldrb	r6, [r0, r4]
 800612e:	f016 0608 	ands.w	r6, r6, #8
 8006132:	d1f8      	bne.n	8006126 <_strtol_l.constprop.0+0x22>
 8006134:	2c2d      	cmp	r4, #45	@ 0x2d
 8006136:	d12d      	bne.n	8006194 <_strtol_l.constprop.0+0x90>
 8006138:	2601      	movs	r6, #1
 800613a:	782c      	ldrb	r4, [r5, #0]
 800613c:	1c95      	adds	r5, r2, #2
 800613e:	f033 0210 	bics.w	r2, r3, #16
 8006142:	d109      	bne.n	8006158 <_strtol_l.constprop.0+0x54>
 8006144:	2c30      	cmp	r4, #48	@ 0x30
 8006146:	d12a      	bne.n	800619e <_strtol_l.constprop.0+0x9a>
 8006148:	782a      	ldrb	r2, [r5, #0]
 800614a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800614e:	2a58      	cmp	r2, #88	@ 0x58
 8006150:	d125      	bne.n	800619e <_strtol_l.constprop.0+0x9a>
 8006152:	2310      	movs	r3, #16
 8006154:	786c      	ldrb	r4, [r5, #1]
 8006156:	3502      	adds	r5, #2
 8006158:	2200      	movs	r2, #0
 800615a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800615e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006162:	fbbc f9f3 	udiv	r9, ip, r3
 8006166:	4610      	mov	r0, r2
 8006168:	fb03 ca19 	mls	sl, r3, r9, ip
 800616c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006170:	2f09      	cmp	r7, #9
 8006172:	d81b      	bhi.n	80061ac <_strtol_l.constprop.0+0xa8>
 8006174:	463c      	mov	r4, r7
 8006176:	42a3      	cmp	r3, r4
 8006178:	dd27      	ble.n	80061ca <_strtol_l.constprop.0+0xc6>
 800617a:	1c57      	adds	r7, r2, #1
 800617c:	d007      	beq.n	800618e <_strtol_l.constprop.0+0x8a>
 800617e:	4581      	cmp	r9, r0
 8006180:	d320      	bcc.n	80061c4 <_strtol_l.constprop.0+0xc0>
 8006182:	d101      	bne.n	8006188 <_strtol_l.constprop.0+0x84>
 8006184:	45a2      	cmp	sl, r4
 8006186:	db1d      	blt.n	80061c4 <_strtol_l.constprop.0+0xc0>
 8006188:	2201      	movs	r2, #1
 800618a:	fb00 4003 	mla	r0, r0, r3, r4
 800618e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006192:	e7eb      	b.n	800616c <_strtol_l.constprop.0+0x68>
 8006194:	2c2b      	cmp	r4, #43	@ 0x2b
 8006196:	bf04      	itt	eq
 8006198:	782c      	ldrbeq	r4, [r5, #0]
 800619a:	1c95      	addeq	r5, r2, #2
 800619c:	e7cf      	b.n	800613e <_strtol_l.constprop.0+0x3a>
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1da      	bne.n	8006158 <_strtol_l.constprop.0+0x54>
 80061a2:	2c30      	cmp	r4, #48	@ 0x30
 80061a4:	bf0c      	ite	eq
 80061a6:	2308      	moveq	r3, #8
 80061a8:	230a      	movne	r3, #10
 80061aa:	e7d5      	b.n	8006158 <_strtol_l.constprop.0+0x54>
 80061ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80061b0:	2f19      	cmp	r7, #25
 80061b2:	d801      	bhi.n	80061b8 <_strtol_l.constprop.0+0xb4>
 80061b4:	3c37      	subs	r4, #55	@ 0x37
 80061b6:	e7de      	b.n	8006176 <_strtol_l.constprop.0+0x72>
 80061b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80061bc:	2f19      	cmp	r7, #25
 80061be:	d804      	bhi.n	80061ca <_strtol_l.constprop.0+0xc6>
 80061c0:	3c57      	subs	r4, #87	@ 0x57
 80061c2:	e7d8      	b.n	8006176 <_strtol_l.constprop.0+0x72>
 80061c4:	f04f 32ff 	mov.w	r2, #4294967295
 80061c8:	e7e1      	b.n	800618e <_strtol_l.constprop.0+0x8a>
 80061ca:	1c53      	adds	r3, r2, #1
 80061cc:	d108      	bne.n	80061e0 <_strtol_l.constprop.0+0xdc>
 80061ce:	2322      	movs	r3, #34	@ 0x22
 80061d0:	4660      	mov	r0, ip
 80061d2:	f8ce 3000 	str.w	r3, [lr]
 80061d6:	f1b8 0f00 	cmp.w	r8, #0
 80061da:	d0a0      	beq.n	800611e <_strtol_l.constprop.0+0x1a>
 80061dc:	1e69      	subs	r1, r5, #1
 80061de:	e006      	b.n	80061ee <_strtol_l.constprop.0+0xea>
 80061e0:	b106      	cbz	r6, 80061e4 <_strtol_l.constprop.0+0xe0>
 80061e2:	4240      	negs	r0, r0
 80061e4:	f1b8 0f00 	cmp.w	r8, #0
 80061e8:	d099      	beq.n	800611e <_strtol_l.constprop.0+0x1a>
 80061ea:	2a00      	cmp	r2, #0
 80061ec:	d1f6      	bne.n	80061dc <_strtol_l.constprop.0+0xd8>
 80061ee:	f8c8 1000 	str.w	r1, [r8]
 80061f2:	e794      	b.n	800611e <_strtol_l.constprop.0+0x1a>
 80061f4:	080076c9 	.word	0x080076c9

080061f8 <_strtol_r>:
 80061f8:	f7ff bf84 	b.w	8006104 <_strtol_l.constprop.0>

080061fc <__ssputs_r>:
 80061fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006200:	461f      	mov	r7, r3
 8006202:	688e      	ldr	r6, [r1, #8]
 8006204:	4682      	mov	sl, r0
 8006206:	42be      	cmp	r6, r7
 8006208:	460c      	mov	r4, r1
 800620a:	4690      	mov	r8, r2
 800620c:	680b      	ldr	r3, [r1, #0]
 800620e:	d82d      	bhi.n	800626c <__ssputs_r+0x70>
 8006210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006214:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006218:	d026      	beq.n	8006268 <__ssputs_r+0x6c>
 800621a:	6965      	ldr	r5, [r4, #20]
 800621c:	6909      	ldr	r1, [r1, #16]
 800621e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006222:	eba3 0901 	sub.w	r9, r3, r1
 8006226:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800622a:	1c7b      	adds	r3, r7, #1
 800622c:	444b      	add	r3, r9
 800622e:	106d      	asrs	r5, r5, #1
 8006230:	429d      	cmp	r5, r3
 8006232:	bf38      	it	cc
 8006234:	461d      	movcc	r5, r3
 8006236:	0553      	lsls	r3, r2, #21
 8006238:	d527      	bpl.n	800628a <__ssputs_r+0x8e>
 800623a:	4629      	mov	r1, r5
 800623c:	f7fe fc2e 	bl	8004a9c <_malloc_r>
 8006240:	4606      	mov	r6, r0
 8006242:	b360      	cbz	r0, 800629e <__ssputs_r+0xa2>
 8006244:	464a      	mov	r2, r9
 8006246:	6921      	ldr	r1, [r4, #16]
 8006248:	f000 fa14 	bl	8006674 <memcpy>
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006256:	81a3      	strh	r3, [r4, #12]
 8006258:	6126      	str	r6, [r4, #16]
 800625a:	444e      	add	r6, r9
 800625c:	6026      	str	r6, [r4, #0]
 800625e:	463e      	mov	r6, r7
 8006260:	6165      	str	r5, [r4, #20]
 8006262:	eba5 0509 	sub.w	r5, r5, r9
 8006266:	60a5      	str	r5, [r4, #8]
 8006268:	42be      	cmp	r6, r7
 800626a:	d900      	bls.n	800626e <__ssputs_r+0x72>
 800626c:	463e      	mov	r6, r7
 800626e:	4632      	mov	r2, r6
 8006270:	4641      	mov	r1, r8
 8006272:	6820      	ldr	r0, [r4, #0]
 8006274:	f000 f9c2 	bl	80065fc <memmove>
 8006278:	2000      	movs	r0, #0
 800627a:	68a3      	ldr	r3, [r4, #8]
 800627c:	1b9b      	subs	r3, r3, r6
 800627e:	60a3      	str	r3, [r4, #8]
 8006280:	6823      	ldr	r3, [r4, #0]
 8006282:	4433      	add	r3, r6
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800628a:	462a      	mov	r2, r5
 800628c:	f000 fd83 	bl	8006d96 <_realloc_r>
 8006290:	4606      	mov	r6, r0
 8006292:	2800      	cmp	r0, #0
 8006294:	d1e0      	bne.n	8006258 <__ssputs_r+0x5c>
 8006296:	4650      	mov	r0, sl
 8006298:	6921      	ldr	r1, [r4, #16]
 800629a:	f7fe fb8d 	bl	80049b8 <_free_r>
 800629e:	230c      	movs	r3, #12
 80062a0:	f8ca 3000 	str.w	r3, [sl]
 80062a4:	89a3      	ldrh	r3, [r4, #12]
 80062a6:	f04f 30ff 	mov.w	r0, #4294967295
 80062aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ae:	81a3      	strh	r3, [r4, #12]
 80062b0:	e7e9      	b.n	8006286 <__ssputs_r+0x8a>
	...

080062b4 <_svfiprintf_r>:
 80062b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b8:	4698      	mov	r8, r3
 80062ba:	898b      	ldrh	r3, [r1, #12]
 80062bc:	4607      	mov	r7, r0
 80062be:	061b      	lsls	r3, r3, #24
 80062c0:	460d      	mov	r5, r1
 80062c2:	4614      	mov	r4, r2
 80062c4:	b09d      	sub	sp, #116	@ 0x74
 80062c6:	d510      	bpl.n	80062ea <_svfiprintf_r+0x36>
 80062c8:	690b      	ldr	r3, [r1, #16]
 80062ca:	b973      	cbnz	r3, 80062ea <_svfiprintf_r+0x36>
 80062cc:	2140      	movs	r1, #64	@ 0x40
 80062ce:	f7fe fbe5 	bl	8004a9c <_malloc_r>
 80062d2:	6028      	str	r0, [r5, #0]
 80062d4:	6128      	str	r0, [r5, #16]
 80062d6:	b930      	cbnz	r0, 80062e6 <_svfiprintf_r+0x32>
 80062d8:	230c      	movs	r3, #12
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295
 80062e0:	b01d      	add	sp, #116	@ 0x74
 80062e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e6:	2340      	movs	r3, #64	@ 0x40
 80062e8:	616b      	str	r3, [r5, #20]
 80062ea:	2300      	movs	r3, #0
 80062ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ee:	2320      	movs	r3, #32
 80062f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062f4:	2330      	movs	r3, #48	@ 0x30
 80062f6:	f04f 0901 	mov.w	r9, #1
 80062fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80062fe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006498 <_svfiprintf_r+0x1e4>
 8006302:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006306:	4623      	mov	r3, r4
 8006308:	469a      	mov	sl, r3
 800630a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800630e:	b10a      	cbz	r2, 8006314 <_svfiprintf_r+0x60>
 8006310:	2a25      	cmp	r2, #37	@ 0x25
 8006312:	d1f9      	bne.n	8006308 <_svfiprintf_r+0x54>
 8006314:	ebba 0b04 	subs.w	fp, sl, r4
 8006318:	d00b      	beq.n	8006332 <_svfiprintf_r+0x7e>
 800631a:	465b      	mov	r3, fp
 800631c:	4622      	mov	r2, r4
 800631e:	4629      	mov	r1, r5
 8006320:	4638      	mov	r0, r7
 8006322:	f7ff ff6b 	bl	80061fc <__ssputs_r>
 8006326:	3001      	adds	r0, #1
 8006328:	f000 80a7 	beq.w	800647a <_svfiprintf_r+0x1c6>
 800632c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800632e:	445a      	add	r2, fp
 8006330:	9209      	str	r2, [sp, #36]	@ 0x24
 8006332:	f89a 3000 	ldrb.w	r3, [sl]
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 809f 	beq.w	800647a <_svfiprintf_r+0x1c6>
 800633c:	2300      	movs	r3, #0
 800633e:	f04f 32ff 	mov.w	r2, #4294967295
 8006342:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006346:	f10a 0a01 	add.w	sl, sl, #1
 800634a:	9304      	str	r3, [sp, #16]
 800634c:	9307      	str	r3, [sp, #28]
 800634e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006352:	931a      	str	r3, [sp, #104]	@ 0x68
 8006354:	4654      	mov	r4, sl
 8006356:	2205      	movs	r2, #5
 8006358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800635c:	484e      	ldr	r0, [pc, #312]	@ (8006498 <_svfiprintf_r+0x1e4>)
 800635e:	f7fd fcc6 	bl	8003cee <memchr>
 8006362:	9a04      	ldr	r2, [sp, #16]
 8006364:	b9d8      	cbnz	r0, 800639e <_svfiprintf_r+0xea>
 8006366:	06d0      	lsls	r0, r2, #27
 8006368:	bf44      	itt	mi
 800636a:	2320      	movmi	r3, #32
 800636c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006370:	0711      	lsls	r1, r2, #28
 8006372:	bf44      	itt	mi
 8006374:	232b      	movmi	r3, #43	@ 0x2b
 8006376:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800637a:	f89a 3000 	ldrb.w	r3, [sl]
 800637e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006380:	d015      	beq.n	80063ae <_svfiprintf_r+0xfa>
 8006382:	4654      	mov	r4, sl
 8006384:	2000      	movs	r0, #0
 8006386:	f04f 0c0a 	mov.w	ip, #10
 800638a:	9a07      	ldr	r2, [sp, #28]
 800638c:	4621      	mov	r1, r4
 800638e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006392:	3b30      	subs	r3, #48	@ 0x30
 8006394:	2b09      	cmp	r3, #9
 8006396:	d94b      	bls.n	8006430 <_svfiprintf_r+0x17c>
 8006398:	b1b0      	cbz	r0, 80063c8 <_svfiprintf_r+0x114>
 800639a:	9207      	str	r2, [sp, #28]
 800639c:	e014      	b.n	80063c8 <_svfiprintf_r+0x114>
 800639e:	eba0 0308 	sub.w	r3, r0, r8
 80063a2:	fa09 f303 	lsl.w	r3, r9, r3
 80063a6:	4313      	orrs	r3, r2
 80063a8:	46a2      	mov	sl, r4
 80063aa:	9304      	str	r3, [sp, #16]
 80063ac:	e7d2      	b.n	8006354 <_svfiprintf_r+0xa0>
 80063ae:	9b03      	ldr	r3, [sp, #12]
 80063b0:	1d19      	adds	r1, r3, #4
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	9103      	str	r1, [sp, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	bfbb      	ittet	lt
 80063ba:	425b      	neglt	r3, r3
 80063bc:	f042 0202 	orrlt.w	r2, r2, #2
 80063c0:	9307      	strge	r3, [sp, #28]
 80063c2:	9307      	strlt	r3, [sp, #28]
 80063c4:	bfb8      	it	lt
 80063c6:	9204      	strlt	r2, [sp, #16]
 80063c8:	7823      	ldrb	r3, [r4, #0]
 80063ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80063cc:	d10a      	bne.n	80063e4 <_svfiprintf_r+0x130>
 80063ce:	7863      	ldrb	r3, [r4, #1]
 80063d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063d2:	d132      	bne.n	800643a <_svfiprintf_r+0x186>
 80063d4:	9b03      	ldr	r3, [sp, #12]
 80063d6:	3402      	adds	r4, #2
 80063d8:	1d1a      	adds	r2, r3, #4
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	9203      	str	r2, [sp, #12]
 80063de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063e2:	9305      	str	r3, [sp, #20]
 80063e4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800649c <_svfiprintf_r+0x1e8>
 80063e8:	2203      	movs	r2, #3
 80063ea:	4650      	mov	r0, sl
 80063ec:	7821      	ldrb	r1, [r4, #0]
 80063ee:	f7fd fc7e 	bl	8003cee <memchr>
 80063f2:	b138      	cbz	r0, 8006404 <_svfiprintf_r+0x150>
 80063f4:	2240      	movs	r2, #64	@ 0x40
 80063f6:	9b04      	ldr	r3, [sp, #16]
 80063f8:	eba0 000a 	sub.w	r0, r0, sl
 80063fc:	4082      	lsls	r2, r0
 80063fe:	4313      	orrs	r3, r2
 8006400:	3401      	adds	r4, #1
 8006402:	9304      	str	r3, [sp, #16]
 8006404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006408:	2206      	movs	r2, #6
 800640a:	4825      	ldr	r0, [pc, #148]	@ (80064a0 <_svfiprintf_r+0x1ec>)
 800640c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006410:	f7fd fc6d 	bl	8003cee <memchr>
 8006414:	2800      	cmp	r0, #0
 8006416:	d036      	beq.n	8006486 <_svfiprintf_r+0x1d2>
 8006418:	4b22      	ldr	r3, [pc, #136]	@ (80064a4 <_svfiprintf_r+0x1f0>)
 800641a:	bb1b      	cbnz	r3, 8006464 <_svfiprintf_r+0x1b0>
 800641c:	9b03      	ldr	r3, [sp, #12]
 800641e:	3307      	adds	r3, #7
 8006420:	f023 0307 	bic.w	r3, r3, #7
 8006424:	3308      	adds	r3, #8
 8006426:	9303      	str	r3, [sp, #12]
 8006428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642a:	4433      	add	r3, r6
 800642c:	9309      	str	r3, [sp, #36]	@ 0x24
 800642e:	e76a      	b.n	8006306 <_svfiprintf_r+0x52>
 8006430:	460c      	mov	r4, r1
 8006432:	2001      	movs	r0, #1
 8006434:	fb0c 3202 	mla	r2, ip, r2, r3
 8006438:	e7a8      	b.n	800638c <_svfiprintf_r+0xd8>
 800643a:	2300      	movs	r3, #0
 800643c:	f04f 0c0a 	mov.w	ip, #10
 8006440:	4619      	mov	r1, r3
 8006442:	3401      	adds	r4, #1
 8006444:	9305      	str	r3, [sp, #20]
 8006446:	4620      	mov	r0, r4
 8006448:	f810 2b01 	ldrb.w	r2, [r0], #1
 800644c:	3a30      	subs	r2, #48	@ 0x30
 800644e:	2a09      	cmp	r2, #9
 8006450:	d903      	bls.n	800645a <_svfiprintf_r+0x1a6>
 8006452:	2b00      	cmp	r3, #0
 8006454:	d0c6      	beq.n	80063e4 <_svfiprintf_r+0x130>
 8006456:	9105      	str	r1, [sp, #20]
 8006458:	e7c4      	b.n	80063e4 <_svfiprintf_r+0x130>
 800645a:	4604      	mov	r4, r0
 800645c:	2301      	movs	r3, #1
 800645e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006462:	e7f0      	b.n	8006446 <_svfiprintf_r+0x192>
 8006464:	ab03      	add	r3, sp, #12
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	462a      	mov	r2, r5
 800646a:	4638      	mov	r0, r7
 800646c:	4b0e      	ldr	r3, [pc, #56]	@ (80064a8 <_svfiprintf_r+0x1f4>)
 800646e:	a904      	add	r1, sp, #16
 8006470:	f7fc fc96 	bl	8002da0 <_printf_float>
 8006474:	1c42      	adds	r2, r0, #1
 8006476:	4606      	mov	r6, r0
 8006478:	d1d6      	bne.n	8006428 <_svfiprintf_r+0x174>
 800647a:	89ab      	ldrh	r3, [r5, #12]
 800647c:	065b      	lsls	r3, r3, #25
 800647e:	f53f af2d 	bmi.w	80062dc <_svfiprintf_r+0x28>
 8006482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006484:	e72c      	b.n	80062e0 <_svfiprintf_r+0x2c>
 8006486:	ab03      	add	r3, sp, #12
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	462a      	mov	r2, r5
 800648c:	4638      	mov	r0, r7
 800648e:	4b06      	ldr	r3, [pc, #24]	@ (80064a8 <_svfiprintf_r+0x1f4>)
 8006490:	a904      	add	r1, sp, #16
 8006492:	f7fc ff23 	bl	80032dc <_printf_i>
 8006496:	e7ed      	b.n	8006474 <_svfiprintf_r+0x1c0>
 8006498:	080077c9 	.word	0x080077c9
 800649c:	080077cf 	.word	0x080077cf
 80064a0:	080077d3 	.word	0x080077d3
 80064a4:	08002da1 	.word	0x08002da1
 80064a8:	080061fd 	.word	0x080061fd

080064ac <__sflush_r>:
 80064ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b2:	0716      	lsls	r6, r2, #28
 80064b4:	4605      	mov	r5, r0
 80064b6:	460c      	mov	r4, r1
 80064b8:	d454      	bmi.n	8006564 <__sflush_r+0xb8>
 80064ba:	684b      	ldr	r3, [r1, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	dc02      	bgt.n	80064c6 <__sflush_r+0x1a>
 80064c0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	dd48      	ble.n	8006558 <__sflush_r+0xac>
 80064c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064c8:	2e00      	cmp	r6, #0
 80064ca:	d045      	beq.n	8006558 <__sflush_r+0xac>
 80064cc:	2300      	movs	r3, #0
 80064ce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064d2:	682f      	ldr	r7, [r5, #0]
 80064d4:	6a21      	ldr	r1, [r4, #32]
 80064d6:	602b      	str	r3, [r5, #0]
 80064d8:	d030      	beq.n	800653c <__sflush_r+0x90>
 80064da:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064dc:	89a3      	ldrh	r3, [r4, #12]
 80064de:	0759      	lsls	r1, r3, #29
 80064e0:	d505      	bpl.n	80064ee <__sflush_r+0x42>
 80064e2:	6863      	ldr	r3, [r4, #4]
 80064e4:	1ad2      	subs	r2, r2, r3
 80064e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064e8:	b10b      	cbz	r3, 80064ee <__sflush_r+0x42>
 80064ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064ec:	1ad2      	subs	r2, r2, r3
 80064ee:	2300      	movs	r3, #0
 80064f0:	4628      	mov	r0, r5
 80064f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064f4:	6a21      	ldr	r1, [r4, #32]
 80064f6:	47b0      	blx	r6
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	89a3      	ldrh	r3, [r4, #12]
 80064fc:	d106      	bne.n	800650c <__sflush_r+0x60>
 80064fe:	6829      	ldr	r1, [r5, #0]
 8006500:	291d      	cmp	r1, #29
 8006502:	d82b      	bhi.n	800655c <__sflush_r+0xb0>
 8006504:	4a28      	ldr	r2, [pc, #160]	@ (80065a8 <__sflush_r+0xfc>)
 8006506:	410a      	asrs	r2, r1
 8006508:	07d6      	lsls	r6, r2, #31
 800650a:	d427      	bmi.n	800655c <__sflush_r+0xb0>
 800650c:	2200      	movs	r2, #0
 800650e:	6062      	str	r2, [r4, #4]
 8006510:	6922      	ldr	r2, [r4, #16]
 8006512:	04d9      	lsls	r1, r3, #19
 8006514:	6022      	str	r2, [r4, #0]
 8006516:	d504      	bpl.n	8006522 <__sflush_r+0x76>
 8006518:	1c42      	adds	r2, r0, #1
 800651a:	d101      	bne.n	8006520 <__sflush_r+0x74>
 800651c:	682b      	ldr	r3, [r5, #0]
 800651e:	b903      	cbnz	r3, 8006522 <__sflush_r+0x76>
 8006520:	6560      	str	r0, [r4, #84]	@ 0x54
 8006522:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006524:	602f      	str	r7, [r5, #0]
 8006526:	b1b9      	cbz	r1, 8006558 <__sflush_r+0xac>
 8006528:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800652c:	4299      	cmp	r1, r3
 800652e:	d002      	beq.n	8006536 <__sflush_r+0x8a>
 8006530:	4628      	mov	r0, r5
 8006532:	f7fe fa41 	bl	80049b8 <_free_r>
 8006536:	2300      	movs	r3, #0
 8006538:	6363      	str	r3, [r4, #52]	@ 0x34
 800653a:	e00d      	b.n	8006558 <__sflush_r+0xac>
 800653c:	2301      	movs	r3, #1
 800653e:	4628      	mov	r0, r5
 8006540:	47b0      	blx	r6
 8006542:	4602      	mov	r2, r0
 8006544:	1c50      	adds	r0, r2, #1
 8006546:	d1c9      	bne.n	80064dc <__sflush_r+0x30>
 8006548:	682b      	ldr	r3, [r5, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d0c6      	beq.n	80064dc <__sflush_r+0x30>
 800654e:	2b1d      	cmp	r3, #29
 8006550:	d001      	beq.n	8006556 <__sflush_r+0xaa>
 8006552:	2b16      	cmp	r3, #22
 8006554:	d11d      	bne.n	8006592 <__sflush_r+0xe6>
 8006556:	602f      	str	r7, [r5, #0]
 8006558:	2000      	movs	r0, #0
 800655a:	e021      	b.n	80065a0 <__sflush_r+0xf4>
 800655c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006560:	b21b      	sxth	r3, r3
 8006562:	e01a      	b.n	800659a <__sflush_r+0xee>
 8006564:	690f      	ldr	r7, [r1, #16]
 8006566:	2f00      	cmp	r7, #0
 8006568:	d0f6      	beq.n	8006558 <__sflush_r+0xac>
 800656a:	0793      	lsls	r3, r2, #30
 800656c:	bf18      	it	ne
 800656e:	2300      	movne	r3, #0
 8006570:	680e      	ldr	r6, [r1, #0]
 8006572:	bf08      	it	eq
 8006574:	694b      	ldreq	r3, [r1, #20]
 8006576:	1bf6      	subs	r6, r6, r7
 8006578:	600f      	str	r7, [r1, #0]
 800657a:	608b      	str	r3, [r1, #8]
 800657c:	2e00      	cmp	r6, #0
 800657e:	ddeb      	ble.n	8006558 <__sflush_r+0xac>
 8006580:	4633      	mov	r3, r6
 8006582:	463a      	mov	r2, r7
 8006584:	4628      	mov	r0, r5
 8006586:	6a21      	ldr	r1, [r4, #32]
 8006588:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800658c:	47e0      	blx	ip
 800658e:	2800      	cmp	r0, #0
 8006590:	dc07      	bgt.n	80065a2 <__sflush_r+0xf6>
 8006592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006596:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800659a:	f04f 30ff 	mov.w	r0, #4294967295
 800659e:	81a3      	strh	r3, [r4, #12]
 80065a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065a2:	4407      	add	r7, r0
 80065a4:	1a36      	subs	r6, r6, r0
 80065a6:	e7e9      	b.n	800657c <__sflush_r+0xd0>
 80065a8:	dfbffffe 	.word	0xdfbffffe

080065ac <_fflush_r>:
 80065ac:	b538      	push	{r3, r4, r5, lr}
 80065ae:	690b      	ldr	r3, [r1, #16]
 80065b0:	4605      	mov	r5, r0
 80065b2:	460c      	mov	r4, r1
 80065b4:	b913      	cbnz	r3, 80065bc <_fflush_r+0x10>
 80065b6:	2500      	movs	r5, #0
 80065b8:	4628      	mov	r0, r5
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	b118      	cbz	r0, 80065c6 <_fflush_r+0x1a>
 80065be:	6a03      	ldr	r3, [r0, #32]
 80065c0:	b90b      	cbnz	r3, 80065c6 <_fflush_r+0x1a>
 80065c2:	f7fd fa47 	bl	8003a54 <__sinit>
 80065c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d0f3      	beq.n	80065b6 <_fflush_r+0xa>
 80065ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065d0:	07d0      	lsls	r0, r2, #31
 80065d2:	d404      	bmi.n	80065de <_fflush_r+0x32>
 80065d4:	0599      	lsls	r1, r3, #22
 80065d6:	d402      	bmi.n	80065de <_fflush_r+0x32>
 80065d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065da:	f7fd fb86 	bl	8003cea <__retarget_lock_acquire_recursive>
 80065de:	4628      	mov	r0, r5
 80065e0:	4621      	mov	r1, r4
 80065e2:	f7ff ff63 	bl	80064ac <__sflush_r>
 80065e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065e8:	4605      	mov	r5, r0
 80065ea:	07da      	lsls	r2, r3, #31
 80065ec:	d4e4      	bmi.n	80065b8 <_fflush_r+0xc>
 80065ee:	89a3      	ldrh	r3, [r4, #12]
 80065f0:	059b      	lsls	r3, r3, #22
 80065f2:	d4e1      	bmi.n	80065b8 <_fflush_r+0xc>
 80065f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065f6:	f7fd fb79 	bl	8003cec <__retarget_lock_release_recursive>
 80065fa:	e7dd      	b.n	80065b8 <_fflush_r+0xc>

080065fc <memmove>:
 80065fc:	4288      	cmp	r0, r1
 80065fe:	b510      	push	{r4, lr}
 8006600:	eb01 0402 	add.w	r4, r1, r2
 8006604:	d902      	bls.n	800660c <memmove+0x10>
 8006606:	4284      	cmp	r4, r0
 8006608:	4623      	mov	r3, r4
 800660a:	d807      	bhi.n	800661c <memmove+0x20>
 800660c:	1e43      	subs	r3, r0, #1
 800660e:	42a1      	cmp	r1, r4
 8006610:	d008      	beq.n	8006624 <memmove+0x28>
 8006612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006616:	f803 2f01 	strb.w	r2, [r3, #1]!
 800661a:	e7f8      	b.n	800660e <memmove+0x12>
 800661c:	4601      	mov	r1, r0
 800661e:	4402      	add	r2, r0
 8006620:	428a      	cmp	r2, r1
 8006622:	d100      	bne.n	8006626 <memmove+0x2a>
 8006624:	bd10      	pop	{r4, pc}
 8006626:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800662a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800662e:	e7f7      	b.n	8006620 <memmove+0x24>

08006630 <strncmp>:
 8006630:	b510      	push	{r4, lr}
 8006632:	b16a      	cbz	r2, 8006650 <strncmp+0x20>
 8006634:	3901      	subs	r1, #1
 8006636:	1884      	adds	r4, r0, r2
 8006638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800663c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006640:	429a      	cmp	r2, r3
 8006642:	d103      	bne.n	800664c <strncmp+0x1c>
 8006644:	42a0      	cmp	r0, r4
 8006646:	d001      	beq.n	800664c <strncmp+0x1c>
 8006648:	2a00      	cmp	r2, #0
 800664a:	d1f5      	bne.n	8006638 <strncmp+0x8>
 800664c:	1ad0      	subs	r0, r2, r3
 800664e:	bd10      	pop	{r4, pc}
 8006650:	4610      	mov	r0, r2
 8006652:	e7fc      	b.n	800664e <strncmp+0x1e>

08006654 <_sbrk_r>:
 8006654:	b538      	push	{r3, r4, r5, lr}
 8006656:	2300      	movs	r3, #0
 8006658:	4d05      	ldr	r5, [pc, #20]	@ (8006670 <_sbrk_r+0x1c>)
 800665a:	4604      	mov	r4, r0
 800665c:	4608      	mov	r0, r1
 800665e:	602b      	str	r3, [r5, #0]
 8006660:	f7fa fe88 	bl	8001374 <_sbrk>
 8006664:	1c43      	adds	r3, r0, #1
 8006666:	d102      	bne.n	800666e <_sbrk_r+0x1a>
 8006668:	682b      	ldr	r3, [r5, #0]
 800666a:	b103      	cbz	r3, 800666e <_sbrk_r+0x1a>
 800666c:	6023      	str	r3, [r4, #0]
 800666e:	bd38      	pop	{r3, r4, r5, pc}
 8006670:	20000400 	.word	0x20000400

08006674 <memcpy>:
 8006674:	440a      	add	r2, r1
 8006676:	4291      	cmp	r1, r2
 8006678:	f100 33ff 	add.w	r3, r0, #4294967295
 800667c:	d100      	bne.n	8006680 <memcpy+0xc>
 800667e:	4770      	bx	lr
 8006680:	b510      	push	{r4, lr}
 8006682:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006686:	4291      	cmp	r1, r2
 8006688:	f803 4f01 	strb.w	r4, [r3, #1]!
 800668c:	d1f9      	bne.n	8006682 <memcpy+0xe>
 800668e:	bd10      	pop	{r4, pc}

08006690 <nan>:
 8006690:	2000      	movs	r0, #0
 8006692:	4901      	ldr	r1, [pc, #4]	@ (8006698 <nan+0x8>)
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	7ff80000 	.word	0x7ff80000

0800669c <__assert_func>:
 800669c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800669e:	4614      	mov	r4, r2
 80066a0:	461a      	mov	r2, r3
 80066a2:	4b09      	ldr	r3, [pc, #36]	@ (80066c8 <__assert_func+0x2c>)
 80066a4:	4605      	mov	r5, r0
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68d8      	ldr	r0, [r3, #12]
 80066aa:	b954      	cbnz	r4, 80066c2 <__assert_func+0x26>
 80066ac:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <__assert_func+0x30>)
 80066ae:	461c      	mov	r4, r3
 80066b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80066b4:	9100      	str	r1, [sp, #0]
 80066b6:	462b      	mov	r3, r5
 80066b8:	4905      	ldr	r1, [pc, #20]	@ (80066d0 <__assert_func+0x34>)
 80066ba:	f000 fba7 	bl	8006e0c <fiprintf>
 80066be:	f000 fbb7 	bl	8006e30 <abort>
 80066c2:	4b04      	ldr	r3, [pc, #16]	@ (80066d4 <__assert_func+0x38>)
 80066c4:	e7f4      	b.n	80066b0 <__assert_func+0x14>
 80066c6:	bf00      	nop
 80066c8:	20000018 	.word	0x20000018
 80066cc:	0800781d 	.word	0x0800781d
 80066d0:	080077ef 	.word	0x080077ef
 80066d4:	080077e2 	.word	0x080077e2

080066d8 <_calloc_r>:
 80066d8:	b570      	push	{r4, r5, r6, lr}
 80066da:	fba1 5402 	umull	r5, r4, r1, r2
 80066de:	b93c      	cbnz	r4, 80066f0 <_calloc_r+0x18>
 80066e0:	4629      	mov	r1, r5
 80066e2:	f7fe f9db 	bl	8004a9c <_malloc_r>
 80066e6:	4606      	mov	r6, r0
 80066e8:	b928      	cbnz	r0, 80066f6 <_calloc_r+0x1e>
 80066ea:	2600      	movs	r6, #0
 80066ec:	4630      	mov	r0, r6
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	220c      	movs	r2, #12
 80066f2:	6002      	str	r2, [r0, #0]
 80066f4:	e7f9      	b.n	80066ea <_calloc_r+0x12>
 80066f6:	462a      	mov	r2, r5
 80066f8:	4621      	mov	r1, r4
 80066fa:	f7fd fa78 	bl	8003bee <memset>
 80066fe:	e7f5      	b.n	80066ec <_calloc_r+0x14>

08006700 <rshift>:
 8006700:	6903      	ldr	r3, [r0, #16]
 8006702:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006706:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800670a:	f100 0414 	add.w	r4, r0, #20
 800670e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006712:	dd46      	ble.n	80067a2 <rshift+0xa2>
 8006714:	f011 011f 	ands.w	r1, r1, #31
 8006718:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800671c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006720:	d10c      	bne.n	800673c <rshift+0x3c>
 8006722:	4629      	mov	r1, r5
 8006724:	f100 0710 	add.w	r7, r0, #16
 8006728:	42b1      	cmp	r1, r6
 800672a:	d335      	bcc.n	8006798 <rshift+0x98>
 800672c:	1a9b      	subs	r3, r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	1eea      	subs	r2, r5, #3
 8006732:	4296      	cmp	r6, r2
 8006734:	bf38      	it	cc
 8006736:	2300      	movcc	r3, #0
 8006738:	4423      	add	r3, r4
 800673a:	e015      	b.n	8006768 <rshift+0x68>
 800673c:	46a1      	mov	r9, r4
 800673e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006742:	f1c1 0820 	rsb	r8, r1, #32
 8006746:	40cf      	lsrs	r7, r1
 8006748:	f105 0e04 	add.w	lr, r5, #4
 800674c:	4576      	cmp	r6, lr
 800674e:	46f4      	mov	ip, lr
 8006750:	d816      	bhi.n	8006780 <rshift+0x80>
 8006752:	1a9a      	subs	r2, r3, r2
 8006754:	0092      	lsls	r2, r2, #2
 8006756:	3a04      	subs	r2, #4
 8006758:	3501      	adds	r5, #1
 800675a:	42ae      	cmp	r6, r5
 800675c:	bf38      	it	cc
 800675e:	2200      	movcc	r2, #0
 8006760:	18a3      	adds	r3, r4, r2
 8006762:	50a7      	str	r7, [r4, r2]
 8006764:	b107      	cbz	r7, 8006768 <rshift+0x68>
 8006766:	3304      	adds	r3, #4
 8006768:	42a3      	cmp	r3, r4
 800676a:	eba3 0204 	sub.w	r2, r3, r4
 800676e:	bf08      	it	eq
 8006770:	2300      	moveq	r3, #0
 8006772:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006776:	6102      	str	r2, [r0, #16]
 8006778:	bf08      	it	eq
 800677a:	6143      	streq	r3, [r0, #20]
 800677c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006780:	f8dc c000 	ldr.w	ip, [ip]
 8006784:	fa0c fc08 	lsl.w	ip, ip, r8
 8006788:	ea4c 0707 	orr.w	r7, ip, r7
 800678c:	f849 7b04 	str.w	r7, [r9], #4
 8006790:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006794:	40cf      	lsrs	r7, r1
 8006796:	e7d9      	b.n	800674c <rshift+0x4c>
 8006798:	f851 cb04 	ldr.w	ip, [r1], #4
 800679c:	f847 cf04 	str.w	ip, [r7, #4]!
 80067a0:	e7c2      	b.n	8006728 <rshift+0x28>
 80067a2:	4623      	mov	r3, r4
 80067a4:	e7e0      	b.n	8006768 <rshift+0x68>

080067a6 <__hexdig_fun>:
 80067a6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80067aa:	2b09      	cmp	r3, #9
 80067ac:	d802      	bhi.n	80067b4 <__hexdig_fun+0xe>
 80067ae:	3820      	subs	r0, #32
 80067b0:	b2c0      	uxtb	r0, r0
 80067b2:	4770      	bx	lr
 80067b4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80067b8:	2b05      	cmp	r3, #5
 80067ba:	d801      	bhi.n	80067c0 <__hexdig_fun+0x1a>
 80067bc:	3847      	subs	r0, #71	@ 0x47
 80067be:	e7f7      	b.n	80067b0 <__hexdig_fun+0xa>
 80067c0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80067c4:	2b05      	cmp	r3, #5
 80067c6:	d801      	bhi.n	80067cc <__hexdig_fun+0x26>
 80067c8:	3827      	subs	r0, #39	@ 0x27
 80067ca:	e7f1      	b.n	80067b0 <__hexdig_fun+0xa>
 80067cc:	2000      	movs	r0, #0
 80067ce:	4770      	bx	lr

080067d0 <__gethex>:
 80067d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d4:	468a      	mov	sl, r1
 80067d6:	4690      	mov	r8, r2
 80067d8:	b085      	sub	sp, #20
 80067da:	9302      	str	r3, [sp, #8]
 80067dc:	680b      	ldr	r3, [r1, #0]
 80067de:	9001      	str	r0, [sp, #4]
 80067e0:	1c9c      	adds	r4, r3, #2
 80067e2:	46a1      	mov	r9, r4
 80067e4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80067e8:	2830      	cmp	r0, #48	@ 0x30
 80067ea:	d0fa      	beq.n	80067e2 <__gethex+0x12>
 80067ec:	eba9 0303 	sub.w	r3, r9, r3
 80067f0:	f1a3 0b02 	sub.w	fp, r3, #2
 80067f4:	f7ff ffd7 	bl	80067a6 <__hexdig_fun>
 80067f8:	4605      	mov	r5, r0
 80067fa:	2800      	cmp	r0, #0
 80067fc:	d168      	bne.n	80068d0 <__gethex+0x100>
 80067fe:	2201      	movs	r2, #1
 8006800:	4648      	mov	r0, r9
 8006802:	499f      	ldr	r1, [pc, #636]	@ (8006a80 <__gethex+0x2b0>)
 8006804:	f7ff ff14 	bl	8006630 <strncmp>
 8006808:	4607      	mov	r7, r0
 800680a:	2800      	cmp	r0, #0
 800680c:	d167      	bne.n	80068de <__gethex+0x10e>
 800680e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006812:	4626      	mov	r6, r4
 8006814:	f7ff ffc7 	bl	80067a6 <__hexdig_fun>
 8006818:	2800      	cmp	r0, #0
 800681a:	d062      	beq.n	80068e2 <__gethex+0x112>
 800681c:	4623      	mov	r3, r4
 800681e:	7818      	ldrb	r0, [r3, #0]
 8006820:	4699      	mov	r9, r3
 8006822:	2830      	cmp	r0, #48	@ 0x30
 8006824:	f103 0301 	add.w	r3, r3, #1
 8006828:	d0f9      	beq.n	800681e <__gethex+0x4e>
 800682a:	f7ff ffbc 	bl	80067a6 <__hexdig_fun>
 800682e:	fab0 f580 	clz	r5, r0
 8006832:	f04f 0b01 	mov.w	fp, #1
 8006836:	096d      	lsrs	r5, r5, #5
 8006838:	464a      	mov	r2, r9
 800683a:	4616      	mov	r6, r2
 800683c:	7830      	ldrb	r0, [r6, #0]
 800683e:	3201      	adds	r2, #1
 8006840:	f7ff ffb1 	bl	80067a6 <__hexdig_fun>
 8006844:	2800      	cmp	r0, #0
 8006846:	d1f8      	bne.n	800683a <__gethex+0x6a>
 8006848:	2201      	movs	r2, #1
 800684a:	4630      	mov	r0, r6
 800684c:	498c      	ldr	r1, [pc, #560]	@ (8006a80 <__gethex+0x2b0>)
 800684e:	f7ff feef 	bl	8006630 <strncmp>
 8006852:	2800      	cmp	r0, #0
 8006854:	d13f      	bne.n	80068d6 <__gethex+0x106>
 8006856:	b944      	cbnz	r4, 800686a <__gethex+0x9a>
 8006858:	1c74      	adds	r4, r6, #1
 800685a:	4622      	mov	r2, r4
 800685c:	4616      	mov	r6, r2
 800685e:	7830      	ldrb	r0, [r6, #0]
 8006860:	3201      	adds	r2, #1
 8006862:	f7ff ffa0 	bl	80067a6 <__hexdig_fun>
 8006866:	2800      	cmp	r0, #0
 8006868:	d1f8      	bne.n	800685c <__gethex+0x8c>
 800686a:	1ba4      	subs	r4, r4, r6
 800686c:	00a7      	lsls	r7, r4, #2
 800686e:	7833      	ldrb	r3, [r6, #0]
 8006870:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006874:	2b50      	cmp	r3, #80	@ 0x50
 8006876:	d13e      	bne.n	80068f6 <__gethex+0x126>
 8006878:	7873      	ldrb	r3, [r6, #1]
 800687a:	2b2b      	cmp	r3, #43	@ 0x2b
 800687c:	d033      	beq.n	80068e6 <__gethex+0x116>
 800687e:	2b2d      	cmp	r3, #45	@ 0x2d
 8006880:	d034      	beq.n	80068ec <__gethex+0x11c>
 8006882:	2400      	movs	r4, #0
 8006884:	1c71      	adds	r1, r6, #1
 8006886:	7808      	ldrb	r0, [r1, #0]
 8006888:	f7ff ff8d 	bl	80067a6 <__hexdig_fun>
 800688c:	1e43      	subs	r3, r0, #1
 800688e:	b2db      	uxtb	r3, r3
 8006890:	2b18      	cmp	r3, #24
 8006892:	d830      	bhi.n	80068f6 <__gethex+0x126>
 8006894:	f1a0 0210 	sub.w	r2, r0, #16
 8006898:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800689c:	f7ff ff83 	bl	80067a6 <__hexdig_fun>
 80068a0:	f100 3cff 	add.w	ip, r0, #4294967295
 80068a4:	fa5f fc8c 	uxtb.w	ip, ip
 80068a8:	f1bc 0f18 	cmp.w	ip, #24
 80068ac:	f04f 030a 	mov.w	r3, #10
 80068b0:	d91e      	bls.n	80068f0 <__gethex+0x120>
 80068b2:	b104      	cbz	r4, 80068b6 <__gethex+0xe6>
 80068b4:	4252      	negs	r2, r2
 80068b6:	4417      	add	r7, r2
 80068b8:	f8ca 1000 	str.w	r1, [sl]
 80068bc:	b1ed      	cbz	r5, 80068fa <__gethex+0x12a>
 80068be:	f1bb 0f00 	cmp.w	fp, #0
 80068c2:	bf0c      	ite	eq
 80068c4:	2506      	moveq	r5, #6
 80068c6:	2500      	movne	r5, #0
 80068c8:	4628      	mov	r0, r5
 80068ca:	b005      	add	sp, #20
 80068cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d0:	2500      	movs	r5, #0
 80068d2:	462c      	mov	r4, r5
 80068d4:	e7b0      	b.n	8006838 <__gethex+0x68>
 80068d6:	2c00      	cmp	r4, #0
 80068d8:	d1c7      	bne.n	800686a <__gethex+0x9a>
 80068da:	4627      	mov	r7, r4
 80068dc:	e7c7      	b.n	800686e <__gethex+0x9e>
 80068de:	464e      	mov	r6, r9
 80068e0:	462f      	mov	r7, r5
 80068e2:	2501      	movs	r5, #1
 80068e4:	e7c3      	b.n	800686e <__gethex+0x9e>
 80068e6:	2400      	movs	r4, #0
 80068e8:	1cb1      	adds	r1, r6, #2
 80068ea:	e7cc      	b.n	8006886 <__gethex+0xb6>
 80068ec:	2401      	movs	r4, #1
 80068ee:	e7fb      	b.n	80068e8 <__gethex+0x118>
 80068f0:	fb03 0002 	mla	r0, r3, r2, r0
 80068f4:	e7ce      	b.n	8006894 <__gethex+0xc4>
 80068f6:	4631      	mov	r1, r6
 80068f8:	e7de      	b.n	80068b8 <__gethex+0xe8>
 80068fa:	4629      	mov	r1, r5
 80068fc:	eba6 0309 	sub.w	r3, r6, r9
 8006900:	3b01      	subs	r3, #1
 8006902:	2b07      	cmp	r3, #7
 8006904:	dc0a      	bgt.n	800691c <__gethex+0x14c>
 8006906:	9801      	ldr	r0, [sp, #4]
 8006908:	f7fe f954 	bl	8004bb4 <_Balloc>
 800690c:	4604      	mov	r4, r0
 800690e:	b940      	cbnz	r0, 8006922 <__gethex+0x152>
 8006910:	4602      	mov	r2, r0
 8006912:	21e4      	movs	r1, #228	@ 0xe4
 8006914:	4b5b      	ldr	r3, [pc, #364]	@ (8006a84 <__gethex+0x2b4>)
 8006916:	485c      	ldr	r0, [pc, #368]	@ (8006a88 <__gethex+0x2b8>)
 8006918:	f7ff fec0 	bl	800669c <__assert_func>
 800691c:	3101      	adds	r1, #1
 800691e:	105b      	asrs	r3, r3, #1
 8006920:	e7ef      	b.n	8006902 <__gethex+0x132>
 8006922:	2300      	movs	r3, #0
 8006924:	f100 0a14 	add.w	sl, r0, #20
 8006928:	4655      	mov	r5, sl
 800692a:	469b      	mov	fp, r3
 800692c:	45b1      	cmp	r9, r6
 800692e:	d337      	bcc.n	80069a0 <__gethex+0x1d0>
 8006930:	f845 bb04 	str.w	fp, [r5], #4
 8006934:	eba5 050a 	sub.w	r5, r5, sl
 8006938:	10ad      	asrs	r5, r5, #2
 800693a:	6125      	str	r5, [r4, #16]
 800693c:	4658      	mov	r0, fp
 800693e:	f7fe fa2b 	bl	8004d98 <__hi0bits>
 8006942:	016d      	lsls	r5, r5, #5
 8006944:	f8d8 6000 	ldr.w	r6, [r8]
 8006948:	1a2d      	subs	r5, r5, r0
 800694a:	42b5      	cmp	r5, r6
 800694c:	dd54      	ble.n	80069f8 <__gethex+0x228>
 800694e:	1bad      	subs	r5, r5, r6
 8006950:	4629      	mov	r1, r5
 8006952:	4620      	mov	r0, r4
 8006954:	f7fe fdb3 	bl	80054be <__any_on>
 8006958:	4681      	mov	r9, r0
 800695a:	b178      	cbz	r0, 800697c <__gethex+0x1ac>
 800695c:	f04f 0901 	mov.w	r9, #1
 8006960:	1e6b      	subs	r3, r5, #1
 8006962:	1159      	asrs	r1, r3, #5
 8006964:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006968:	f003 021f 	and.w	r2, r3, #31
 800696c:	fa09 f202 	lsl.w	r2, r9, r2
 8006970:	420a      	tst	r2, r1
 8006972:	d003      	beq.n	800697c <__gethex+0x1ac>
 8006974:	454b      	cmp	r3, r9
 8006976:	dc36      	bgt.n	80069e6 <__gethex+0x216>
 8006978:	f04f 0902 	mov.w	r9, #2
 800697c:	4629      	mov	r1, r5
 800697e:	4620      	mov	r0, r4
 8006980:	f7ff febe 	bl	8006700 <rshift>
 8006984:	442f      	add	r7, r5
 8006986:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800698a:	42bb      	cmp	r3, r7
 800698c:	da42      	bge.n	8006a14 <__gethex+0x244>
 800698e:	4621      	mov	r1, r4
 8006990:	9801      	ldr	r0, [sp, #4]
 8006992:	f7fe f94f 	bl	8004c34 <_Bfree>
 8006996:	2300      	movs	r3, #0
 8006998:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800699a:	25a3      	movs	r5, #163	@ 0xa3
 800699c:	6013      	str	r3, [r2, #0]
 800699e:	e793      	b.n	80068c8 <__gethex+0xf8>
 80069a0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80069a4:	2a2e      	cmp	r2, #46	@ 0x2e
 80069a6:	d012      	beq.n	80069ce <__gethex+0x1fe>
 80069a8:	2b20      	cmp	r3, #32
 80069aa:	d104      	bne.n	80069b6 <__gethex+0x1e6>
 80069ac:	f845 bb04 	str.w	fp, [r5], #4
 80069b0:	f04f 0b00 	mov.w	fp, #0
 80069b4:	465b      	mov	r3, fp
 80069b6:	7830      	ldrb	r0, [r6, #0]
 80069b8:	9303      	str	r3, [sp, #12]
 80069ba:	f7ff fef4 	bl	80067a6 <__hexdig_fun>
 80069be:	9b03      	ldr	r3, [sp, #12]
 80069c0:	f000 000f 	and.w	r0, r0, #15
 80069c4:	4098      	lsls	r0, r3
 80069c6:	ea4b 0b00 	orr.w	fp, fp, r0
 80069ca:	3304      	adds	r3, #4
 80069cc:	e7ae      	b.n	800692c <__gethex+0x15c>
 80069ce:	45b1      	cmp	r9, r6
 80069d0:	d8ea      	bhi.n	80069a8 <__gethex+0x1d8>
 80069d2:	2201      	movs	r2, #1
 80069d4:	4630      	mov	r0, r6
 80069d6:	492a      	ldr	r1, [pc, #168]	@ (8006a80 <__gethex+0x2b0>)
 80069d8:	9303      	str	r3, [sp, #12]
 80069da:	f7ff fe29 	bl	8006630 <strncmp>
 80069de:	9b03      	ldr	r3, [sp, #12]
 80069e0:	2800      	cmp	r0, #0
 80069e2:	d1e1      	bne.n	80069a8 <__gethex+0x1d8>
 80069e4:	e7a2      	b.n	800692c <__gethex+0x15c>
 80069e6:	4620      	mov	r0, r4
 80069e8:	1ea9      	subs	r1, r5, #2
 80069ea:	f7fe fd68 	bl	80054be <__any_on>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	d0c2      	beq.n	8006978 <__gethex+0x1a8>
 80069f2:	f04f 0903 	mov.w	r9, #3
 80069f6:	e7c1      	b.n	800697c <__gethex+0x1ac>
 80069f8:	da09      	bge.n	8006a0e <__gethex+0x23e>
 80069fa:	1b75      	subs	r5, r6, r5
 80069fc:	4621      	mov	r1, r4
 80069fe:	462a      	mov	r2, r5
 8006a00:	9801      	ldr	r0, [sp, #4]
 8006a02:	f7fe fb2d 	bl	8005060 <__lshift>
 8006a06:	4604      	mov	r4, r0
 8006a08:	1b7f      	subs	r7, r7, r5
 8006a0a:	f100 0a14 	add.w	sl, r0, #20
 8006a0e:	f04f 0900 	mov.w	r9, #0
 8006a12:	e7b8      	b.n	8006986 <__gethex+0x1b6>
 8006a14:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006a18:	42bd      	cmp	r5, r7
 8006a1a:	dd6f      	ble.n	8006afc <__gethex+0x32c>
 8006a1c:	1bed      	subs	r5, r5, r7
 8006a1e:	42ae      	cmp	r6, r5
 8006a20:	dc34      	bgt.n	8006a8c <__gethex+0x2bc>
 8006a22:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d022      	beq.n	8006a70 <__gethex+0x2a0>
 8006a2a:	2b03      	cmp	r3, #3
 8006a2c:	d024      	beq.n	8006a78 <__gethex+0x2a8>
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d115      	bne.n	8006a5e <__gethex+0x28e>
 8006a32:	42ae      	cmp	r6, r5
 8006a34:	d113      	bne.n	8006a5e <__gethex+0x28e>
 8006a36:	2e01      	cmp	r6, #1
 8006a38:	d10b      	bne.n	8006a52 <__gethex+0x282>
 8006a3a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006a3e:	9a02      	ldr	r2, [sp, #8]
 8006a40:	2562      	movs	r5, #98	@ 0x62
 8006a42:	6013      	str	r3, [r2, #0]
 8006a44:	2301      	movs	r3, #1
 8006a46:	6123      	str	r3, [r4, #16]
 8006a48:	f8ca 3000 	str.w	r3, [sl]
 8006a4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a4e:	601c      	str	r4, [r3, #0]
 8006a50:	e73a      	b.n	80068c8 <__gethex+0xf8>
 8006a52:	4620      	mov	r0, r4
 8006a54:	1e71      	subs	r1, r6, #1
 8006a56:	f7fe fd32 	bl	80054be <__any_on>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	d1ed      	bne.n	8006a3a <__gethex+0x26a>
 8006a5e:	4621      	mov	r1, r4
 8006a60:	9801      	ldr	r0, [sp, #4]
 8006a62:	f7fe f8e7 	bl	8004c34 <_Bfree>
 8006a66:	2300      	movs	r3, #0
 8006a68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a6a:	2550      	movs	r5, #80	@ 0x50
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	e72b      	b.n	80068c8 <__gethex+0xf8>
 8006a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1f3      	bne.n	8006a5e <__gethex+0x28e>
 8006a76:	e7e0      	b.n	8006a3a <__gethex+0x26a>
 8006a78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1dd      	bne.n	8006a3a <__gethex+0x26a>
 8006a7e:	e7ee      	b.n	8006a5e <__gethex+0x28e>
 8006a80:	08007670 	.word	0x08007670
 8006a84:	08007507 	.word	0x08007507
 8006a88:	0800781e 	.word	0x0800781e
 8006a8c:	1e6f      	subs	r7, r5, #1
 8006a8e:	f1b9 0f00 	cmp.w	r9, #0
 8006a92:	d130      	bne.n	8006af6 <__gethex+0x326>
 8006a94:	b127      	cbz	r7, 8006aa0 <__gethex+0x2d0>
 8006a96:	4639      	mov	r1, r7
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f7fe fd10 	bl	80054be <__any_on>
 8006a9e:	4681      	mov	r9, r0
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	4629      	mov	r1, r5
 8006aa4:	1b76      	subs	r6, r6, r5
 8006aa6:	2502      	movs	r5, #2
 8006aa8:	117a      	asrs	r2, r7, #5
 8006aaa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006aae:	f007 071f 	and.w	r7, r7, #31
 8006ab2:	40bb      	lsls	r3, r7
 8006ab4:	4213      	tst	r3, r2
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	bf18      	it	ne
 8006aba:	f049 0902 	orrne.w	r9, r9, #2
 8006abe:	f7ff fe1f 	bl	8006700 <rshift>
 8006ac2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006ac6:	f1b9 0f00 	cmp.w	r9, #0
 8006aca:	d047      	beq.n	8006b5c <__gethex+0x38c>
 8006acc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d015      	beq.n	8006b00 <__gethex+0x330>
 8006ad4:	2b03      	cmp	r3, #3
 8006ad6:	d017      	beq.n	8006b08 <__gethex+0x338>
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d109      	bne.n	8006af0 <__gethex+0x320>
 8006adc:	f019 0f02 	tst.w	r9, #2
 8006ae0:	d006      	beq.n	8006af0 <__gethex+0x320>
 8006ae2:	f8da 3000 	ldr.w	r3, [sl]
 8006ae6:	ea49 0903 	orr.w	r9, r9, r3
 8006aea:	f019 0f01 	tst.w	r9, #1
 8006aee:	d10e      	bne.n	8006b0e <__gethex+0x33e>
 8006af0:	f045 0510 	orr.w	r5, r5, #16
 8006af4:	e032      	b.n	8006b5c <__gethex+0x38c>
 8006af6:	f04f 0901 	mov.w	r9, #1
 8006afa:	e7d1      	b.n	8006aa0 <__gethex+0x2d0>
 8006afc:	2501      	movs	r5, #1
 8006afe:	e7e2      	b.n	8006ac6 <__gethex+0x2f6>
 8006b00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b02:	f1c3 0301 	rsb	r3, r3, #1
 8006b06:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d0f0      	beq.n	8006af0 <__gethex+0x320>
 8006b0e:	f04f 0c00 	mov.w	ip, #0
 8006b12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006b16:	f104 0314 	add.w	r3, r4, #20
 8006b1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006b1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006b22:	4618      	mov	r0, r3
 8006b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b28:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006b2c:	d01b      	beq.n	8006b66 <__gethex+0x396>
 8006b2e:	3201      	adds	r2, #1
 8006b30:	6002      	str	r2, [r0, #0]
 8006b32:	2d02      	cmp	r5, #2
 8006b34:	f104 0314 	add.w	r3, r4, #20
 8006b38:	d13c      	bne.n	8006bb4 <__gethex+0x3e4>
 8006b3a:	f8d8 2000 	ldr.w	r2, [r8]
 8006b3e:	3a01      	subs	r2, #1
 8006b40:	42b2      	cmp	r2, r6
 8006b42:	d109      	bne.n	8006b58 <__gethex+0x388>
 8006b44:	2201      	movs	r2, #1
 8006b46:	1171      	asrs	r1, r6, #5
 8006b48:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006b4c:	f006 061f 	and.w	r6, r6, #31
 8006b50:	fa02 f606 	lsl.w	r6, r2, r6
 8006b54:	421e      	tst	r6, r3
 8006b56:	d13a      	bne.n	8006bce <__gethex+0x3fe>
 8006b58:	f045 0520 	orr.w	r5, r5, #32
 8006b5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b5e:	601c      	str	r4, [r3, #0]
 8006b60:	9b02      	ldr	r3, [sp, #8]
 8006b62:	601f      	str	r7, [r3, #0]
 8006b64:	e6b0      	b.n	80068c8 <__gethex+0xf8>
 8006b66:	4299      	cmp	r1, r3
 8006b68:	f843 cc04 	str.w	ip, [r3, #-4]
 8006b6c:	d8d9      	bhi.n	8006b22 <__gethex+0x352>
 8006b6e:	68a3      	ldr	r3, [r4, #8]
 8006b70:	459b      	cmp	fp, r3
 8006b72:	db17      	blt.n	8006ba4 <__gethex+0x3d4>
 8006b74:	6861      	ldr	r1, [r4, #4]
 8006b76:	9801      	ldr	r0, [sp, #4]
 8006b78:	3101      	adds	r1, #1
 8006b7a:	f7fe f81b 	bl	8004bb4 <_Balloc>
 8006b7e:	4681      	mov	r9, r0
 8006b80:	b918      	cbnz	r0, 8006b8a <__gethex+0x3ba>
 8006b82:	4602      	mov	r2, r0
 8006b84:	2184      	movs	r1, #132	@ 0x84
 8006b86:	4b19      	ldr	r3, [pc, #100]	@ (8006bec <__gethex+0x41c>)
 8006b88:	e6c5      	b.n	8006916 <__gethex+0x146>
 8006b8a:	6922      	ldr	r2, [r4, #16]
 8006b8c:	f104 010c 	add.w	r1, r4, #12
 8006b90:	3202      	adds	r2, #2
 8006b92:	0092      	lsls	r2, r2, #2
 8006b94:	300c      	adds	r0, #12
 8006b96:	f7ff fd6d 	bl	8006674 <memcpy>
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	9801      	ldr	r0, [sp, #4]
 8006b9e:	f7fe f849 	bl	8004c34 <_Bfree>
 8006ba2:	464c      	mov	r4, r9
 8006ba4:	6923      	ldr	r3, [r4, #16]
 8006ba6:	1c5a      	adds	r2, r3, #1
 8006ba8:	6122      	str	r2, [r4, #16]
 8006baa:	2201      	movs	r2, #1
 8006bac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006bb0:	615a      	str	r2, [r3, #20]
 8006bb2:	e7be      	b.n	8006b32 <__gethex+0x362>
 8006bb4:	6922      	ldr	r2, [r4, #16]
 8006bb6:	455a      	cmp	r2, fp
 8006bb8:	dd0b      	ble.n	8006bd2 <__gethex+0x402>
 8006bba:	2101      	movs	r1, #1
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	f7ff fd9f 	bl	8006700 <rshift>
 8006bc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bc6:	3701      	adds	r7, #1
 8006bc8:	42bb      	cmp	r3, r7
 8006bca:	f6ff aee0 	blt.w	800698e <__gethex+0x1be>
 8006bce:	2501      	movs	r5, #1
 8006bd0:	e7c2      	b.n	8006b58 <__gethex+0x388>
 8006bd2:	f016 061f 	ands.w	r6, r6, #31
 8006bd6:	d0fa      	beq.n	8006bce <__gethex+0x3fe>
 8006bd8:	4453      	add	r3, sl
 8006bda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006bde:	f7fe f8db 	bl	8004d98 <__hi0bits>
 8006be2:	f1c6 0620 	rsb	r6, r6, #32
 8006be6:	42b0      	cmp	r0, r6
 8006be8:	dbe7      	blt.n	8006bba <__gethex+0x3ea>
 8006bea:	e7f0      	b.n	8006bce <__gethex+0x3fe>
 8006bec:	08007507 	.word	0x08007507

08006bf0 <L_shift>:
 8006bf0:	f1c2 0208 	rsb	r2, r2, #8
 8006bf4:	0092      	lsls	r2, r2, #2
 8006bf6:	b570      	push	{r4, r5, r6, lr}
 8006bf8:	f1c2 0620 	rsb	r6, r2, #32
 8006bfc:	6843      	ldr	r3, [r0, #4]
 8006bfe:	6804      	ldr	r4, [r0, #0]
 8006c00:	fa03 f506 	lsl.w	r5, r3, r6
 8006c04:	432c      	orrs	r4, r5
 8006c06:	40d3      	lsrs	r3, r2
 8006c08:	6004      	str	r4, [r0, #0]
 8006c0a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006c0e:	4288      	cmp	r0, r1
 8006c10:	d3f4      	bcc.n	8006bfc <L_shift+0xc>
 8006c12:	bd70      	pop	{r4, r5, r6, pc}

08006c14 <__match>:
 8006c14:	b530      	push	{r4, r5, lr}
 8006c16:	6803      	ldr	r3, [r0, #0]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c1e:	b914      	cbnz	r4, 8006c26 <__match+0x12>
 8006c20:	6003      	str	r3, [r0, #0]
 8006c22:	2001      	movs	r0, #1
 8006c24:	bd30      	pop	{r4, r5, pc}
 8006c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c2a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006c2e:	2d19      	cmp	r5, #25
 8006c30:	bf98      	it	ls
 8006c32:	3220      	addls	r2, #32
 8006c34:	42a2      	cmp	r2, r4
 8006c36:	d0f0      	beq.n	8006c1a <__match+0x6>
 8006c38:	2000      	movs	r0, #0
 8006c3a:	e7f3      	b.n	8006c24 <__match+0x10>

08006c3c <__hexnan>:
 8006c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c40:	2500      	movs	r5, #0
 8006c42:	680b      	ldr	r3, [r1, #0]
 8006c44:	4682      	mov	sl, r0
 8006c46:	115e      	asrs	r6, r3, #5
 8006c48:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006c4c:	f013 031f 	ands.w	r3, r3, #31
 8006c50:	bf18      	it	ne
 8006c52:	3604      	addne	r6, #4
 8006c54:	1f37      	subs	r7, r6, #4
 8006c56:	4690      	mov	r8, r2
 8006c58:	46b9      	mov	r9, r7
 8006c5a:	463c      	mov	r4, r7
 8006c5c:	46ab      	mov	fp, r5
 8006c5e:	b087      	sub	sp, #28
 8006c60:	6801      	ldr	r1, [r0, #0]
 8006c62:	9301      	str	r3, [sp, #4]
 8006c64:	f846 5c04 	str.w	r5, [r6, #-4]
 8006c68:	9502      	str	r5, [sp, #8]
 8006c6a:	784a      	ldrb	r2, [r1, #1]
 8006c6c:	1c4b      	adds	r3, r1, #1
 8006c6e:	9303      	str	r3, [sp, #12]
 8006c70:	b342      	cbz	r2, 8006cc4 <__hexnan+0x88>
 8006c72:	4610      	mov	r0, r2
 8006c74:	9105      	str	r1, [sp, #20]
 8006c76:	9204      	str	r2, [sp, #16]
 8006c78:	f7ff fd95 	bl	80067a6 <__hexdig_fun>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	d151      	bne.n	8006d24 <__hexnan+0xe8>
 8006c80:	9a04      	ldr	r2, [sp, #16]
 8006c82:	9905      	ldr	r1, [sp, #20]
 8006c84:	2a20      	cmp	r2, #32
 8006c86:	d818      	bhi.n	8006cba <__hexnan+0x7e>
 8006c88:	9b02      	ldr	r3, [sp, #8]
 8006c8a:	459b      	cmp	fp, r3
 8006c8c:	dd13      	ble.n	8006cb6 <__hexnan+0x7a>
 8006c8e:	454c      	cmp	r4, r9
 8006c90:	d206      	bcs.n	8006ca0 <__hexnan+0x64>
 8006c92:	2d07      	cmp	r5, #7
 8006c94:	dc04      	bgt.n	8006ca0 <__hexnan+0x64>
 8006c96:	462a      	mov	r2, r5
 8006c98:	4649      	mov	r1, r9
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f7ff ffa8 	bl	8006bf0 <L_shift>
 8006ca0:	4544      	cmp	r4, r8
 8006ca2:	d952      	bls.n	8006d4a <__hexnan+0x10e>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	f1a4 0904 	sub.w	r9, r4, #4
 8006caa:	f844 3c04 	str.w	r3, [r4, #-4]
 8006cae:	461d      	mov	r5, r3
 8006cb0:	464c      	mov	r4, r9
 8006cb2:	f8cd b008 	str.w	fp, [sp, #8]
 8006cb6:	9903      	ldr	r1, [sp, #12]
 8006cb8:	e7d7      	b.n	8006c6a <__hexnan+0x2e>
 8006cba:	2a29      	cmp	r2, #41	@ 0x29
 8006cbc:	d157      	bne.n	8006d6e <__hexnan+0x132>
 8006cbe:	3102      	adds	r1, #2
 8006cc0:	f8ca 1000 	str.w	r1, [sl]
 8006cc4:	f1bb 0f00 	cmp.w	fp, #0
 8006cc8:	d051      	beq.n	8006d6e <__hexnan+0x132>
 8006cca:	454c      	cmp	r4, r9
 8006ccc:	d206      	bcs.n	8006cdc <__hexnan+0xa0>
 8006cce:	2d07      	cmp	r5, #7
 8006cd0:	dc04      	bgt.n	8006cdc <__hexnan+0xa0>
 8006cd2:	462a      	mov	r2, r5
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f7ff ff8a 	bl	8006bf0 <L_shift>
 8006cdc:	4544      	cmp	r4, r8
 8006cde:	d936      	bls.n	8006d4e <__hexnan+0x112>
 8006ce0:	4623      	mov	r3, r4
 8006ce2:	f1a8 0204 	sub.w	r2, r8, #4
 8006ce6:	f853 1b04 	ldr.w	r1, [r3], #4
 8006cea:	429f      	cmp	r7, r3
 8006cec:	f842 1f04 	str.w	r1, [r2, #4]!
 8006cf0:	d2f9      	bcs.n	8006ce6 <__hexnan+0xaa>
 8006cf2:	1b3b      	subs	r3, r7, r4
 8006cf4:	f023 0303 	bic.w	r3, r3, #3
 8006cf8:	3304      	adds	r3, #4
 8006cfa:	3401      	adds	r4, #1
 8006cfc:	3e03      	subs	r6, #3
 8006cfe:	42b4      	cmp	r4, r6
 8006d00:	bf88      	it	hi
 8006d02:	2304      	movhi	r3, #4
 8006d04:	2200      	movs	r2, #0
 8006d06:	4443      	add	r3, r8
 8006d08:	f843 2b04 	str.w	r2, [r3], #4
 8006d0c:	429f      	cmp	r7, r3
 8006d0e:	d2fb      	bcs.n	8006d08 <__hexnan+0xcc>
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	b91b      	cbnz	r3, 8006d1c <__hexnan+0xe0>
 8006d14:	4547      	cmp	r7, r8
 8006d16:	d128      	bne.n	8006d6a <__hexnan+0x12e>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	603b      	str	r3, [r7, #0]
 8006d1c:	2005      	movs	r0, #5
 8006d1e:	b007      	add	sp, #28
 8006d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d24:	3501      	adds	r5, #1
 8006d26:	2d08      	cmp	r5, #8
 8006d28:	f10b 0b01 	add.w	fp, fp, #1
 8006d2c:	dd06      	ble.n	8006d3c <__hexnan+0x100>
 8006d2e:	4544      	cmp	r4, r8
 8006d30:	d9c1      	bls.n	8006cb6 <__hexnan+0x7a>
 8006d32:	2300      	movs	r3, #0
 8006d34:	2501      	movs	r5, #1
 8006d36:	f844 3c04 	str.w	r3, [r4, #-4]
 8006d3a:	3c04      	subs	r4, #4
 8006d3c:	6822      	ldr	r2, [r4, #0]
 8006d3e:	f000 000f 	and.w	r0, r0, #15
 8006d42:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006d46:	6020      	str	r0, [r4, #0]
 8006d48:	e7b5      	b.n	8006cb6 <__hexnan+0x7a>
 8006d4a:	2508      	movs	r5, #8
 8006d4c:	e7b3      	b.n	8006cb6 <__hexnan+0x7a>
 8006d4e:	9b01      	ldr	r3, [sp, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0dd      	beq.n	8006d10 <__hexnan+0xd4>
 8006d54:	f04f 32ff 	mov.w	r2, #4294967295
 8006d58:	f1c3 0320 	rsb	r3, r3, #32
 8006d5c:	40da      	lsrs	r2, r3
 8006d5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006d62:	4013      	ands	r3, r2
 8006d64:	f846 3c04 	str.w	r3, [r6, #-4]
 8006d68:	e7d2      	b.n	8006d10 <__hexnan+0xd4>
 8006d6a:	3f04      	subs	r7, #4
 8006d6c:	e7d0      	b.n	8006d10 <__hexnan+0xd4>
 8006d6e:	2004      	movs	r0, #4
 8006d70:	e7d5      	b.n	8006d1e <__hexnan+0xe2>

08006d72 <__ascii_mbtowc>:
 8006d72:	b082      	sub	sp, #8
 8006d74:	b901      	cbnz	r1, 8006d78 <__ascii_mbtowc+0x6>
 8006d76:	a901      	add	r1, sp, #4
 8006d78:	b142      	cbz	r2, 8006d8c <__ascii_mbtowc+0x1a>
 8006d7a:	b14b      	cbz	r3, 8006d90 <__ascii_mbtowc+0x1e>
 8006d7c:	7813      	ldrb	r3, [r2, #0]
 8006d7e:	600b      	str	r3, [r1, #0]
 8006d80:	7812      	ldrb	r2, [r2, #0]
 8006d82:	1e10      	subs	r0, r2, #0
 8006d84:	bf18      	it	ne
 8006d86:	2001      	movne	r0, #1
 8006d88:	b002      	add	sp, #8
 8006d8a:	4770      	bx	lr
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	e7fb      	b.n	8006d88 <__ascii_mbtowc+0x16>
 8006d90:	f06f 0001 	mvn.w	r0, #1
 8006d94:	e7f8      	b.n	8006d88 <__ascii_mbtowc+0x16>

08006d96 <_realloc_r>:
 8006d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9a:	4680      	mov	r8, r0
 8006d9c:	4615      	mov	r5, r2
 8006d9e:	460c      	mov	r4, r1
 8006da0:	b921      	cbnz	r1, 8006dac <_realloc_r+0x16>
 8006da2:	4611      	mov	r1, r2
 8006da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006da8:	f7fd be78 	b.w	8004a9c <_malloc_r>
 8006dac:	b92a      	cbnz	r2, 8006dba <_realloc_r+0x24>
 8006dae:	f7fd fe03 	bl	80049b8 <_free_r>
 8006db2:	2400      	movs	r4, #0
 8006db4:	4620      	mov	r0, r4
 8006db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dba:	f000 f840 	bl	8006e3e <_malloc_usable_size_r>
 8006dbe:	4285      	cmp	r5, r0
 8006dc0:	4606      	mov	r6, r0
 8006dc2:	d802      	bhi.n	8006dca <_realloc_r+0x34>
 8006dc4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006dc8:	d8f4      	bhi.n	8006db4 <_realloc_r+0x1e>
 8006dca:	4629      	mov	r1, r5
 8006dcc:	4640      	mov	r0, r8
 8006dce:	f7fd fe65 	bl	8004a9c <_malloc_r>
 8006dd2:	4607      	mov	r7, r0
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	d0ec      	beq.n	8006db2 <_realloc_r+0x1c>
 8006dd8:	42b5      	cmp	r5, r6
 8006dda:	462a      	mov	r2, r5
 8006ddc:	4621      	mov	r1, r4
 8006dde:	bf28      	it	cs
 8006de0:	4632      	movcs	r2, r6
 8006de2:	f7ff fc47 	bl	8006674 <memcpy>
 8006de6:	4621      	mov	r1, r4
 8006de8:	4640      	mov	r0, r8
 8006dea:	f7fd fde5 	bl	80049b8 <_free_r>
 8006dee:	463c      	mov	r4, r7
 8006df0:	e7e0      	b.n	8006db4 <_realloc_r+0x1e>

08006df2 <__ascii_wctomb>:
 8006df2:	4603      	mov	r3, r0
 8006df4:	4608      	mov	r0, r1
 8006df6:	b141      	cbz	r1, 8006e0a <__ascii_wctomb+0x18>
 8006df8:	2aff      	cmp	r2, #255	@ 0xff
 8006dfa:	d904      	bls.n	8006e06 <__ascii_wctomb+0x14>
 8006dfc:	228a      	movs	r2, #138	@ 0x8a
 8006dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	4770      	bx	lr
 8006e06:	2001      	movs	r0, #1
 8006e08:	700a      	strb	r2, [r1, #0]
 8006e0a:	4770      	bx	lr

08006e0c <fiprintf>:
 8006e0c:	b40e      	push	{r1, r2, r3}
 8006e0e:	b503      	push	{r0, r1, lr}
 8006e10:	4601      	mov	r1, r0
 8006e12:	ab03      	add	r3, sp, #12
 8006e14:	4805      	ldr	r0, [pc, #20]	@ (8006e2c <fiprintf+0x20>)
 8006e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e1a:	6800      	ldr	r0, [r0, #0]
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	f000 f83d 	bl	8006e9c <_vfiprintf_r>
 8006e22:	b002      	add	sp, #8
 8006e24:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e28:	b003      	add	sp, #12
 8006e2a:	4770      	bx	lr
 8006e2c:	20000018 	.word	0x20000018

08006e30 <abort>:
 8006e30:	2006      	movs	r0, #6
 8006e32:	b508      	push	{r3, lr}
 8006e34:	f000 fa06 	bl	8007244 <raise>
 8006e38:	2001      	movs	r0, #1
 8006e3a:	f7fa fa26 	bl	800128a <_exit>

08006e3e <_malloc_usable_size_r>:
 8006e3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e42:	1f18      	subs	r0, r3, #4
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	bfbc      	itt	lt
 8006e48:	580b      	ldrlt	r3, [r1, r0]
 8006e4a:	18c0      	addlt	r0, r0, r3
 8006e4c:	4770      	bx	lr

08006e4e <__sfputc_r>:
 8006e4e:	6893      	ldr	r3, [r2, #8]
 8006e50:	b410      	push	{r4}
 8006e52:	3b01      	subs	r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	6093      	str	r3, [r2, #8]
 8006e58:	da07      	bge.n	8006e6a <__sfputc_r+0x1c>
 8006e5a:	6994      	ldr	r4, [r2, #24]
 8006e5c:	42a3      	cmp	r3, r4
 8006e5e:	db01      	blt.n	8006e64 <__sfputc_r+0x16>
 8006e60:	290a      	cmp	r1, #10
 8006e62:	d102      	bne.n	8006e6a <__sfputc_r+0x1c>
 8006e64:	bc10      	pop	{r4}
 8006e66:	f000 b931 	b.w	80070cc <__swbuf_r>
 8006e6a:	6813      	ldr	r3, [r2, #0]
 8006e6c:	1c58      	adds	r0, r3, #1
 8006e6e:	6010      	str	r0, [r2, #0]
 8006e70:	7019      	strb	r1, [r3, #0]
 8006e72:	4608      	mov	r0, r1
 8006e74:	bc10      	pop	{r4}
 8006e76:	4770      	bx	lr

08006e78 <__sfputs_r>:
 8006e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7a:	4606      	mov	r6, r0
 8006e7c:	460f      	mov	r7, r1
 8006e7e:	4614      	mov	r4, r2
 8006e80:	18d5      	adds	r5, r2, r3
 8006e82:	42ac      	cmp	r4, r5
 8006e84:	d101      	bne.n	8006e8a <__sfputs_r+0x12>
 8006e86:	2000      	movs	r0, #0
 8006e88:	e007      	b.n	8006e9a <__sfputs_r+0x22>
 8006e8a:	463a      	mov	r2, r7
 8006e8c:	4630      	mov	r0, r6
 8006e8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e92:	f7ff ffdc 	bl	8006e4e <__sfputc_r>
 8006e96:	1c43      	adds	r3, r0, #1
 8006e98:	d1f3      	bne.n	8006e82 <__sfputs_r+0xa>
 8006e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e9c <_vfiprintf_r>:
 8006e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea0:	460d      	mov	r5, r1
 8006ea2:	4614      	mov	r4, r2
 8006ea4:	4698      	mov	r8, r3
 8006ea6:	4606      	mov	r6, r0
 8006ea8:	b09d      	sub	sp, #116	@ 0x74
 8006eaa:	b118      	cbz	r0, 8006eb4 <_vfiprintf_r+0x18>
 8006eac:	6a03      	ldr	r3, [r0, #32]
 8006eae:	b90b      	cbnz	r3, 8006eb4 <_vfiprintf_r+0x18>
 8006eb0:	f7fc fdd0 	bl	8003a54 <__sinit>
 8006eb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006eb6:	07d9      	lsls	r1, r3, #31
 8006eb8:	d405      	bmi.n	8006ec6 <_vfiprintf_r+0x2a>
 8006eba:	89ab      	ldrh	r3, [r5, #12]
 8006ebc:	059a      	lsls	r2, r3, #22
 8006ebe:	d402      	bmi.n	8006ec6 <_vfiprintf_r+0x2a>
 8006ec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ec2:	f7fc ff12 	bl	8003cea <__retarget_lock_acquire_recursive>
 8006ec6:	89ab      	ldrh	r3, [r5, #12]
 8006ec8:	071b      	lsls	r3, r3, #28
 8006eca:	d501      	bpl.n	8006ed0 <_vfiprintf_r+0x34>
 8006ecc:	692b      	ldr	r3, [r5, #16]
 8006ece:	b99b      	cbnz	r3, 8006ef8 <_vfiprintf_r+0x5c>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	f000 f938 	bl	8007148 <__swsetup_r>
 8006ed8:	b170      	cbz	r0, 8006ef8 <_vfiprintf_r+0x5c>
 8006eda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006edc:	07dc      	lsls	r4, r3, #31
 8006ede:	d504      	bpl.n	8006eea <_vfiprintf_r+0x4e>
 8006ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee4:	b01d      	add	sp, #116	@ 0x74
 8006ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eea:	89ab      	ldrh	r3, [r5, #12]
 8006eec:	0598      	lsls	r0, r3, #22
 8006eee:	d4f7      	bmi.n	8006ee0 <_vfiprintf_r+0x44>
 8006ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ef2:	f7fc fefb 	bl	8003cec <__retarget_lock_release_recursive>
 8006ef6:	e7f3      	b.n	8006ee0 <_vfiprintf_r+0x44>
 8006ef8:	2300      	movs	r3, #0
 8006efa:	9309      	str	r3, [sp, #36]	@ 0x24
 8006efc:	2320      	movs	r3, #32
 8006efe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f02:	2330      	movs	r3, #48	@ 0x30
 8006f04:	f04f 0901 	mov.w	r9, #1
 8006f08:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f0c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80070b8 <_vfiprintf_r+0x21c>
 8006f10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f14:	4623      	mov	r3, r4
 8006f16:	469a      	mov	sl, r3
 8006f18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f1c:	b10a      	cbz	r2, 8006f22 <_vfiprintf_r+0x86>
 8006f1e:	2a25      	cmp	r2, #37	@ 0x25
 8006f20:	d1f9      	bne.n	8006f16 <_vfiprintf_r+0x7a>
 8006f22:	ebba 0b04 	subs.w	fp, sl, r4
 8006f26:	d00b      	beq.n	8006f40 <_vfiprintf_r+0xa4>
 8006f28:	465b      	mov	r3, fp
 8006f2a:	4622      	mov	r2, r4
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	4630      	mov	r0, r6
 8006f30:	f7ff ffa2 	bl	8006e78 <__sfputs_r>
 8006f34:	3001      	adds	r0, #1
 8006f36:	f000 80a7 	beq.w	8007088 <_vfiprintf_r+0x1ec>
 8006f3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f3c:	445a      	add	r2, fp
 8006f3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f40:	f89a 3000 	ldrb.w	r3, [sl]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f000 809f 	beq.w	8007088 <_vfiprintf_r+0x1ec>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006f50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f54:	f10a 0a01 	add.w	sl, sl, #1
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	9307      	str	r3, [sp, #28]
 8006f5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f60:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f62:	4654      	mov	r4, sl
 8006f64:	2205      	movs	r2, #5
 8006f66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f6a:	4853      	ldr	r0, [pc, #332]	@ (80070b8 <_vfiprintf_r+0x21c>)
 8006f6c:	f7fc febf 	bl	8003cee <memchr>
 8006f70:	9a04      	ldr	r2, [sp, #16]
 8006f72:	b9d8      	cbnz	r0, 8006fac <_vfiprintf_r+0x110>
 8006f74:	06d1      	lsls	r1, r2, #27
 8006f76:	bf44      	itt	mi
 8006f78:	2320      	movmi	r3, #32
 8006f7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f7e:	0713      	lsls	r3, r2, #28
 8006f80:	bf44      	itt	mi
 8006f82:	232b      	movmi	r3, #43	@ 0x2b
 8006f84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f88:	f89a 3000 	ldrb.w	r3, [sl]
 8006f8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f8e:	d015      	beq.n	8006fbc <_vfiprintf_r+0x120>
 8006f90:	4654      	mov	r4, sl
 8006f92:	2000      	movs	r0, #0
 8006f94:	f04f 0c0a 	mov.w	ip, #10
 8006f98:	9a07      	ldr	r2, [sp, #28]
 8006f9a:	4621      	mov	r1, r4
 8006f9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fa0:	3b30      	subs	r3, #48	@ 0x30
 8006fa2:	2b09      	cmp	r3, #9
 8006fa4:	d94b      	bls.n	800703e <_vfiprintf_r+0x1a2>
 8006fa6:	b1b0      	cbz	r0, 8006fd6 <_vfiprintf_r+0x13a>
 8006fa8:	9207      	str	r2, [sp, #28]
 8006faa:	e014      	b.n	8006fd6 <_vfiprintf_r+0x13a>
 8006fac:	eba0 0308 	sub.w	r3, r0, r8
 8006fb0:	fa09 f303 	lsl.w	r3, r9, r3
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	46a2      	mov	sl, r4
 8006fb8:	9304      	str	r3, [sp, #16]
 8006fba:	e7d2      	b.n	8006f62 <_vfiprintf_r+0xc6>
 8006fbc:	9b03      	ldr	r3, [sp, #12]
 8006fbe:	1d19      	adds	r1, r3, #4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	9103      	str	r1, [sp, #12]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	bfbb      	ittet	lt
 8006fc8:	425b      	neglt	r3, r3
 8006fca:	f042 0202 	orrlt.w	r2, r2, #2
 8006fce:	9307      	strge	r3, [sp, #28]
 8006fd0:	9307      	strlt	r3, [sp, #28]
 8006fd2:	bfb8      	it	lt
 8006fd4:	9204      	strlt	r2, [sp, #16]
 8006fd6:	7823      	ldrb	r3, [r4, #0]
 8006fd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fda:	d10a      	bne.n	8006ff2 <_vfiprintf_r+0x156>
 8006fdc:	7863      	ldrb	r3, [r4, #1]
 8006fde:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fe0:	d132      	bne.n	8007048 <_vfiprintf_r+0x1ac>
 8006fe2:	9b03      	ldr	r3, [sp, #12]
 8006fe4:	3402      	adds	r4, #2
 8006fe6:	1d1a      	adds	r2, r3, #4
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	9203      	str	r2, [sp, #12]
 8006fec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ff0:	9305      	str	r3, [sp, #20]
 8006ff2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80070bc <_vfiprintf_r+0x220>
 8006ff6:	2203      	movs	r2, #3
 8006ff8:	4650      	mov	r0, sl
 8006ffa:	7821      	ldrb	r1, [r4, #0]
 8006ffc:	f7fc fe77 	bl	8003cee <memchr>
 8007000:	b138      	cbz	r0, 8007012 <_vfiprintf_r+0x176>
 8007002:	2240      	movs	r2, #64	@ 0x40
 8007004:	9b04      	ldr	r3, [sp, #16]
 8007006:	eba0 000a 	sub.w	r0, r0, sl
 800700a:	4082      	lsls	r2, r0
 800700c:	4313      	orrs	r3, r2
 800700e:	3401      	adds	r4, #1
 8007010:	9304      	str	r3, [sp, #16]
 8007012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007016:	2206      	movs	r2, #6
 8007018:	4829      	ldr	r0, [pc, #164]	@ (80070c0 <_vfiprintf_r+0x224>)
 800701a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800701e:	f7fc fe66 	bl	8003cee <memchr>
 8007022:	2800      	cmp	r0, #0
 8007024:	d03f      	beq.n	80070a6 <_vfiprintf_r+0x20a>
 8007026:	4b27      	ldr	r3, [pc, #156]	@ (80070c4 <_vfiprintf_r+0x228>)
 8007028:	bb1b      	cbnz	r3, 8007072 <_vfiprintf_r+0x1d6>
 800702a:	9b03      	ldr	r3, [sp, #12]
 800702c:	3307      	adds	r3, #7
 800702e:	f023 0307 	bic.w	r3, r3, #7
 8007032:	3308      	adds	r3, #8
 8007034:	9303      	str	r3, [sp, #12]
 8007036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007038:	443b      	add	r3, r7
 800703a:	9309      	str	r3, [sp, #36]	@ 0x24
 800703c:	e76a      	b.n	8006f14 <_vfiprintf_r+0x78>
 800703e:	460c      	mov	r4, r1
 8007040:	2001      	movs	r0, #1
 8007042:	fb0c 3202 	mla	r2, ip, r2, r3
 8007046:	e7a8      	b.n	8006f9a <_vfiprintf_r+0xfe>
 8007048:	2300      	movs	r3, #0
 800704a:	f04f 0c0a 	mov.w	ip, #10
 800704e:	4619      	mov	r1, r3
 8007050:	3401      	adds	r4, #1
 8007052:	9305      	str	r3, [sp, #20]
 8007054:	4620      	mov	r0, r4
 8007056:	f810 2b01 	ldrb.w	r2, [r0], #1
 800705a:	3a30      	subs	r2, #48	@ 0x30
 800705c:	2a09      	cmp	r2, #9
 800705e:	d903      	bls.n	8007068 <_vfiprintf_r+0x1cc>
 8007060:	2b00      	cmp	r3, #0
 8007062:	d0c6      	beq.n	8006ff2 <_vfiprintf_r+0x156>
 8007064:	9105      	str	r1, [sp, #20]
 8007066:	e7c4      	b.n	8006ff2 <_vfiprintf_r+0x156>
 8007068:	4604      	mov	r4, r0
 800706a:	2301      	movs	r3, #1
 800706c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007070:	e7f0      	b.n	8007054 <_vfiprintf_r+0x1b8>
 8007072:	ab03      	add	r3, sp, #12
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	462a      	mov	r2, r5
 8007078:	4630      	mov	r0, r6
 800707a:	4b13      	ldr	r3, [pc, #76]	@ (80070c8 <_vfiprintf_r+0x22c>)
 800707c:	a904      	add	r1, sp, #16
 800707e:	f7fb fe8f 	bl	8002da0 <_printf_float>
 8007082:	4607      	mov	r7, r0
 8007084:	1c78      	adds	r0, r7, #1
 8007086:	d1d6      	bne.n	8007036 <_vfiprintf_r+0x19a>
 8007088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800708a:	07d9      	lsls	r1, r3, #31
 800708c:	d405      	bmi.n	800709a <_vfiprintf_r+0x1fe>
 800708e:	89ab      	ldrh	r3, [r5, #12]
 8007090:	059a      	lsls	r2, r3, #22
 8007092:	d402      	bmi.n	800709a <_vfiprintf_r+0x1fe>
 8007094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007096:	f7fc fe29 	bl	8003cec <__retarget_lock_release_recursive>
 800709a:	89ab      	ldrh	r3, [r5, #12]
 800709c:	065b      	lsls	r3, r3, #25
 800709e:	f53f af1f 	bmi.w	8006ee0 <_vfiprintf_r+0x44>
 80070a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070a4:	e71e      	b.n	8006ee4 <_vfiprintf_r+0x48>
 80070a6:	ab03      	add	r3, sp, #12
 80070a8:	9300      	str	r3, [sp, #0]
 80070aa:	462a      	mov	r2, r5
 80070ac:	4630      	mov	r0, r6
 80070ae:	4b06      	ldr	r3, [pc, #24]	@ (80070c8 <_vfiprintf_r+0x22c>)
 80070b0:	a904      	add	r1, sp, #16
 80070b2:	f7fc f913 	bl	80032dc <_printf_i>
 80070b6:	e7e4      	b.n	8007082 <_vfiprintf_r+0x1e6>
 80070b8:	080077c9 	.word	0x080077c9
 80070bc:	080077cf 	.word	0x080077cf
 80070c0:	080077d3 	.word	0x080077d3
 80070c4:	08002da1 	.word	0x08002da1
 80070c8:	08006e79 	.word	0x08006e79

080070cc <__swbuf_r>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	460e      	mov	r6, r1
 80070d0:	4614      	mov	r4, r2
 80070d2:	4605      	mov	r5, r0
 80070d4:	b118      	cbz	r0, 80070de <__swbuf_r+0x12>
 80070d6:	6a03      	ldr	r3, [r0, #32]
 80070d8:	b90b      	cbnz	r3, 80070de <__swbuf_r+0x12>
 80070da:	f7fc fcbb 	bl	8003a54 <__sinit>
 80070de:	69a3      	ldr	r3, [r4, #24]
 80070e0:	60a3      	str	r3, [r4, #8]
 80070e2:	89a3      	ldrh	r3, [r4, #12]
 80070e4:	071a      	lsls	r2, r3, #28
 80070e6:	d501      	bpl.n	80070ec <__swbuf_r+0x20>
 80070e8:	6923      	ldr	r3, [r4, #16]
 80070ea:	b943      	cbnz	r3, 80070fe <__swbuf_r+0x32>
 80070ec:	4621      	mov	r1, r4
 80070ee:	4628      	mov	r0, r5
 80070f0:	f000 f82a 	bl	8007148 <__swsetup_r>
 80070f4:	b118      	cbz	r0, 80070fe <__swbuf_r+0x32>
 80070f6:	f04f 37ff 	mov.w	r7, #4294967295
 80070fa:	4638      	mov	r0, r7
 80070fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	6922      	ldr	r2, [r4, #16]
 8007102:	b2f6      	uxtb	r6, r6
 8007104:	1a98      	subs	r0, r3, r2
 8007106:	6963      	ldr	r3, [r4, #20]
 8007108:	4637      	mov	r7, r6
 800710a:	4283      	cmp	r3, r0
 800710c:	dc05      	bgt.n	800711a <__swbuf_r+0x4e>
 800710e:	4621      	mov	r1, r4
 8007110:	4628      	mov	r0, r5
 8007112:	f7ff fa4b 	bl	80065ac <_fflush_r>
 8007116:	2800      	cmp	r0, #0
 8007118:	d1ed      	bne.n	80070f6 <__swbuf_r+0x2a>
 800711a:	68a3      	ldr	r3, [r4, #8]
 800711c:	3b01      	subs	r3, #1
 800711e:	60a3      	str	r3, [r4, #8]
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	1c5a      	adds	r2, r3, #1
 8007124:	6022      	str	r2, [r4, #0]
 8007126:	701e      	strb	r6, [r3, #0]
 8007128:	6962      	ldr	r2, [r4, #20]
 800712a:	1c43      	adds	r3, r0, #1
 800712c:	429a      	cmp	r2, r3
 800712e:	d004      	beq.n	800713a <__swbuf_r+0x6e>
 8007130:	89a3      	ldrh	r3, [r4, #12]
 8007132:	07db      	lsls	r3, r3, #31
 8007134:	d5e1      	bpl.n	80070fa <__swbuf_r+0x2e>
 8007136:	2e0a      	cmp	r6, #10
 8007138:	d1df      	bne.n	80070fa <__swbuf_r+0x2e>
 800713a:	4621      	mov	r1, r4
 800713c:	4628      	mov	r0, r5
 800713e:	f7ff fa35 	bl	80065ac <_fflush_r>
 8007142:	2800      	cmp	r0, #0
 8007144:	d0d9      	beq.n	80070fa <__swbuf_r+0x2e>
 8007146:	e7d6      	b.n	80070f6 <__swbuf_r+0x2a>

08007148 <__swsetup_r>:
 8007148:	b538      	push	{r3, r4, r5, lr}
 800714a:	4b29      	ldr	r3, [pc, #164]	@ (80071f0 <__swsetup_r+0xa8>)
 800714c:	4605      	mov	r5, r0
 800714e:	6818      	ldr	r0, [r3, #0]
 8007150:	460c      	mov	r4, r1
 8007152:	b118      	cbz	r0, 800715c <__swsetup_r+0x14>
 8007154:	6a03      	ldr	r3, [r0, #32]
 8007156:	b90b      	cbnz	r3, 800715c <__swsetup_r+0x14>
 8007158:	f7fc fc7c 	bl	8003a54 <__sinit>
 800715c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007160:	0719      	lsls	r1, r3, #28
 8007162:	d422      	bmi.n	80071aa <__swsetup_r+0x62>
 8007164:	06da      	lsls	r2, r3, #27
 8007166:	d407      	bmi.n	8007178 <__swsetup_r+0x30>
 8007168:	2209      	movs	r2, #9
 800716a:	602a      	str	r2, [r5, #0]
 800716c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007170:	f04f 30ff 	mov.w	r0, #4294967295
 8007174:	81a3      	strh	r3, [r4, #12]
 8007176:	e033      	b.n	80071e0 <__swsetup_r+0x98>
 8007178:	0758      	lsls	r0, r3, #29
 800717a:	d512      	bpl.n	80071a2 <__swsetup_r+0x5a>
 800717c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800717e:	b141      	cbz	r1, 8007192 <__swsetup_r+0x4a>
 8007180:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007184:	4299      	cmp	r1, r3
 8007186:	d002      	beq.n	800718e <__swsetup_r+0x46>
 8007188:	4628      	mov	r0, r5
 800718a:	f7fd fc15 	bl	80049b8 <_free_r>
 800718e:	2300      	movs	r3, #0
 8007190:	6363      	str	r3, [r4, #52]	@ 0x34
 8007192:	89a3      	ldrh	r3, [r4, #12]
 8007194:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007198:	81a3      	strh	r3, [r4, #12]
 800719a:	2300      	movs	r3, #0
 800719c:	6063      	str	r3, [r4, #4]
 800719e:	6923      	ldr	r3, [r4, #16]
 80071a0:	6023      	str	r3, [r4, #0]
 80071a2:	89a3      	ldrh	r3, [r4, #12]
 80071a4:	f043 0308 	orr.w	r3, r3, #8
 80071a8:	81a3      	strh	r3, [r4, #12]
 80071aa:	6923      	ldr	r3, [r4, #16]
 80071ac:	b94b      	cbnz	r3, 80071c2 <__swsetup_r+0x7a>
 80071ae:	89a3      	ldrh	r3, [r4, #12]
 80071b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80071b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071b8:	d003      	beq.n	80071c2 <__swsetup_r+0x7a>
 80071ba:	4621      	mov	r1, r4
 80071bc:	4628      	mov	r0, r5
 80071be:	f000 f882 	bl	80072c6 <__smakebuf_r>
 80071c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071c6:	f013 0201 	ands.w	r2, r3, #1
 80071ca:	d00a      	beq.n	80071e2 <__swsetup_r+0x9a>
 80071cc:	2200      	movs	r2, #0
 80071ce:	60a2      	str	r2, [r4, #8]
 80071d0:	6962      	ldr	r2, [r4, #20]
 80071d2:	4252      	negs	r2, r2
 80071d4:	61a2      	str	r2, [r4, #24]
 80071d6:	6922      	ldr	r2, [r4, #16]
 80071d8:	b942      	cbnz	r2, 80071ec <__swsetup_r+0xa4>
 80071da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80071de:	d1c5      	bne.n	800716c <__swsetup_r+0x24>
 80071e0:	bd38      	pop	{r3, r4, r5, pc}
 80071e2:	0799      	lsls	r1, r3, #30
 80071e4:	bf58      	it	pl
 80071e6:	6962      	ldrpl	r2, [r4, #20]
 80071e8:	60a2      	str	r2, [r4, #8]
 80071ea:	e7f4      	b.n	80071d6 <__swsetup_r+0x8e>
 80071ec:	2000      	movs	r0, #0
 80071ee:	e7f7      	b.n	80071e0 <__swsetup_r+0x98>
 80071f0:	20000018 	.word	0x20000018

080071f4 <_raise_r>:
 80071f4:	291f      	cmp	r1, #31
 80071f6:	b538      	push	{r3, r4, r5, lr}
 80071f8:	4605      	mov	r5, r0
 80071fa:	460c      	mov	r4, r1
 80071fc:	d904      	bls.n	8007208 <_raise_r+0x14>
 80071fe:	2316      	movs	r3, #22
 8007200:	6003      	str	r3, [r0, #0]
 8007202:	f04f 30ff 	mov.w	r0, #4294967295
 8007206:	bd38      	pop	{r3, r4, r5, pc}
 8007208:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800720a:	b112      	cbz	r2, 8007212 <_raise_r+0x1e>
 800720c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007210:	b94b      	cbnz	r3, 8007226 <_raise_r+0x32>
 8007212:	4628      	mov	r0, r5
 8007214:	f000 f830 	bl	8007278 <_getpid_r>
 8007218:	4622      	mov	r2, r4
 800721a:	4601      	mov	r1, r0
 800721c:	4628      	mov	r0, r5
 800721e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007222:	f000 b817 	b.w	8007254 <_kill_r>
 8007226:	2b01      	cmp	r3, #1
 8007228:	d00a      	beq.n	8007240 <_raise_r+0x4c>
 800722a:	1c59      	adds	r1, r3, #1
 800722c:	d103      	bne.n	8007236 <_raise_r+0x42>
 800722e:	2316      	movs	r3, #22
 8007230:	6003      	str	r3, [r0, #0]
 8007232:	2001      	movs	r0, #1
 8007234:	e7e7      	b.n	8007206 <_raise_r+0x12>
 8007236:	2100      	movs	r1, #0
 8007238:	4620      	mov	r0, r4
 800723a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800723e:	4798      	blx	r3
 8007240:	2000      	movs	r0, #0
 8007242:	e7e0      	b.n	8007206 <_raise_r+0x12>

08007244 <raise>:
 8007244:	4b02      	ldr	r3, [pc, #8]	@ (8007250 <raise+0xc>)
 8007246:	4601      	mov	r1, r0
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	f7ff bfd3 	b.w	80071f4 <_raise_r>
 800724e:	bf00      	nop
 8007250:	20000018 	.word	0x20000018

08007254 <_kill_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	2300      	movs	r3, #0
 8007258:	4d06      	ldr	r5, [pc, #24]	@ (8007274 <_kill_r+0x20>)
 800725a:	4604      	mov	r4, r0
 800725c:	4608      	mov	r0, r1
 800725e:	4611      	mov	r1, r2
 8007260:	602b      	str	r3, [r5, #0]
 8007262:	f7fa f802 	bl	800126a <_kill>
 8007266:	1c43      	adds	r3, r0, #1
 8007268:	d102      	bne.n	8007270 <_kill_r+0x1c>
 800726a:	682b      	ldr	r3, [r5, #0]
 800726c:	b103      	cbz	r3, 8007270 <_kill_r+0x1c>
 800726e:	6023      	str	r3, [r4, #0]
 8007270:	bd38      	pop	{r3, r4, r5, pc}
 8007272:	bf00      	nop
 8007274:	20000400 	.word	0x20000400

08007278 <_getpid_r>:
 8007278:	f7f9 bff0 	b.w	800125c <_getpid>

0800727c <__swhatbuf_r>:
 800727c:	b570      	push	{r4, r5, r6, lr}
 800727e:	460c      	mov	r4, r1
 8007280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007284:	4615      	mov	r5, r2
 8007286:	2900      	cmp	r1, #0
 8007288:	461e      	mov	r6, r3
 800728a:	b096      	sub	sp, #88	@ 0x58
 800728c:	da0c      	bge.n	80072a8 <__swhatbuf_r+0x2c>
 800728e:	89a3      	ldrh	r3, [r4, #12]
 8007290:	2100      	movs	r1, #0
 8007292:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007296:	bf14      	ite	ne
 8007298:	2340      	movne	r3, #64	@ 0x40
 800729a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800729e:	2000      	movs	r0, #0
 80072a0:	6031      	str	r1, [r6, #0]
 80072a2:	602b      	str	r3, [r5, #0]
 80072a4:	b016      	add	sp, #88	@ 0x58
 80072a6:	bd70      	pop	{r4, r5, r6, pc}
 80072a8:	466a      	mov	r2, sp
 80072aa:	f000 f849 	bl	8007340 <_fstat_r>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	dbed      	blt.n	800728e <__swhatbuf_r+0x12>
 80072b2:	9901      	ldr	r1, [sp, #4]
 80072b4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072b8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072bc:	4259      	negs	r1, r3
 80072be:	4159      	adcs	r1, r3
 80072c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072c4:	e7eb      	b.n	800729e <__swhatbuf_r+0x22>

080072c6 <__smakebuf_r>:
 80072c6:	898b      	ldrh	r3, [r1, #12]
 80072c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072ca:	079d      	lsls	r5, r3, #30
 80072cc:	4606      	mov	r6, r0
 80072ce:	460c      	mov	r4, r1
 80072d0:	d507      	bpl.n	80072e2 <__smakebuf_r+0x1c>
 80072d2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072d6:	6023      	str	r3, [r4, #0]
 80072d8:	6123      	str	r3, [r4, #16]
 80072da:	2301      	movs	r3, #1
 80072dc:	6163      	str	r3, [r4, #20]
 80072de:	b003      	add	sp, #12
 80072e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072e2:	466a      	mov	r2, sp
 80072e4:	ab01      	add	r3, sp, #4
 80072e6:	f7ff ffc9 	bl	800727c <__swhatbuf_r>
 80072ea:	9f00      	ldr	r7, [sp, #0]
 80072ec:	4605      	mov	r5, r0
 80072ee:	4639      	mov	r1, r7
 80072f0:	4630      	mov	r0, r6
 80072f2:	f7fd fbd3 	bl	8004a9c <_malloc_r>
 80072f6:	b948      	cbnz	r0, 800730c <__smakebuf_r+0x46>
 80072f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072fc:	059a      	lsls	r2, r3, #22
 80072fe:	d4ee      	bmi.n	80072de <__smakebuf_r+0x18>
 8007300:	f023 0303 	bic.w	r3, r3, #3
 8007304:	f043 0302 	orr.w	r3, r3, #2
 8007308:	81a3      	strh	r3, [r4, #12]
 800730a:	e7e2      	b.n	80072d2 <__smakebuf_r+0xc>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007316:	81a3      	strh	r3, [r4, #12]
 8007318:	9b01      	ldr	r3, [sp, #4]
 800731a:	6020      	str	r0, [r4, #0]
 800731c:	b15b      	cbz	r3, 8007336 <__smakebuf_r+0x70>
 800731e:	4630      	mov	r0, r6
 8007320:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007324:	f000 f81e 	bl	8007364 <_isatty_r>
 8007328:	b128      	cbz	r0, 8007336 <__smakebuf_r+0x70>
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	f023 0303 	bic.w	r3, r3, #3
 8007330:	f043 0301 	orr.w	r3, r3, #1
 8007334:	81a3      	strh	r3, [r4, #12]
 8007336:	89a3      	ldrh	r3, [r4, #12]
 8007338:	431d      	orrs	r5, r3
 800733a:	81a5      	strh	r5, [r4, #12]
 800733c:	e7cf      	b.n	80072de <__smakebuf_r+0x18>
	...

08007340 <_fstat_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	2300      	movs	r3, #0
 8007344:	4d06      	ldr	r5, [pc, #24]	@ (8007360 <_fstat_r+0x20>)
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	4611      	mov	r1, r2
 800734c:	602b      	str	r3, [r5, #0]
 800734e:	f7f9 ffeb 	bl	8001328 <_fstat>
 8007352:	1c43      	adds	r3, r0, #1
 8007354:	d102      	bne.n	800735c <_fstat_r+0x1c>
 8007356:	682b      	ldr	r3, [r5, #0]
 8007358:	b103      	cbz	r3, 800735c <_fstat_r+0x1c>
 800735a:	6023      	str	r3, [r4, #0]
 800735c:	bd38      	pop	{r3, r4, r5, pc}
 800735e:	bf00      	nop
 8007360:	20000400 	.word	0x20000400

08007364 <_isatty_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	2300      	movs	r3, #0
 8007368:	4d05      	ldr	r5, [pc, #20]	@ (8007380 <_isatty_r+0x1c>)
 800736a:	4604      	mov	r4, r0
 800736c:	4608      	mov	r0, r1
 800736e:	602b      	str	r3, [r5, #0]
 8007370:	f7f9 ffe9 	bl	8001346 <_isatty>
 8007374:	1c43      	adds	r3, r0, #1
 8007376:	d102      	bne.n	800737e <_isatty_r+0x1a>
 8007378:	682b      	ldr	r3, [r5, #0]
 800737a:	b103      	cbz	r3, 800737e <_isatty_r+0x1a>
 800737c:	6023      	str	r3, [r4, #0]
 800737e:	bd38      	pop	{r3, r4, r5, pc}
 8007380:	20000400 	.word	0x20000400

08007384 <_init>:
 8007384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007386:	bf00      	nop
 8007388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800738a:	bc08      	pop	{r3}
 800738c:	469e      	mov	lr, r3
 800738e:	4770      	bx	lr

08007390 <_fini>:
 8007390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007392:	bf00      	nop
 8007394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007396:	bc08      	pop	{r3}
 8007398:	469e      	mov	lr, r3
 800739a:	4770      	bx	lr
