# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_06.srcs/sources_1/new/coder8a3eg.vhd" \
"../../../../guia_06.srcs/sim_1/imports/capitulo06/coder8a3EG_tb.vhd" \

# Do not sort compile order
nosort
