Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otterMCU_TB_behav xil_defaultlib.otterMCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sim_1/new/otterMCU_TB.sv:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.otterMCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot otterMCU_TB_behav
