module top
#(parameter param64 = (((7'h41) ? (((~(8'hb8)) ? (8'hb1) : ((7'h41) == (8'hbe))) ? (((8'hab) << (7'h41)) + ((8'ha8) | (8'hbd))) : ((~&(8'hb5)) << ((8'hbc) > (7'h40)))) : (((|(8'ha1)) >= {(8'hbe), (8'hbb)}) || ({(8'hbc), (7'h44)} ? ((8'h9f) ? (8'ha1) : (8'hb1)) : ((7'h41) < (8'ha9))))) << (-(&(8'hb5)))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h28c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire4;
  input wire [(4'h9):(1'h0)] wire3;
  input wire [(5'h13):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire63;
  wire signed [(4'hd):(1'h0)] wire62;
  wire [(4'ha):(1'h0)] wire61;
  wire [(3'h4):(1'h0)] wire60;
  wire [(4'hd):(1'h0)] wire59;
  wire [(4'h9):(1'h0)] wire58;
  wire signed [(5'h11):(1'h0)] wire57;
  wire signed [(4'h8):(1'h0)] wire56;
  wire [(3'h7):(1'h0)] wire55;
  wire signed [(4'hd):(1'h0)] wire54;
  wire [(4'hc):(1'h0)] wire24;
  wire signed [(3'h5):(1'h0)] wire23;
  wire [(4'hc):(1'h0)] wire21;
  wire signed [(4'h9):(1'h0)] wire20;
  wire [(5'h13):(1'h0)] wire19;
  wire [(4'ha):(1'h0)] wire18;
  wire signed [(3'h6):(1'h0)] wire7;
  wire [(5'h11):(1'h0)] wire6;
  wire signed [(5'h15):(1'h0)] wire5;
  reg signed [(4'ha):(1'h0)] reg53 = (1'h0);
  reg [(4'hd):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg51 = (1'h0);
  reg [(4'ha):(1'h0)] reg50 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg48 = (1'h0);
  reg [(3'h6):(1'h0)] reg47 = (1'h0);
  reg [(4'hd):(1'h0)] reg46 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg44 = (1'h0);
  reg [(4'he):(1'h0)] reg43 = (1'h0);
  reg [(4'hd):(1'h0)] reg42 = (1'h0);
  reg [(3'h6):(1'h0)] reg41 = (1'h0);
  reg [(3'h7):(1'h0)] reg40 = (1'h0);
  reg [(5'h15):(1'h0)] reg39 = (1'h0);
  reg [(2'h3):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg37 = (1'h0);
  reg [(3'h7):(1'h0)] reg36 = (1'h0);
  reg [(2'h3):(1'h0)] reg35 = (1'h0);
  reg [(3'h4):(1'h0)] reg34 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg33 = (1'h0);
  reg [(4'h8):(1'h0)] reg32 = (1'h0);
  reg [(3'h5):(1'h0)] reg31 = (1'h0);
  reg [(3'h5):(1'h0)] reg30 = (1'h0);
  reg [(4'hc):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg28 = (1'h0);
  reg [(5'h11):(1'h0)] reg27 = (1'h0);
  reg [(4'hd):(1'h0)] reg26 = (1'h0);
  reg [(3'h7):(1'h0)] reg25 = (1'h0);
  reg [(3'h6):(1'h0)] reg22 = (1'h0);
  reg [(5'h13):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg16 = (1'h0);
  reg signed [(4'he):(1'h0)] reg15 = (1'h0);
  reg [(4'ha):(1'h0)] reg14 = (1'h0);
  reg [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(3'h6):(1'h0)] reg12 = (1'h0);
  reg [(3'h5):(1'h0)] reg11 = (1'h0);
  reg [(4'h8):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg9 = (1'h0);
  reg [(4'he):(1'h0)] reg8 = (1'h0);
  assign y = {wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire24,
                 wire23,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire7,
                 wire6,
                 wire5,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg22,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire5 = $signed(({$unsigned(wire3[(1'h1):(1'h0)])} * wire2[(4'h8):(3'h5)]));
  assign wire6 = ((7'h42) <<< (~&$unsigned((&((8'had) ? wire1 : (8'hbf))))));
  assign wire7 = $signed($signed(wire3));
  always
    @(posedge clk) begin
      reg8 <= $signed((8'hbc));
      reg9 <= (wire6[(4'hf):(2'h2)] ?
          $unsigned((wire2 ?
              $signed((+wire7)) : (~^$unsigned((7'h42))))) : $signed((wire4[(4'hb):(4'ha)] ?
              (~^(wire5 ~^ wire4)) : wire5)));
      reg10 <= {{wire0[(3'h4):(1'h1)]}};
      if (wire5[(5'h14):(3'h6)])
        begin
          reg11 <= {(-{(-$signed(reg9))})};
          reg12 <= $signed({$unsigned({$unsigned(wire0)})});
          if (wire7)
            begin
              reg13 <= $unsigned(reg8[(4'hd):(2'h2)]);
              reg14 <= {wire5[(3'h6):(1'h0)],
                  ($signed((^$signed((8'hbb)))) ?
                      (($signed(wire1) != (!(8'hbc))) ?
                          $signed($unsigned(reg10)) : ((|wire2) - (reg10 ?
                              reg10 : wire6))) : (-(~|(wire7 * (8'hae)))))};
              reg15 <= (-$unsigned(wire5));
            end
          else
            begin
              reg13 <= wire6[(4'h9):(1'h0)];
              reg14 <= wire7[(3'h5):(3'h5)];
              reg15 <= $signed($unsigned($unsigned(wire1[(1'h1):(1'h0)])));
              reg16 <= $unsigned(reg10[(3'h6):(1'h1)]);
            end
          reg17 <= ((~$signed((~^reg8))) != (7'h40));
        end
      else
        begin
          reg11 <= (8'hbb);
        end
    end
  assign wire18 = ({$unsigned(reg11[(1'h0):(1'h0)]),
                      reg16[(1'h1):(1'h1)]} < ($signed($unsigned(reg17[(4'ha):(4'h8)])) ?
                      {((reg10 ~^ reg12) ? (^~reg17) : wire0)} : wire2));
  assign wire19 = reg14[(4'h9):(1'h0)];
  assign wire20 = (&{($signed(((8'ha6) ~^ (8'h9f))) | (wire7 ?
                          $unsigned(wire7) : reg12)),
                      ((!((8'ha1) ? reg16 : wire0)) << ((reg9 ? reg9 : reg12) ?
                          (reg14 ? wire1 : wire18) : $signed(wire2)))});
  assign wire21 = $unsigned((!wire5));
  always
    @(posedge clk) begin
      reg22 <= $signed((wire6[(4'hc):(4'h8)] <= ((~&(^reg14)) ?
          (^~(reg14 + (8'hbd))) : ((wire3 ?
              reg15 : (8'haf)) - (reg12 + reg9)))));
    end
  assign wire23 = reg13[(4'h8):(3'h7)];
  assign wire24 = wire5;
  always
    @(posedge clk) begin
      reg25 <= $signed($signed(($signed((wire6 >>> reg17)) >> (((8'hb6) >= wire20) << reg13))));
      if ((^reg15[(4'hb):(3'h7)]))
        begin
          reg26 <= wire20[(4'h8):(3'h5)];
          reg27 <= $signed($unsigned((reg25[(3'h6):(2'h2)] * $signed((reg10 ?
              wire4 : (8'hb5))))));
          reg28 <= reg13[(4'h8):(2'h3)];
          reg29 <= reg16;
          reg30 <= wire1;
        end
      else
        begin
          reg26 <= $unsigned($unsigned((wire2 ? reg10 : {wire18})));
          if (($signed((&$signed(wire7[(2'h2):(1'h1)]))) <= (!$unsigned(((~^wire7) ?
              (reg10 >>> wire18) : $signed(wire19))))))
            begin
              reg27 <= (!reg15);
              reg28 <= {reg29,
                  $unsigned((reg15 ? {(reg22 & reg29)} : (8'hba)))};
              reg29 <= (|((|($signed(reg22) ? $unsigned(reg12) : (7'h44))) ?
                  $unsigned((~^(-reg9))) : $unsigned($signed((reg16 * reg9)))));
              reg30 <= ($unsigned((8'hb7)) >> (reg10 != reg30[(3'h5):(1'h0)]));
            end
          else
            begin
              reg27 <= $signed(($unsigned(wire6) ? $signed((8'hbd)) : reg16));
              reg28 <= {($unsigned(reg14) ?
                      (^$unsigned($signed(wire21))) : (^~({reg30, reg26} ?
                          (8'ha7) : wire4)))};
              reg29 <= $unsigned((reg8 ?
                  $signed(wire7[(2'h2):(1'h1)]) : (reg16[(1'h1):(1'h1)] | reg25)));
              reg30 <= (!(~^{$signed($signed(reg15))}));
            end
          reg31 <= ((+wire23) ?
              {{($signed(wire19) == ((7'h44) ? wire3 : (8'hab)))},
                  (((reg10 ^ wire18) ~^ (wire5 ? (8'ha6) : reg8)) ?
                      (~|reg27[(5'h10):(2'h3)]) : reg26)} : (&($unsigned($unsigned(wire2)) ?
                  reg12[(3'h4):(1'h0)] : wire6)));
        end
      if (reg15[(3'h6):(3'h6)])
        begin
          if ($signed(((((|(7'h42)) ? (~&reg26) : {wire3, reg29}) ?
              (+(reg17 ?
                  reg29 : reg10)) : $signed((wire5 * wire0))) <<< (8'ha5))))
            begin
              reg32 <= (wire23 << {($signed(reg14) ?
                      $signed(wire20) : {(reg28 == wire18)}),
                  ($unsigned(reg27[(3'h5):(3'h4)]) ?
                      (~^{reg28, reg10}) : $unsigned(wire24[(1'h0):(1'h0)]))});
            end
          else
            begin
              reg32 <= reg32[(3'h5):(2'h3)];
            end
          reg33 <= {$unsigned($unsigned((|(wire6 ? wire3 : reg11)))),
              $unsigned($signed(((^reg28) ? reg26 : {reg32})))};
          reg34 <= wire1;
          if (($unsigned($signed(wire3)) ?
              (~|reg30) : $unsigned((wire6[(2'h3):(1'h1)] ?
                  (|$signed(reg26)) : ((^~wire24) | (wire18 ?
                      reg26 : reg15))))))
            begin
              reg35 <= {(!wire1)};
              reg36 <= reg14;
              reg37 <= reg34[(1'h1):(1'h0)];
              reg38 <= ($unsigned(reg26[(1'h0):(1'h0)]) ?
                  (+$unsigned(((-reg22) && (!reg36)))) : $unsigned($unsigned(((reg12 ?
                      (7'h44) : reg10) || reg16[(4'he):(2'h2)]))));
              reg39 <= (wire19[(1'h0):(1'h0)] != $signed($unsigned(reg32[(3'h4):(2'h2)])));
            end
          else
            begin
              reg35 <= $unsigned({(wire21 ^~ wire19),
                  $signed(({wire5} ?
                      ((8'hbe) ? wire7 : reg8) : $signed(wire0)))});
              reg36 <= (wire21 + ($unsigned(($unsigned(wire4) ?
                      $signed((8'hbd)) : wire21)) ?
                  reg15 : $signed({(wire23 ? reg12 : (8'ha6))})));
              reg37 <= $unsigned((^(~&(-reg15))));
              reg38 <= (8'hbd);
            end
        end
      else
        begin
          reg32 <= (^$signed(($signed((|reg26)) ?
              wire20 : (~|reg29[(4'hc):(2'h2)]))));
          if (((($unsigned($unsigned(wire1)) == wire7[(3'h6):(2'h2)]) >= reg36) ?
              {reg14} : (((8'hb3) | $signed((reg34 <= wire24))) ^ (($signed((8'hba)) ?
                      reg16 : (wire5 << reg33)) ?
                  ((~&reg22) ?
                      reg28 : (reg14 ? (8'h9c) : wire0)) : (reg27 >> (reg10 ?
                      wire7 : reg25))))))
            begin
              reg33 <= {($unsigned($unsigned((reg9 << reg9))) <= (reg13 ?
                      (((8'hb7) | reg13) ?
                          (wire3 - wire24) : $signed(reg29)) : $unsigned((reg11 ?
                          reg39 : reg29))))};
              reg34 <= reg39[(4'he):(2'h2)];
              reg35 <= $signed((reg39 != $signed($unsigned(reg27))));
              reg36 <= $signed((reg30 ? reg11[(3'h5):(2'h3)] : $signed(reg25)));
            end
          else
            begin
              reg33 <= $unsigned((8'hb9));
            end
          reg37 <= $signed(wire1);
          reg38 <= (&$signed(($unsigned($signed((8'had))) ?
              ($unsigned(reg33) || (-reg22)) : ((~&reg13) ?
                  {reg36} : (wire7 ? (8'h9f) : wire23)))));
          reg39 <= reg27[(3'h7):(3'h6)];
        end
      reg40 <= (+(-(reg37[(4'hc):(4'h9)] >= (&reg37[(5'h11):(4'ha)]))));
      if ($signed(($unsigned({(reg26 << reg29)}) * wire1[(2'h2):(2'h2)])))
        begin
          reg41 <= reg36[(1'h1):(1'h1)];
          reg42 <= $signed({(wire21 ? reg27 : $signed($unsigned(reg40)))});
          if (wire18[(4'ha):(3'h5)])
            begin
              reg43 <= $unsigned(wire2[(5'h13):(1'h1)]);
              reg44 <= $signed((reg43[(4'hb):(2'h2)] - ($signed(reg28) ?
                  (reg41 <<< $signed(reg43)) : (^(reg36 & reg34)))));
              reg45 <= $unsigned((^reg31[(3'h5):(1'h0)]));
            end
          else
            begin
              reg43 <= $signed((wire23 > ((|reg15) ?
                  reg26[(4'ha):(1'h0)] : ((wire5 || reg34) * (reg32 && (8'ha2))))));
            end
          reg46 <= $signed(($signed({(wire0 && (8'hb6)),
              $signed((8'ha7))}) << reg10[(2'h3):(2'h3)]));
        end
      else
        begin
          reg41 <= ((reg34 < $unsigned($signed(wire21[(3'h7):(1'h1)]))) || $signed(wire5[(5'h10):(4'hf)]));
          reg42 <= {$signed((^~reg39[(5'h11):(3'h6)]))};
          reg43 <= reg16;
          if ($signed((|((reg42 < {reg15, reg46}) | ({reg32,
              reg28} + $signed(reg35))))))
            begin
              reg44 <= ($unsigned($unsigned((~^$signed(reg17)))) ?
                  $signed((-(reg22 ?
                      {(8'had), reg29} : {reg30,
                          reg16}))) : ($signed($signed((reg27 ?
                      reg30 : wire5))) >> reg8[(3'h6):(3'h4)]));
              reg45 <= (-$signed(wire23[(1'h1):(1'h0)]));
              reg46 <= ($unsigned($unsigned((-$signed(reg11)))) ?
                  ({$signed((wire6 ? (7'h44) : (8'haf))),
                          $signed($signed((7'h42)))} ?
                      $unsigned($unsigned((wire5 >= reg9))) : ((reg44[(4'hd):(4'hd)] + wire21[(3'h4):(2'h2)]) ?
                          ($unsigned((8'hb8)) ?
                              (reg26 ? wire20 : wire2) : ((8'ha6) ?
                                  reg44 : reg16)) : (+reg13))) : $signed(reg27));
              reg47 <= (($unsigned($unsigned($unsigned(reg13))) ?
                      (~|($unsigned((7'h41)) ?
                          {reg28, (8'hbb)} : reg29)) : (~^{(reg10 ?
                              reg12 : reg28)})) ?
                  $unsigned((~|reg36[(2'h3):(1'h0)])) : ($unsigned({(reg29 ?
                              reg33 : reg15)}) ?
                      ($unsigned((reg26 ?
                          (8'hac) : reg26)) >= reg25[(1'h0):(1'h0)]) : (&(|$unsigned(reg39)))));
              reg48 <= ((8'h9c) <<< (|$signed(($unsigned(wire24) + (reg12 >= reg46)))));
            end
          else
            begin
              reg44 <= $unsigned(wire4[(1'h1):(1'h0)]);
              reg45 <= $unsigned(((|(~|reg43[(3'h4):(3'h4)])) ?
                  $unsigned(wire21) : $signed((reg9 ?
                      reg25[(1'h0):(1'h0)] : reg17[(5'h12):(1'h0)]))));
              reg46 <= ((~|$signed($unsigned(reg25))) >>> wire3[(4'h9):(3'h5)]);
              reg47 <= ({$signed($signed((reg12 ? reg10 : (8'h9f))))} ?
                  $unsigned({($unsigned(reg25) | wire24)}) : (~^(8'ha3)));
              reg48 <= ($unsigned((&reg28)) ?
                  (^~$signed(reg45)) : (($signed($unsigned(reg17)) ?
                          reg35[(1'h1):(1'h0)] : ({reg42, reg46} ?
                              $signed(reg9) : reg43)) ?
                      ({{wire21, reg40}, $signed(reg15)} ?
                          (^~(reg15 && reg35)) : (~(8'ha9))) : (8'ha6)));
            end
          if ((~&{($signed(wire18) | (^~(reg32 ? (8'hba) : reg15))),
              $signed((reg22[(2'h3):(1'h1)] <<< reg38))}))
            begin
              reg49 <= {((reg31[(2'h2):(2'h2)] ?
                      reg26 : $unsigned((reg30 || reg14))) * (reg44 & (~|((8'hb0) ?
                      (8'h9d) : reg29)))),
                  {(^$signed({reg33}))}};
              reg50 <= $signed((^(reg47[(1'h1):(1'h1)] ?
                  ((reg47 ? (7'h40) : (8'ha0)) ?
                      $signed(reg17) : {reg38,
                          wire2}) : reg15[(4'hd):(3'h4)])));
            end
          else
            begin
              reg49 <= $unsigned($signed($unsigned({{reg22, reg26}})));
              reg50 <= ($unsigned((~(~&(reg41 ? reg41 : (8'hba))))) ?
                  (^~{(8'hb2),
                      ({(8'ha0), reg29} + (reg10 ?
                          reg10 : reg37))}) : ($signed((reg9 ?
                      $unsigned(reg17) : (~^reg17))) || {{(reg38 ^ reg30)}}));
              reg51 <= $unsigned($unsigned($signed({$signed(reg10),
                  reg43[(3'h4):(3'h4)]})));
              reg52 <= ((reg10[(3'h5):(1'h0)] ?
                  reg35[(1'h0):(1'h0)] : reg32[(1'h0):(1'h0)]) >>> wire4[(1'h0):(1'h0)]);
              reg53 <= ((~&((!(reg46 || (7'h44))) ?
                  $unsigned({reg41}) : wire7)) <<< reg15[(1'h1):(1'h1)]);
            end
        end
    end
  assign wire54 = ($unsigned((8'haf)) ^~ $unsigned(reg37));
  assign wire55 = reg22;
  assign wire56 = ($unsigned(reg28) >> $unsigned((8'ha4)));
  assign wire57 = ($unsigned($signed($unsigned(reg25))) ?
                      ({$unsigned((!wire0)), (wire56[(4'h8):(3'h5)] >> reg48)} ?
                          wire0[(3'h4):(3'h4)] : reg28) : (!$signed({reg22[(3'h4):(1'h1)]})));
  assign wire58 = reg33;
  assign wire59 = {$signed($unsigned($signed((wire4 <= (8'hb2))))), reg44};
  assign wire60 = ($unsigned((reg11 ~^ $signed({reg27,
                      reg41}))) > reg46[(4'ha):(3'h6)]);
  assign wire61 = (-(~|(^~(wire24[(4'hb):(3'h6)] >= $unsigned(wire55)))));
  assign wire62 = (-(($signed((reg51 + reg44)) ?
                          (|((8'ha1) ? (8'hac) : reg44)) : $unsigned({reg33})) ?
                      wire6 : (reg28[(3'h4):(1'h1)] < $unsigned($signed(wire57)))));
  assign wire63 = ($unsigned((($signed(wire0) >>> $signed((8'hab))) || (wire24 == (^reg36)))) > ((8'hba) ?
                      reg45[(3'h6):(1'h1)] : (~(~&$unsigned(reg36)))));
endmodule
