<stg><name>chunkProcessor_Pipeline_VITIS_LOOP_32_4</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln32 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc41:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc41:1 %icmp_ln32 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc41:2 %add_ln32 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41:3 %br_ln32 = br i1 %icmp_ln32, void %for.inc41.split, void %for.end43.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:0 %zext_ln32 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:4 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc41.split:5 %input_r_load = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:6 %wvars_addr = getelementptr i32 %wvars, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="wvars_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
for.inc41.split:7 %wvars_load = load i3 %wvars_addr

]]></Node>
<StgValue><ssdm name="wvars_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc41.split:11 %store_ln32 = store i4 %add_ln32, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.end43.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc41.split:1 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc41.split:2 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc41.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc41.split:5 %input_r_load = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
for.inc41.split:7 %wvars_load = load i3 %wvars_addr

]]></Node>
<StgValue><ssdm name="wvars_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc41.split:8 %add_ln33 = add i32 %wvars_load, i32 %input_r_load

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:9 %output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc41.split:10 %store_ln33 = store i32 %add_ln33, i3 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc41.split:12 %br_ln32 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="wvars" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="wvars"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="output_r" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="48" from="empty" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="70" from="input_r" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="71" from="empty" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln32" fromId="89" toId="8">
</dataflow>
<dataflow id="91" from="i" to="store_ln32" fromId="5" toId="8">
</dataflow>
<dataflow id="92" from="i" to="i_2" fromId="5" toId="10">
</dataflow>
<dataflow id="93" from="i_2" to="icmp_ln32" fromId="10" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln32" fromId="94" toId="11">
</dataflow>
<dataflow id="96" from="i_2" to="add_ln32" fromId="10" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln32" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="icmp_ln32" to="br_ln32" fromId="11" toId="13">
</dataflow>
<dataflow id="100" from="i_2" to="zext_ln32" fromId="10" toId="14">
</dataflow>
<dataflow id="101" from="input_r" to="input_r_addr" fromId="39" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_102" to="input_r_addr" fromId="102" toId="15">
</dataflow>
<dataflow id="104" from="zext_ln32" to="input_r_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="105" from="input_r_addr" to="input_r_load" fromId="15" toId="16">
</dataflow>
<dataflow id="106" from="wvars" to="wvars_addr" fromId="40" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_102" to="wvars_addr" fromId="102" toId="17">
</dataflow>
<dataflow id="108" from="zext_ln32" to="wvars_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="109" from="wvars_addr" to="wvars_load" fromId="17" toId="18">
</dataflow>
<dataflow id="110" from="add_ln32" to="store_ln32" fromId="12" toId="19">
</dataflow>
<dataflow id="111" from="i" to="store_ln32" fromId="5" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_54" to="specpipeline_ln32" fromId="54" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_49" to="specpipeline_ln32" fromId="49" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_49" to="specpipeline_ln32" fromId="49" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_49" to="specpipeline_ln32" fromId="49" toId="20">
</dataflow>
<dataflow id="118" from="empty_0" to="specpipeline_ln32" fromId="52" toId="20">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="119" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_121" to="speclooptripcount_ln32" fromId="121" toId="21">
</dataflow>
<dataflow id="123" from="StgValue_121" to="speclooptripcount_ln32" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_121" to="speclooptripcount_ln32" fromId="121" toId="21">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="125" toId="22">
</dataflow>
<dataflow id="128" from="empty_2" to="specloopname_ln32" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="input_r_addr" to="input_r_load" fromId="15" toId="23">
</dataflow>
<dataflow id="130" from="wvars_addr" to="wvars_load" fromId="17" toId="24">
</dataflow>
<dataflow id="131" from="wvars_load" to="add_ln33" fromId="24" toId="25">
</dataflow>
<dataflow id="132" from="input_r_load" to="add_ln33" fromId="23" toId="25">
</dataflow>
<dataflow id="133" from="output_r" to="output_r_addr" fromId="41" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_102" to="output_r_addr" fromId="102" toId="26">
</dataflow>
<dataflow id="135" from="zext_ln32" to="output_r_addr" fromId="14" toId="26">
</dataflow>
<dataflow id="136" from="add_ln33" to="store_ln33" fromId="25" toId="27">
</dataflow>
<dataflow id="137" from="output_r_addr" to="store_ln33" fromId="26" toId="27">
</dataflow>
<dataflow id="138" from="icmp_ln32" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
