

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       66|       66|         4|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      42|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln69_1_fu_239_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln69_fu_256_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln71_fu_310_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln73_fu_304_p2     |         +|   0|  0|  14|           6|           6|
    |icmp_ln69_fu_233_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln71_fu_262_p2    |      icmp|   0|  0|  13|           4|           5|
    |select_ln66_fu_268_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln69_fu_276_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          35|          29|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |c_fu_78                               |   9|          2|    4|          8|
    |indvar_flatten_fu_86                  |   9|          2|    7|         14|
    |r_fu_82                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   24|         48|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |add_ln73_reg_375                   |  6|   0|    6|          0|
    |ap_CS_fsm                          |  1|   0|    1|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |  1|   0|    1|          0|
    |c_fu_78                            |  4|   0|    4|          0|
    |indvar_flatten_fu_86               |  7|   0|    7|          0|
    |r_fu_82                            |  4|   0|    4|          0|
    |select_ln69_reg_366                |  4|   0|    4|          0|
    |select_ln69_reg_366_pp0_iter2_reg  |  4|   0|    4|          0|
    |trunc_ln71_reg_371                 |  3|   0|    3|          0|
    |trunc_ln71_reg_371_pp0_iter2_reg   |  3|   0|    3|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 42|   0|   42|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|buf_2d_in_address0    |  out|    3|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_ce0         |  out|    1|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_we0         |  out|    1|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_d0          |  out|   16|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_1_address0  |  out|    3|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_1_ce0       |  out|    1|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_1_we0       |  out|    1|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_1_d0        |  out|   16|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_2_address0  |  out|    3|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_2_ce0       |  out|    1|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_2_we0       |  out|    1|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_2_d0        |  out|   16|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_3_address0  |  out|    3|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_3_ce0       |  out|    1|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_3_we0       |  out|    1|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_3_d0        |  out|   16|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_4_address0  |  out|    3|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_4_ce0       |  out|    1|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_4_we0       |  out|    1|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_4_d0        |  out|   16|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_5_address0  |  out|    3|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_5_ce0       |  out|    1|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_5_we0       |  out|    1|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_5_d0        |  out|   16|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_6_address0  |  out|    3|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_6_ce0       |  out|    1|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_6_we0       |  out|    1|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_6_d0        |  out|   16|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_7_address0  |  out|    3|   ap_memory|                           buf_2d_in_7|         array|
|buf_2d_in_7_ce0       |  out|    1|   ap_memory|                           buf_2d_in_7|         array|
|buf_2d_in_7_we0       |  out|    1|   ap_memory|                           buf_2d_in_7|         array|
|buf_2d_in_7_d0        |  out|   16|   ap_memory|                           buf_2d_in_7|         array|
|input_r_address0      |  out|    6|   ap_memory|                               input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|                               input_r|         array|
|input_r_q0            |   in|   16|   ap_memory|                               input_r|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [dct.cpp:66->dct.cpp:101]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [dct.cpp:66->dct.cpp:101]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln66 = store i4 0, i4 %r" [dct.cpp:66->dct.cpp:101]   --->   Operation 13 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln66 = store i4 0, i4 %c" [dct.cpp:66->dct.cpp:101]   --->   Operation 14 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:69->dct.cpp:101]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%icmp_ln69 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:69->dct.cpp:101]   --->   Operation 17 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln69_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:69->dct.cpp:101]   --->   Operation 18 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc8.i, void %for.inc.i1.preheader.exitStub" [dct.cpp:69->dct.cpp:101]   --->   Operation 19 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln69 = store i7 %add_ln69_1, i7 %indvar_flatten" [dct.cpp:69->dct.cpp:101]   --->   Operation 20 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:71->dct.cpp:101]   --->   Operation 21 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:69->dct.cpp:101]   --->   Operation 22 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln69 = add i4 %r_load, i4 1" [dct.cpp:69->dct.cpp:101]   --->   Operation 23 'add' 'add_ln69' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln71 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:71->dct.cpp:101]   --->   Operation 24 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln66 = select i1 %icmp_ln71, i4 0, i4 %c_load" [dct.cpp:66->dct.cpp:101]   --->   Operation 25 'select' 'select_ln66' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln69 = select i1 %icmp_ln71, i4 %add_ln69, i4 %r_load" [dct.cpp:69->dct.cpp:101]   --->   Operation 26 'select' 'select_ln69' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [dct.cpp:69->dct.cpp:101]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %select_ln66" [dct.cpp:71->dct.cpp:101]   --->   Operation 29 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i4 %select_ln66" [dct.cpp:71->dct.cpp:101]   --->   Operation 30 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln73 = add i6 %zext_ln71, i6 %tmp_s" [dct.cpp:73->dct.cpp:101]   --->   Operation 31 'add' 'add_ln73' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%switch_ln73 = switch i3 %trunc_ln71, void %arrayidx71.i13.case.7, i3 0, void %arrayidx71.i13.case.0, i3 1, void %arrayidx71.i13.case.1, i3 2, void %arrayidx71.i13.case.2, i3 3, void %arrayidx71.i13.case.3, i3 4, void %arrayidx71.i13.case.4, i3 5, void %arrayidx71.i13.case.5, i3 6, void %arrayidx71.i13.case.6" [dct.cpp:73->dct.cpp:101]   --->   Operation 32 'switch' 'switch_ln73' <Predicate = true> <Delay = 1.65>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln71 = add i4 %select_ln66, i4 1" [dct.cpp:71->dct.cpp:101]   --->   Operation 33 'add' 'add_ln71' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln66 = store i4 %select_ln69, i4 %r" [dct.cpp:66->dct.cpp:101]   --->   Operation 34 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln66 = store i4 %add_ln71, i4 %c" [dct.cpp:66->dct.cpp:101]   --->   Operation 35 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.i" [dct.cpp:71->dct.cpp:101]   --->   Operation 36 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %add_ln73" [dct.cpp:73->dct.cpp:101]   --->   Operation 37 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln73" [dct.cpp:73->dct.cpp:101]   --->   Operation 38 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 39 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %select_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 42 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 43 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 44 'getelementptr' 'buf_2d_in_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 45 'getelementptr' 'buf_2d_in_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 46 'getelementptr' 'buf_2d_in_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 47 'getelementptr' 'buf_2d_in_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 48 'getelementptr' 'buf_2d_in_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 49 'getelementptr' 'buf_2d_in_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln69" [dct.cpp:69->dct.cpp:101]   --->   Operation 50 'getelementptr' 'buf_2d_in_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [dct.cpp:72->dct.cpp:101]   --->   Operation 51 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 52 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 53 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_6_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 53 'store' 'store_ln73' <Predicate = (trunc_ln71 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 54 'br' 'br_ln73' <Predicate = (trunc_ln71 == 6)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_5_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 55 'store' 'store_ln73' <Predicate = (trunc_ln71 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 56 'br' 'br_ln73' <Predicate = (trunc_ln71 == 5)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_4_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 57 'store' 'store_ln73' <Predicate = (trunc_ln71 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 58 'br' 'br_ln73' <Predicate = (trunc_ln71 == 4)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_3_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 59 'store' 'store_ln73' <Predicate = (trunc_ln71 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 60 'br' 'br_ln73' <Predicate = (trunc_ln71 == 3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_2_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 61 'store' 'store_ln73' <Predicate = (trunc_ln71 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 62 'br' 'br_ln73' <Predicate = (trunc_ln71 == 2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_1_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 63 'store' 'store_ln73' <Predicate = (trunc_ln71 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 64 'br' 'br_ln73' <Predicate = (trunc_ln71 == 1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 65 'store' 'store_ln73' <Predicate = (trunc_ln71 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 66 'br' 'br_ln73' <Predicate = (trunc_ln71 == 0)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln73 = store i16 %input_r_load, i3 %buf_2d_in_7_addr" [dct.cpp:73->dct.cpp:101]   --->   Operation 67 'store' 'store_ln73' <Predicate = (trunc_ln71 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx71.i13.exit" [dct.cpp:73->dct.cpp:101]   --->   Operation 68 'br' 'br_ln73' <Predicate = (trunc_ln71 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 01100]
r                     (alloca           ) [ 01100]
indvar_flatten        (alloca           ) [ 01000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln66            (store            ) [ 00000]
store_ln66            (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln69             (icmp             ) [ 01110]
add_ln69_1            (add              ) [ 00000]
br_ln69               (br               ) [ 00000]
store_ln69            (store            ) [ 00000]
c_load                (load             ) [ 00000]
r_load                (load             ) [ 00000]
add_ln69              (add              ) [ 00000]
icmp_ln71             (icmp             ) [ 00000]
select_ln66           (select           ) [ 00000]
select_ln69           (select           ) [ 01011]
empty                 (trunc            ) [ 00000]
tmp_s                 (bitconcatenate   ) [ 00000]
zext_ln71             (zext             ) [ 00000]
trunc_ln71            (trunc            ) [ 01011]
add_ln73              (add              ) [ 01010]
switch_ln73           (switch           ) [ 00000]
add_ln71              (add              ) [ 00000]
store_ln66            (store            ) [ 00000]
store_ln66            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
zext_ln73             (zext             ) [ 00000]
input_r_addr          (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln69             (zext             ) [ 00000]
buf_2d_in_addr        (getelementptr    ) [ 00000]
buf_2d_in_1_addr      (getelementptr    ) [ 00000]
buf_2d_in_2_addr      (getelementptr    ) [ 00000]
buf_2d_in_3_addr      (getelementptr    ) [ 00000]
buf_2d_in_4_addr      (getelementptr    ) [ 00000]
buf_2d_in_5_addr      (getelementptr    ) [ 00000]
buf_2d_in_6_addr      (getelementptr    ) [ 00000]
buf_2d_in_7_addr      (getelementptr    ) [ 00000]
specpipeline_ln72     (specpipeline     ) [ 00000]
input_r_load          (load             ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
store_ln73            (store            ) [ 00000]
br_ln73               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="r_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_r_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buf_2d_in_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2d_in_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buf_2d_in_2_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_2d_in_3_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_2d_in_4_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buf_2d_in_5_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buf_2d_in_6_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buf_2d_in_7_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln73_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln73_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln73_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln73_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln73_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln73_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln73_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln73_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln66_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln66_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln69_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln69_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln69_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="c_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln69_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln71_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln66_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln69_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln71_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln71_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln73_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln71_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln66_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="1"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln66_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="1"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln73_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln69_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="2"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="c_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="348" class="1005" name="r_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="355" class="1005" name="indvar_flatten_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln69_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="366" class="1005" name="select_ln69_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="2"/>
<pin id="368" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln69 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln71_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="2"/>
<pin id="373" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln73_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="1"/>
<pin id="377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="380" class="1005" name="input_r_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="97" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="145" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="97" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="138" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="97" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="131" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="97" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="124" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="97" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="117" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="97" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="110" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="97" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="103" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="97" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="152" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="250" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="262" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="256" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="253" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="268" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="268" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="288" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="268" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="276" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="310" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="344"><net_src comp="78" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="351"><net_src comp="82" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="358"><net_src comp="86" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="365"><net_src comp="233" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="276" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="374"><net_src comp="300" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="304" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="383"><net_src comp="90" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2d_in | {4 }
	Port: buf_2d_in_1 | {4 }
	Port: buf_2d_in_2 | {4 }
	Port: buf_2d_in_3 | {4 }
	Port: buf_2d_in_4 | {4 }
	Port: buf_2d_in_5 | {4 }
	Port: buf_2d_in_6 | {4 }
	Port: buf_2d_in_7 | {4 }
	Port: input_r | {}
 - Input state : 
	Port: dct_Pipeline_RD_Loop_Row_RD_Loop_Col : input_r | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln66 : 1
		store_ln66 : 1
		indvar_flatten_load : 1
		icmp_ln69 : 2
		add_ln69_1 : 2
		br_ln69 : 3
		store_ln69 : 3
	State 2
		add_ln69 : 1
		icmp_ln71 : 1
		select_ln66 : 2
		select_ln69 : 2
		empty : 3
		tmp_s : 4
		zext_ln71 : 3
		trunc_ln71 : 3
		add_ln73 : 5
		switch_ln73 : 4
		add_ln71 : 3
		store_ln66 : 3
		store_ln66 : 4
	State 3
		input_r_addr : 1
		input_r_load : 2
	State 4
		buf_2d_in_addr : 1
		buf_2d_in_1_addr : 1
		buf_2d_in_2_addr : 1
		buf_2d_in_3_addr : 1
		buf_2d_in_4_addr : 1
		buf_2d_in_5_addr : 1
		buf_2d_in_6_addr : 1
		buf_2d_in_7_addr : 1
		store_ln73 : 2
		store_ln73 : 2
		store_ln73 : 2
		store_ln73 : 2
		store_ln73 : 2
		store_ln73 : 2
		store_ln73 : 2
		store_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln69_1_fu_239 |    0    |    14   |
|    add   |   add_ln69_fu_256  |    0    |    13   |
|          |   add_ln73_fu_304  |    0    |    14   |
|          |   add_ln71_fu_310  |    0    |    13   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln69_fu_233  |    0    |    14   |
|          |  icmp_ln71_fu_262  |    0    |    13   |
|----------|--------------------|---------|---------|
|  select  | select_ln66_fu_268 |    0    |    4    |
|          | select_ln69_fu_276 |    0    |    4    |
|----------|--------------------|---------|---------|
|   trunc  |    empty_fu_284    |    0    |    0    |
|          |  trunc_ln71_fu_300 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_s_fu_288    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln71_fu_296  |    0    |    0    |
|   zext   |  zext_ln73_fu_326  |    0    |    0    |
|          |  zext_ln69_fu_330  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    89   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln73_reg_375   |    6   |
|       c_reg_341      |    4   |
|   icmp_ln69_reg_362  |    1   |
|indvar_flatten_reg_355|    7   |
| input_r_addr_reg_380 |    6   |
|       r_reg_348      |    4   |
|  select_ln69_reg_366 |    4   |
|  trunc_ln71_reg_371  |    3   |
+----------------------+--------+
|         Total        |   35   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   35   |   98   |
+-----------+--------+--------+--------+
