{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv " "Source file: C:/intelFPGA/17.1/top/timer/src/time_pkg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1694684310925 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1694684310925 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv " "Source file: C:/intelFPGA/17.1/top/timer/src/time_pkg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1694684310991 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1694684310991 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv " "Source file: C:/intelFPGA/17.1/top/timer/src/time_pkg.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1694684311045 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1694684311045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694684314000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694684314016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 12:38:33 2023 " "Processing started: Thu Sep 14 12:38:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694684314016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684314016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684314016 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1694684315079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_cntrl " "Found entity 1: main_cntrl" {  } { { "main_cntrl.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/main_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694684331655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY0 key0 debouncing.sv(2) " "Verilog HDL Declaration information at debouncing.sv(2): object \"KEY0\" differs only in case from object \"key0\" in the same scope" {  } { { "debouncing.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/debouncing.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694684331671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/debouncing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694684331671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "_1ms.sv(12) " "Verilog HDL information at _1ms.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "_1ms.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/_1ms.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694684331671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1ms.sv 1 1 " "Found 1 design units, including 1 entities, in source file _1ms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _1ms " "Found entity 1: _1ms" {  } { { "_1ms.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/_1ms.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694684331671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transformer.sv 1 1 " "Found 1 design units, including 1 entities, in source file transformer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "transformer.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694684331687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331687 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \".\", or an identifier time_pkg.sv(11) " "Verilog HDL syntax error at time_pkg.sv(11) near text: \";\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "time_pkg.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1694684331687 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "time_pkg time_pkg.sv(4) " "Ignored design unit \"time_pkg\" at time_pkg.sv(4) due to previous errors" {  } { { "time_pkg.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1694684331687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file time_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ssms.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer_ssms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_ssms " "Found entity 1: timer_ssms" {  } { { "timer_ssms.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/timer_ssms.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694684331702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_control " "Found entity 1: seg7_control" {  } { { "seg7_control.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/seg7_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694684331702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331702 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \".\", or an identifier time_pkg.sv(11) " "Verilog HDL syntax error at time_pkg.sv(11) near text: \";\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "time_pkg.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1694684331718 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "time_pkg time_pkg.sv(4) " "Ignored design unit \"time_pkg\" at time_pkg.sv(4) due to previous errors" {  } { { "time_pkg.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/time_pkg.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1694684331718 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main main.sv(7) " "Ignored design unit \"main\" at main.sv(7) due to previous errors" {  } { { "main.sv" "" { Text "C:/intelFPGA/17.1/top/timer/src/main.sv" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1694684331718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 0 0 " "Found 0 design units, including 0 entities, in source file main.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer/tb/tb.sv " "Can't analyze file -- file timer/tb/tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694684331734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/17.1/top/timer/src/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA/17.1/top/timer/src/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694684331827 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 14 12:38:51 2023 " "Processing ended: Thu Sep 14 12:38:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694684331827 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694684331827 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694684331827 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684331827 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1694684332453 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694684332453 ""}
