Flow report for VHDL_code
Thu Mar 25 23:56:26 2021
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Elapsed Time
  5. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+--------------------------+------------------------------------------+
; Flow Status              ; Successful - Thu Mar 25 23:56:26 2021    ;
; Quartus II Version       ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name            ; VHDL_code                                ;
; Top-level Entity Name    ; matrix_max                               ;
; Family                   ; Stratix                                  ;
; Met timing requirements  ; Yes                                      ;
; Total logic elements     ; 563 / 25,660 ( 2 % )                     ;
; Total pins               ; 611 / 707 ( 86 % )                       ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 0 / 1,944,576 ( 0 % )                    ;
; DSP block 9-bit elements ; 0 / 80 ( 0 % )                           ;
; Total PLLs               ; 0 / 6 ( 0 % )                            ;
; Total DLLs               ; 0 / 2 ( 0 % )                            ;
; Device                   ; EP1S25F1020C5                            ;
; Timing Models            ; Final                                    ;
+--------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/25/2021 23:55:27 ;
; Main task         ; Compilation         ;
; Revision Name     ; VHDL_code           ;
+-------------------+---------------------+


+-------------------------------------+
; Flow Elapsed Time                   ;
+----------------------+--------------+
; Module Name          ; Elapsed Time ;
+----------------------+--------------+
; Analysis & Synthesis ; 00:00:05     ;
; Fitter               ; 00:00:37     ;
; Assembler            ; 00:00:08     ;
; Timing Analyzer      ; 00:00:05     ;
; Total                ; 00:00:55     ;
+----------------------+--------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off quartus -c VHDL_code
quartus_fit --read_settings_files=off --write_settings_files=off quartus -c VHDL_code
quartus_asm --read_settings_files=off --write_settings_files=off quartus -c VHDL_code
quartus_tan --read_settings_files=off --write_settings_files=off quartus -c VHDL_code --timing_analysis_only



