

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Jan 31 16:02:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_main_Pipeline_VITIS_LOOP_21_1_fu_26   |main_Pipeline_VITIS_LOOP_21_1   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_main_Pipeline_VITIS_LOOP_142_1_fu_33  |main_Pipeline_VITIS_LOOP_142_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     201|     184|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      26|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     207|     210|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_main_Pipeline_VITIS_LOOP_142_1_fu_33  |main_Pipeline_VITIS_LOOP_142_1  |        0|   0|  101|  126|    0|
    |grp_main_Pipeline_VITIS_LOOP_21_1_fu_26   |main_Pipeline_VITIS_LOOP_21_1   |        0|   0|  100|   58|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   0|  201|  184|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  26|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                              |  4|   0|    4|          0|
    |grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_21_1_fu_26_ap_start_reg   |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  6|   0|    6|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|          main|  return value|
+-------------------+-----+-----+------------+--------------+--------------+

