SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE designentry VHDL
SET_PREFERENCE outputdirectory c:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/ram/ram2ddrxadc/ipcore_dir/_tmp/
SET_PREFERENCE subworkingdirectory c:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/ram/ram2ddrxadc/ipcore_dir/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr
SET_PARAMETER xml_input_file C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/ram/ram2ddrxadc/ipcore_dir/mig_a.prj
SET_PARAMETER data_dir_path c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
