--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2906 paths analyzed, 554 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.990ns.
--------------------------------------------------------------------------------
Slack:                  14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.690 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y35.SR      net (fanout=7)        4.880   M_reset_cond_out
    SLICE_X22Y35.CLK     Tsrck                 0.429   M_testresult_q[3]
                                                       M_testresult_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (0.947ns logic, 4.880ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  14.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.690 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y35.SR      net (fanout=7)        4.880   M_reset_cond_out
    SLICE_X22Y35.CLK     Tsrck                 0.418   M_testresult_q[3]
                                                       M_testresult_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (0.936ns logic, 4.880ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  14.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.690 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y35.SR      net (fanout=7)        4.880   M_reset_cond_out
    SLICE_X22Y35.CLK     Tsrck                 0.395   M_testresult_q[3]
                                                       M_testresult_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (0.913ns logic, 4.880ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.690 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y35.SR      net (fanout=7)        4.880   M_reset_cond_out
    SLICE_X22Y35.CLK     Tsrck                 0.381   M_testresult_q[3]
                                                       M_testresult_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (0.899ns logic, 4.880ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  14.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.606 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y31.SR      net (fanout=7)        4.358   M_reset_cond_out
    SLICE_X22Y31.CLK     Tsrck                 0.429   M_testresult_q[7]
                                                       M_testresult_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (0.947ns logic, 4.358ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  14.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.294ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.606 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y31.SR      net (fanout=7)        4.358   M_reset_cond_out
    SLICE_X22Y31.CLK     Tsrck                 0.418   M_testresult_q[7]
                                                       M_testresult_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.936ns logic, 4.358ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  14.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.606 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y31.SR      net (fanout=7)        4.358   M_reset_cond_out
    SLICE_X22Y31.CLK     Tsrck                 0.395   M_testresult_q[7]
                                                       M_testresult_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (0.913ns logic, 4.358ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  14.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_testresult_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.606 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_testresult_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y31.SR      net (fanout=7)        4.358   M_reset_cond_out
    SLICE_X22Y31.CLK     Tsrck                 0.381   M_testresult_q[7]
                                                       M_testresult_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (0.899ns logic, 4.358ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  15.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.313   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.987ns logic, 2.109ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  15.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.COUT     Tbyp                  0.093   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[27]
    SLICE_X8Y30.CLK      Tcinck                0.213   M_counter_q_28
                                                       step/Mcount_M_counter_q_xor<28>
                                                       step/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.980ns logic, 2.112ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.303   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.977ns logic, 2.109ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.324 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.313   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (2.036ns logic, 2.035ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  15.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.313   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.987ns logic, 2.077ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.325 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.COUT     Tbyp                  0.093   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[27]
    SLICE_X8Y30.CLK      Tcinck                0.213   M_counter_q_28
                                                       step/Mcount_M_counter_q_xor<28>
                                                       step/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (2.029ns logic, 2.038ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  15.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.COUT     Tbyp                  0.093   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[27]
    SLICE_X8Y30.CLK      Tcinck                0.213   M_counter_q_28
                                                       step/Mcount_M_counter_q_xor<28>
                                                       step/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.980ns logic, 2.080ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  15.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.324 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.303   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (2.026ns logic, 2.035ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.272   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.946ns logic, 2.109ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  15.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.303   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.977ns logic, 2.077ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  15.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.324 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.272   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.995ns logic, 2.035ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  15.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.272   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.946ns logic, 2.077ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.313   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.894ns logic, 2.106ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.213   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.887ns logic, 2.109ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.303   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.884ns logic, 2.106ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  15.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.322 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.313   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (1.943ns logic, 2.032ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.313   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.894ns logic, 2.074ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  15.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.324 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.213   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.936ns logic, 2.035ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  15.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.COUT     Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X8Y29.CLK      Tcinck                0.213   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.887ns logic, 2.077ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.322 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X9Y23.A5       net (fanout=1)        1.005   step/M_counter_q[0]
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.303   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.933ns logic, 2.032ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  15.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.959ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A1       net (fanout=13)       1.079   M_controller_q_FSM_FFd1_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.272   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (1.853ns logic, 2.106ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   M_controller_q_FSM_FFd2_3
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A2       net (fanout=8)        1.047   M_controller_q_FSM_FFd2_2
    SLICE_X9Y23.A        Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X8Y23.A5       net (fanout=1)        0.933   step/Mcount_M_counter_q_lut[0]
    SLICE_X8Y23.COUT     Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   step/Mcount_M_counter_q_cy[3]
    SLICE_X8Y24.COUT     Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X8Y25.COUT     Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X8Y26.COUT     Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X8Y27.COUT     Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[19]
    SLICE_X8Y28.CLK      Tcinck                0.303   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (1.884ns logic, 2.074ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_0/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_4/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_6/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_7/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_8/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_9/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_10/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_11/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_12/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_13/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_14/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_15/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_16/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_17/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_18/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_19/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_20/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_21/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_22/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_23/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_24/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_25/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_26/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_27/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_28/CLK
  Logical resource: step/M_counter_q_28/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.990|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2906 paths, 0 nets, and 291 connections

Design statistics:
   Minimum period:   5.990ns{1}   (Maximum frequency: 166.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 05 19:38:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 246 MB



