;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 100, 70
	JMP -7, @-20
	JMZ 100, 70
	JMZ 100, 70
	SUB <0, -4
	MOV -7, <-20
	SUB <0, -4
	DJN @0, -4
	SLT 270, 61
	JMZ 100, 70
	MOV -1, <-20
	JMP @12, #200
	SUB <0, -4
	SUB <0, -4
	SUB <0, -4
	SUB <0, -4
	SUB @127, 106
	SUB #12, @200
	SUB <0, -4
	SUB @121, 106
	SUB <0, -4
	SUB @121, 106
	SLT -1, <-20
	CMP @121, 106
	MOV -1, <-20
	SPL 100, 70
	ADD 270, 60
	SUB <0, -4
	SPL @300, 90
	SLT @127, 106
	SLT @127, 106
	MOV -1, <-20
	SPL @300, 90
	ADD 270, 60
	SPL @300, 90
	SUB <0, -4
	SUB 0, @41
	SPL 0, <702
	MOV -1, <-20
	SPL @300, 90
	JMZ 100, 70
	SPL 0, <702
	DJN -1, @-20
	JMP -7, @-20
	SPL 0, <702
