/* Generated by Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os) */

module \../and.aig (n1, n2, n3);
  input n1;
  input n2;
  output n3;
  assign n3 = n2 & n1;
endmodule
