// Seed: 3632342642
module module_0;
  wire id_2;
  assign module_1.type_0 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0;
  always @(posedge id_0, id_0) id_1 <= id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    output wire id_2,
    output wand id_3,
    input supply1 id_4
    , id_20,
    output supply0 id_5,
    input supply1 id_6,
    input tri id_7
    , id_21,
    input wand id_8
    , id_22,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13,
    output uwire id_14,
    output uwire id_15,
    output uwire id_16,
    input supply1 id_17,
    input wor id_18
);
  wire id_23, id_24, id_25;
  xnor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_17,
      id_18,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_4,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
