Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 14 14:33:19 2019
| Host         : graffias7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.151        0.000                      0                 3396        0.009        0.000                      0                 3396        3.750        0.000                       0                  1412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.151        0.000                      0                 3396        0.009        0.000                      0                 3396        3.750        0.000                       0                  1412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.167ns (34.135%)  route 4.181ns (65.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.215     8.495    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y48         LUT5 (Prop_lut5_I0_O)        0.327     8.822 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.599     9.421    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.508    12.700    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.167ns (34.281%)  route 4.154ns (65.719%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.104     8.384    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.327     8.711 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.683     9.394    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.502    12.694    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[24]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[24]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.167ns (34.281%)  route 4.154ns (65.719%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.524     5.930    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.148     6.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.844     6.923    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.358     7.281 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=25, routed)          1.104     8.384    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.327     8.711 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.683     9.394    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        1.502    12.694    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[25]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6_reg[25]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  3.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.627%)  route 0.150ns (50.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.150     1.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.022     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.200     1.263    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.308 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.319ns (73.111%)  route 0.117ns (26.889%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.565     0.906    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.117     1.171    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s_control[31]
    SLICE_X12Y48         LUT5 (Prop_lut5_I0_O)        0.098     1.269 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_n_0
    SLICE_X12Y48         MUXF7 (Prop_muxf7_I0_O)      0.073     1.342 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X12Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.835     1.205    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.134     1.310    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.271ns (65.851%)  route 0.141ns (34.149%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.565     0.906    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.141     1.210    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s_control[25]
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.255 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.317 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X13Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.835     1.205    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     1.281    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.251ns (59.971%)  route 0.168ns (40.029%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.565     0.906    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7_reg[26]/Q
                         net (fo=1, routed)           0.168     1.214    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7[26]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.259 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[26]_i_3_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.324 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X11Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.835     1.205    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.105     1.281    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.187ns (44.659%)  route 0.232ns (55.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.559     0.900    design_1_i/icsuart0b_0/U0/i_uart/i_tx/s00_axi_aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[5]/Q
                         net (fo=4, routed)           0.232     1.272    design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg_n_0_[5]
    SLICE_X22Y40         LUT4 (Prop_lut4_I2_O)        0.046     1.318 r  design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace[4]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace[4]
    SLICE_X22Y40         FDRE                                         r  design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.827     1.197    design_1_i/icsuart0b_0/U0/i_uart/i_tx/s00_axi_aclk
    SLICE_X22Y40         FDRE                                         r  design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[4]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.107     1.270    design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_pace_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.112     1.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.300ns (69.508%)  route 0.132ns (30.492%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.565     0.906    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q
                         net (fo=1, routed)           0.132     1.165    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4[29]
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.098     1.263 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[29]_i_3/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata[29]_i_3_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I1_O)      0.074     1.337 r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X11Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.835     1.205    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.105     1.281    design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.564     0.905    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/s00_axi_aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w][0]/Q
                         net (fo=52, routed)          0.241     1.287    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/ADDRD0
    SLICE_X16Y48         RAMD32                                       r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.832     1.202    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/WCLK
    SLICE_X16Y48         RAMD32                                       r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.564     0.905    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/s00_axi_aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w][0]/Q
                         net (fo=52, routed)          0.241     1.287    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/ADDRD0
    SLICE_X16Y48         RAMD32                                       r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1412, routed)        0.832     1.202    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/WCLK
    SLICE_X16Y48         RAMD32                                       r  design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.228    design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X12Y36   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y36   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y36   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y36   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y44   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_output_reg[data][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y44   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_output_reg[data][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y44   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_output_reg[data][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y44   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_output_reg[data][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y44   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_output_reg[data][16]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y43   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y48   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y49   design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/ram_reg_0_15_30_31/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y43   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y42   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y44   design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/ram_reg_0_15_12_17/RAMA/CLK



