{"sha": "c5245af511b0747b8d48f21663dca86d81570b95", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzUyNDVhZjUxMWIwNzQ3YjhkNDhmMjE2NjNkY2E4NmQ4MTU3MGI5NQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2008-12-12T14:32:00Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2008-12-12T14:32:00Z"}, "message": "re PR target/38402 (Undocumented Yz constraint)\n\n2008-12-12  H.J. Lu  <hongjiu.lu@intel.com>\n\n\tPR target/38402\n\t* gcc/doc/md.texi: Remove Y and document Yz, Y2, Yi and Ym\n\tconstraints for x86.\n\nFrom-SVN: r142710", "tree": {"sha": "b3e04c697c9624e000aaa5be901f1f0e953d27cb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b3e04c697c9624e000aaa5be901f1f0e953d27cb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c5245af511b0747b8d48f21663dca86d81570b95", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c5245af511b0747b8d48f21663dca86d81570b95", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c5245af511b0747b8d48f21663dca86d81570b95", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c5245af511b0747b8d48f21663dca86d81570b95/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "bf4f96e610c0cf7928b41e8ad160fafb05f04331", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bf4f96e610c0cf7928b41e8ad160fafb05f04331", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bf4f96e610c0cf7928b41e8ad160fafb05f04331"}], "stats": {"total": 19, "additions": 17, "deletions": 2}, "files": [{"sha": "f20038d64866ebf057d2920992434bb10615a511", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c5245af511b0747b8d48f21663dca86d81570b95/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c5245af511b0747b8d48f21663dca86d81570b95/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c5245af511b0747b8d48f21663dca86d81570b95", "patch": "@@ -1,3 +1,9 @@\n+2008-12-12  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/38402\n+\t* gcc/doc/md.texi: Remove Y and document Yz, Y2, Yi and Ym\n+\tconstraints for x86.\n+\n 2008-12-12  Andreas Schwab  <schwab@suse.de>\n \n \t* cfgrtl.c (rtl_verify_flow_info_1): Don't apply BLOCK_FOR_INSN on"}, {"sha": "50767a2036f913261d06b4bbc5431209a4e7e741", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 11, "deletions": 2, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c5245af511b0747b8d48f21663dca86d81570b95/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c5245af511b0747b8d48f21663dca86d81570b95/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=c5245af511b0747b8d48f21663dca86d81570b95", "patch": "@@ -2050,9 +2050,18 @@ Any MMX register.\n @item x\n Any SSE register.\n \n+@item Yz\n+First SSE register (@code{%xmm0}).\n+\n @ifset INTERNALS\n-@item Y\n-Any SSE2 register.\n+@item Y2\n+Any SSE register, when SSE2 is enabled.\n+\n+@item Yi\n+Any SSE register, when SSE2 and inter-unit moves are enabled.\n+\n+@item Ym\n+Any MMX register, when inter-unit moves are enabled.\n @end ifset\n \n @item I"}]}