**IMPROVING INSTRUCTION THROUGHPUT OF A RISC-V CORE USING PIPELINE DOUBLING**
<br/>This study aims to upgrade the single-issue RV32IM RISC-V core Hornet to dual-issue architecture.
<br/>It has been studied as a graduation thesis in Istanbul Technical University
<br/>https://web.itu.edu.tr/~orssi/thesis/2024/AykutKilic_bit.pdf
<br/>The resulting RISC-V core has following performance improvements:
<img width="446" alt="image" src="https://github.com/user-attachments/assets/4e735c9e-4adc-4209-8844-7ea384bd98eb" />

