
UART_UC1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001fc4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00001fc4  00002058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  00800080  00800080  00002078  2**0
                  ALLOC
  3 .stab         0000162c  00000000  00000000  00002078  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ddd  00000000  00000000  000036a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00004481  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  000045e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00004770  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  000067b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  000078b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  00008838  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  000089b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  00008c7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009508  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ec       	ldi	r30, 0xC4	; 196
      68:	ff e1       	ldi	r31, 0x1F	; 31
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 38       	cpi	r26, 0x81	; 129
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <main>
      8a:	0c 94 e0 0f 	jmp	0x1fc0	; 0x1fc0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c5 0f 	jmp	0x1f8a	; 0x1f8a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c5 0f 	jmp	0x1f8a	; 0x1f8a <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b1 0f 	jmp	0x1f62	; 0x1f62 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 cd 0f 	jmp	0x1f9a	; 0x1f9a <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 b9 0f 	jmp	0x1f72	; 0x1f72 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 d5 0f 	jmp	0x1faa	; 0x1faa <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <Keypad_vidInit>:




void Keypad_vidInit()
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	//DDRB_REG = 0xF0 ;
	//PORTB_REG = 0xFF;
DIO_vidSetPinDirection(PORT,ROW_1,DIO_u8OUTPUT); // setting pins from 0, 1,2,3 from PORT(B) as output
     ca6:	82 e0       	ldi	r24, 0x02	; 2
     ca8:	60 e0       	ldi	r22, 0x00	; 0
     caa:	41 e0       	ldi	r20, 0x01	; 1
     cac:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
DIO_vidSetPinDirection(PORT,ROW_2,DIO_u8OUTPUT); // setting pins from 0, 1,2,3 from PORT(B) as output
     cb0:	82 e0       	ldi	r24, 0x02	; 2
     cb2:	61 e0       	ldi	r22, 0x01	; 1
     cb4:	41 e0       	ldi	r20, 0x01	; 1
     cb6:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
DIO_vidSetPinDirection(PORT,ROW_3,DIO_u8OUTPUT);// setting pins from 0, 1,2,3 from PORT(B) as output
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	62 e0       	ldi	r22, 0x02	; 2
     cbe:	41 e0       	ldi	r20, 0x01	; 1
     cc0:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
DIO_vidSetPinDirection(PORT,ROW_4,DIO_u8OUTPUT);// setting pins from 0, 1,2,3 from PORT(B) as output
     cc4:	82 e0       	ldi	r24, 0x02	; 2
     cc6:	63 e0       	ldi	r22, 0x03	; 3
     cc8:	41 e0       	ldi	r20, 0x01	; 1
     cca:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>

DIO_vidSetPinDirection(PORT,COL_1,DIO_u8INPUT); // setting pins 4,5,6,7 from PORT(B) as input
     cce:	82 e0       	ldi	r24, 0x02	; 2
     cd0:	64 e0       	ldi	r22, 0x04	; 4
     cd2:	40 e0       	ldi	r20, 0x00	; 0
     cd4:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
DIO_vidSetPinDirection(PORT,COL_2,DIO_u8INPUT); // setting pins 4,5,6,7 from PORT(B) as input
     cd8:	82 e0       	ldi	r24, 0x02	; 2
     cda:	65 e0       	ldi	r22, 0x05	; 5
     cdc:	40 e0       	ldi	r20, 0x00	; 0
     cde:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
DIO_vidSetPinDirection(PORT,COL_3,DIO_u8INPUT); // setting pins 4,5,6,7 from PORT(B) as input
     ce2:	82 e0       	ldi	r24, 0x02	; 2
     ce4:	66 e0       	ldi	r22, 0x06	; 6
     ce6:	40 e0       	ldi	r20, 0x00	; 0
     ce8:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
DIO_vidSetPinDirection(PORT,COL_4,DIO_u8INPUT); // setting pins 4,5,6,7 from PORT(B) as input
     cec:	82 e0       	ldi	r24, 0x02	; 2
     cee:	67 e0       	ldi	r22, 0x07	; 7
     cf0:	40 e0       	ldi	r20, 0x00	; 0
     cf2:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>

DIO_vidSETPINval(PORT,ROW_1,DIO_u8HIGH);  // setting the values of the output pins ( 0,1,2,3) as HIGH
     cf6:	82 e0       	ldi	r24, 0x02	; 2
     cf8:	60 e0       	ldi	r22, 0x00	; 0
     cfa:	40 e0       	ldi	r20, 0x00	; 0
     cfc:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
DIO_vidSETPINval(PORT,ROW_2,DIO_u8HIGH);  // setting the values of the output pins ( 0,1,2,3) as HIGH
     d00:	82 e0       	ldi	r24, 0x02	; 2
     d02:	61 e0       	ldi	r22, 0x01	; 1
     d04:	40 e0       	ldi	r20, 0x00	; 0
     d06:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
DIO_vidSETPINval(PORT,ROW_3,DIO_u8HIGH); // setting the values of the output pins ( 0,1,2,3) as HIGH
     d0a:	82 e0       	ldi	r24, 0x02	; 2
     d0c:	62 e0       	ldi	r22, 0x02	; 2
     d0e:	40 e0       	ldi	r20, 0x00	; 0
     d10:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
DIO_vidSETPINval(PORT,ROW_4,DIO_u8HIGH); // setting the values of the output pins ( 0,1,2,3) as HIGH
     d14:	82 e0       	ldi	r24, 0x02	; 2
     d16:	63 e0       	ldi	r22, 0x03	; 3
     d18:	40 e0       	ldi	r20, 0x00	; 0
     d1a:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>

DIO_vidSETPINval(PORT,COL_1,DIO_u8HIGH);  //activating pull up mode by setting the value of port register of the input pins as HIGH
     d1e:	82 e0       	ldi	r24, 0x02	; 2
     d20:	64 e0       	ldi	r22, 0x04	; 4
     d22:	40 e0       	ldi	r20, 0x00	; 0
     d24:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
DIO_vidSETPINval(PORT,COL_2,DIO_u8HIGH);  //activating pull up mode by setting the value of port register of the input pins as HIGH
     d28:	82 e0       	ldi	r24, 0x02	; 2
     d2a:	65 e0       	ldi	r22, 0x05	; 5
     d2c:	40 e0       	ldi	r20, 0x00	; 0
     d2e:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
DIO_vidSETPINval(PORT,COL_3,DIO_u8HIGH);  //activating pull up mode by setting the value of port register of the input pins as HIGH
     d32:	82 e0       	ldi	r24, 0x02	; 2
     d34:	66 e0       	ldi	r22, 0x06	; 6
     d36:	40 e0       	ldi	r20, 0x00	; 0
     d38:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
DIO_vidSETPINval(PORT,COL_4,DIO_u8HIGH); //activating pull up mode by setting the value of port register of the input pins as HIGH
     d3c:	82 e0       	ldi	r24, 0x02	; 2
     d3e:	67 e0       	ldi	r22, 0x07	; 7
     d40:	40 e0       	ldi	r20, 0x00	; 0
     d42:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>



}
     d46:	cf 91       	pop	r28
     d48:	df 91       	pop	r29
     d4a:	08 95       	ret

00000d4c <Keypad_u8GetKey>:

u8 Keypad_u8GetKey()
{
     d4c:	df 93       	push	r29
     d4e:	cf 93       	push	r28
     d50:	00 d0       	rcall	.+0      	; 0xd52 <Keypad_u8GetKey+0x6>
     d52:	0f 92       	push	r0
     d54:	cd b7       	in	r28, 0x3d	; 61
     d56:	de b7       	in	r29, 0x3e	; 62
u8 ROW_iterator ;  // declaring iterator for the rows array
u8 COL_iterator ;  //declaring iterator for column array


for(ROW_iterator =0 ; ROW_iterator < 4; ROW_iterator ++ )  // for loop to set one of the output pins as low
     d58:	1a 82       	std	Y+2, r1	; 0x02
     d5a:	50 c0       	rjmp	.+160    	; 0xdfc <Keypad_u8GetKey+0xb0>
{
	DIO_vidSETPINval(PORT,Keypad_Matrix[0][ROW_iterator],DIO_u8LOW); // setting one output pin as low based on the loop cycle
     d5c:	8a 81       	ldd	r24, Y+2	; 0x02
     d5e:	88 2f       	mov	r24, r24
     d60:	90 e0       	ldi	r25, 0x00	; 0
     d62:	fc 01       	movw	r30, r24
     d64:	e8 59       	subi	r30, 0x98	; 152
     d66:	ff 4f       	sbci	r31, 0xFF	; 255
     d68:	90 81       	ld	r25, Z
     d6a:	82 e0       	ldi	r24, 0x02	; 2
     d6c:	69 2f       	mov	r22, r25
     d6e:	41 e0       	ldi	r20, 0x01	; 1
     d70:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
	 //Iterating over the elements in the first element in keypad_matrix

	for(COL_iterator=0;COL_iterator < 4; COL_iterator ++) // for loop to check if a button is pressed and one of the inputs pins became LOW
     d74:	19 82       	std	Y+1, r1	; 0x01
     d76:	30 c0       	rjmp	.+96     	; 0xdd8 <Keypad_u8GetKey+0x8c>
	{
		if(DIO_u8GETPIN(PORT,Keypad_Matrix[1][COL_iterator])== 0) // checking if there is a button pressed & if one input pin became low
     d78:	89 81       	ldd	r24, Y+1	; 0x01
     d7a:	88 2f       	mov	r24, r24
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	fc 01       	movw	r30, r24
     d80:	e4 59       	subi	r30, 0x94	; 148
     d82:	ff 4f       	sbci	r31, 0xFF	; 255
     d84:	90 81       	ld	r25, Z
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	69 2f       	mov	r22, r25
     d8a:	0e 94 0a 07 	call	0xe14	; 0xe14 <DIO_u8GETPIN>
     d8e:	88 23       	and	r24, r24
     d90:	01 f5       	brne	.+64     	; 0xdd2 <Keypad_u8GetKey+0x86>
		{
			while(DIO_u8GETPIN(PORT,Keypad_Matrix[1][COL_iterator])== 0) // protecting to avoid debouncing
     d92:	89 81       	ldd	r24, Y+1	; 0x01
     d94:	88 2f       	mov	r24, r24
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	fc 01       	movw	r30, r24
     d9a:	e4 59       	subi	r30, 0x94	; 148
     d9c:	ff 4f       	sbci	r31, 0xFF	; 255
     d9e:	90 81       	ld	r25, Z
     da0:	82 e0       	ldi	r24, 0x02	; 2
     da2:	69 2f       	mov	r22, r25
     da4:	0e 94 0a 07 	call	0xe14	; 0xe14 <DIO_u8GETPIN>
     da8:	88 23       	and	r24, r24
     daa:	99 f3       	breq	.-26     	; 0xd92 <Keypad_u8GetKey+0x46>
			{

			};
			 //while the button is pressed the return wont happen because while pressed its infinite loop
			return Keypad_Layout[ROW_iterator][COL_iterator]; /* the value of the pressed button returns only the instant
     dac:	8a 81       	ldd	r24, Y+2	; 0x02
     dae:	48 2f       	mov	r20, r24
     db0:	50 e0       	ldi	r21, 0x00	; 0
     db2:	89 81       	ldd	r24, Y+1	; 0x01
     db4:	28 2f       	mov	r18, r24
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	ca 01       	movw	r24, r20
     dba:	88 0f       	add	r24, r24
     dbc:	99 1f       	adc	r25, r25
     dbe:	88 0f       	add	r24, r24
     dc0:	99 1f       	adc	r25, r25
     dc2:	82 0f       	add	r24, r18
     dc4:	93 1f       	adc	r25, r19
     dc6:	fc 01       	movw	r30, r24
     dc8:	e0 59       	subi	r30, 0x90	; 144
     dca:	ff 4f       	sbci	r31, 0xFF	; 255
     dcc:	80 81       	ld	r24, Z
     dce:	8b 83       	std	Y+3, r24	; 0x03
     dd0:	1a c0       	rjmp	.+52     	; 0xe06 <Keypad_u8GetKey+0xba>
for(ROW_iterator =0 ; ROW_iterator < 4; ROW_iterator ++ )  // for loop to set one of the output pins as low
{
	DIO_vidSETPINval(PORT,Keypad_Matrix[0][ROW_iterator],DIO_u8LOW); // setting one output pin as low based on the loop cycle
	 //Iterating over the elements in the first element in keypad_matrix

	for(COL_iterator=0;COL_iterator < 4; COL_iterator ++) // for loop to check if a button is pressed and one of the inputs pins became LOW
     dd2:	89 81       	ldd	r24, Y+1	; 0x01
     dd4:	8f 5f       	subi	r24, 0xFF	; 255
     dd6:	89 83       	std	Y+1, r24	; 0x01
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
     dda:	84 30       	cpi	r24, 0x04	; 4
     ddc:	68 f2       	brcs	.-102    	; 0xd78 <Keypad_u8GetKey+0x2c>
		}

	}


	DIO_vidSETPINval(PORT,Keypad_Matrix[0][ROW_iterator],DIO_u8HIGH); // setting the output pin that was low to high
     dde:	8a 81       	ldd	r24, Y+2	; 0x02
     de0:	88 2f       	mov	r24, r24
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	fc 01       	movw	r30, r24
     de6:	e8 59       	subi	r30, 0x98	; 152
     de8:	ff 4f       	sbci	r31, 0xFF	; 255
     dea:	90 81       	ld	r25, Z
     dec:	82 e0       	ldi	r24, 0x02	; 2
     dee:	69 2f       	mov	r22, r25
     df0:	40 e0       	ldi	r20, 0x00	; 0
     df2:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
{
u8 ROW_iterator ;  // declaring iterator for the rows array
u8 COL_iterator ;  //declaring iterator for column array


for(ROW_iterator =0 ; ROW_iterator < 4; ROW_iterator ++ )  // for loop to set one of the output pins as low
     df6:	8a 81       	ldd	r24, Y+2	; 0x02
     df8:	8f 5f       	subi	r24, 0xFF	; 255
     dfa:	8a 83       	std	Y+2, r24	; 0x02
     dfc:	8a 81       	ldd	r24, Y+2	; 0x02
     dfe:	84 30       	cpi	r24, 0x04	; 4
     e00:	08 f4       	brcc	.+2      	; 0xe04 <Keypad_u8GetKey+0xb8>
     e02:	ac cf       	rjmp	.-168    	; 0xd5c <Keypad_u8GetKey+0x10>
	}


	DIO_vidSETPINval(PORT,Keypad_Matrix[0][ROW_iterator],DIO_u8HIGH); // setting the output pin that was low to high
}
return NOT_Pressed ; // in case no button is pressed it returns 0
     e04:	1b 82       	std	Y+3, r1	; 0x03
     e06:	8b 81       	ldd	r24, Y+3	; 0x03

}
     e08:	0f 90       	pop	r0
     e0a:	0f 90       	pop	r0
     e0c:	0f 90       	pop	r0
     e0e:	cf 91       	pop	r28
     e10:	df 91       	pop	r29
     e12:	08 95       	ret

00000e14 <DIO_u8GETPIN>:

u8 var=0;


u8  DIO_u8GETPIN(u8 Copy_PortX , u8 Copy_PinX)
{
     e14:	df 93       	push	r29
     e16:	cf 93       	push	r28
     e18:	00 d0       	rcall	.+0      	; 0xe1a <DIO_u8GETPIN+0x6>
     e1a:	00 d0       	rcall	.+0      	; 0xe1c <DIO_u8GETPIN+0x8>
     e1c:	cd b7       	in	r28, 0x3d	; 61
     e1e:	de b7       	in	r29, 0x3e	; 62
     e20:	89 83       	std	Y+1, r24	; 0x01
     e22:	6a 83       	std	Y+2, r22	; 0x02
if(((Copy_PortX >= u8PORTA) && (Copy_PortX <= u8PORTD)) && ((Copy_PinX >= DIO_u8PIN_0) && (Copy_PinX <= DIO_u8PIN_7)))
     e24:	89 81       	ldd	r24, Y+1	; 0x01
     e26:	88 23       	and	r24, r24
     e28:	09 f4       	brne	.+2      	; 0xe2c <DIO_u8GETPIN+0x18>
     e2a:	73 c0       	rjmp	.+230    	; 0xf12 <DIO_u8GETPIN+0xfe>
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
     e2e:	85 30       	cpi	r24, 0x05	; 5
     e30:	08 f0       	brcs	.+2      	; 0xe34 <DIO_u8GETPIN+0x20>
     e32:	6f c0       	rjmp	.+222    	; 0xf12 <DIO_u8GETPIN+0xfe>
     e34:	8a 81       	ldd	r24, Y+2	; 0x02
     e36:	88 30       	cpi	r24, 0x08	; 8
     e38:	08 f0       	brcs	.+2      	; 0xe3c <DIO_u8GETPIN+0x28>
     e3a:	6b c0       	rjmp	.+214    	; 0xf12 <DIO_u8GETPIN+0xfe>
{
	switch(Copy_PortX)
     e3c:	89 81       	ldd	r24, Y+1	; 0x01
     e3e:	28 2f       	mov	r18, r24
     e40:	30 e0       	ldi	r19, 0x00	; 0
     e42:	3c 83       	std	Y+4, r19	; 0x04
     e44:	2b 83       	std	Y+3, r18	; 0x03
     e46:	4b 81       	ldd	r20, Y+3	; 0x03
     e48:	5c 81       	ldd	r21, Y+4	; 0x04
     e4a:	42 30       	cpi	r20, 0x02	; 2
     e4c:	51 05       	cpc	r21, r1
     e4e:	49 f1       	breq	.+82     	; 0xea2 <DIO_u8GETPIN+0x8e>
     e50:	8b 81       	ldd	r24, Y+3	; 0x03
     e52:	9c 81       	ldd	r25, Y+4	; 0x04
     e54:	83 30       	cpi	r24, 0x03	; 3
     e56:	91 05       	cpc	r25, r1
     e58:	34 f4       	brge	.+12     	; 0xe66 <DIO_u8GETPIN+0x52>
     e5a:	2b 81       	ldd	r18, Y+3	; 0x03
     e5c:	3c 81       	ldd	r19, Y+4	; 0x04
     e5e:	21 30       	cpi	r18, 0x01	; 1
     e60:	31 05       	cpc	r19, r1
     e62:	61 f0       	breq	.+24     	; 0xe7c <DIO_u8GETPIN+0x68>
     e64:	56 c0       	rjmp	.+172    	; 0xf12 <DIO_u8GETPIN+0xfe>
     e66:	4b 81       	ldd	r20, Y+3	; 0x03
     e68:	5c 81       	ldd	r21, Y+4	; 0x04
     e6a:	43 30       	cpi	r20, 0x03	; 3
     e6c:	51 05       	cpc	r21, r1
     e6e:	61 f1       	breq	.+88     	; 0xec8 <DIO_u8GETPIN+0xb4>
     e70:	8b 81       	ldd	r24, Y+3	; 0x03
     e72:	9c 81       	ldd	r25, Y+4	; 0x04
     e74:	84 30       	cpi	r24, 0x04	; 4
     e76:	91 05       	cpc	r25, r1
     e78:	d1 f1       	breq	.+116    	; 0xeee <DIO_u8GETPIN+0xda>
     e7a:	4b c0       	rjmp	.+150    	; 0xf12 <DIO_u8GETPIN+0xfe>
	{
	case u8PORTA:
		var=GET_BIT(PINA_REG ,Copy_PinX);
     e7c:	e9 e3       	ldi	r30, 0x39	; 57
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	80 81       	ld	r24, Z
     e82:	28 2f       	mov	r18, r24
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	8a 81       	ldd	r24, Y+2	; 0x02
     e88:	88 2f       	mov	r24, r24
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	a9 01       	movw	r20, r18
     e8e:	02 c0       	rjmp	.+4      	; 0xe94 <DIO_u8GETPIN+0x80>
     e90:	55 95       	asr	r21
     e92:	47 95       	ror	r20
     e94:	8a 95       	dec	r24
     e96:	e2 f7       	brpl	.-8      	; 0xe90 <DIO_u8GETPIN+0x7c>
     e98:	ca 01       	movw	r24, r20
     e9a:	81 70       	andi	r24, 0x01	; 1
     e9c:	80 93 80 00 	sts	0x0080, r24
     ea0:	38 c0       	rjmp	.+112    	; 0xf12 <DIO_u8GETPIN+0xfe>
		break;
	case u8PORTB:
		var=GET_BIT(PINB_REG ,Copy_PinX);
     ea2:	e6 e3       	ldi	r30, 0x36	; 54
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	28 2f       	mov	r18, r24
     eaa:	30 e0       	ldi	r19, 0x00	; 0
     eac:	8a 81       	ldd	r24, Y+2	; 0x02
     eae:	88 2f       	mov	r24, r24
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	a9 01       	movw	r20, r18
     eb4:	02 c0       	rjmp	.+4      	; 0xeba <DIO_u8GETPIN+0xa6>
     eb6:	55 95       	asr	r21
     eb8:	47 95       	ror	r20
     eba:	8a 95       	dec	r24
     ebc:	e2 f7       	brpl	.-8      	; 0xeb6 <DIO_u8GETPIN+0xa2>
     ebe:	ca 01       	movw	r24, r20
     ec0:	81 70       	andi	r24, 0x01	; 1
     ec2:	80 93 80 00 	sts	0x0080, r24
     ec6:	25 c0       	rjmp	.+74     	; 0xf12 <DIO_u8GETPIN+0xfe>
		break;
	case u8PORTC:
		var=GET_BIT(PINC_REG ,Copy_PinX);
     ec8:	e3 e3       	ldi	r30, 0x33	; 51
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	28 2f       	mov	r18, r24
     ed0:	30 e0       	ldi	r19, 0x00	; 0
     ed2:	8a 81       	ldd	r24, Y+2	; 0x02
     ed4:	88 2f       	mov	r24, r24
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	a9 01       	movw	r20, r18
     eda:	02 c0       	rjmp	.+4      	; 0xee0 <DIO_u8GETPIN+0xcc>
     edc:	55 95       	asr	r21
     ede:	47 95       	ror	r20
     ee0:	8a 95       	dec	r24
     ee2:	e2 f7       	brpl	.-8      	; 0xedc <DIO_u8GETPIN+0xc8>
     ee4:	ca 01       	movw	r24, r20
     ee6:	81 70       	andi	r24, 0x01	; 1
     ee8:	80 93 80 00 	sts	0x0080, r24
     eec:	12 c0       	rjmp	.+36     	; 0xf12 <DIO_u8GETPIN+0xfe>
		break;
	case u8PORTD:
		var=GET_BIT(PIND_REG ,Copy_PinX);
     eee:	e0 e3       	ldi	r30, 0x30	; 48
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	28 2f       	mov	r18, r24
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	8a 81       	ldd	r24, Y+2	; 0x02
     efa:	88 2f       	mov	r24, r24
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	a9 01       	movw	r20, r18
     f00:	02 c0       	rjmp	.+4      	; 0xf06 <DIO_u8GETPIN+0xf2>
     f02:	55 95       	asr	r21
     f04:	47 95       	ror	r20
     f06:	8a 95       	dec	r24
     f08:	e2 f7       	brpl	.-8      	; 0xf02 <DIO_u8GETPIN+0xee>
     f0a:	ca 01       	movw	r24, r20
     f0c:	81 70       	andi	r24, 0x01	; 1
     f0e:	80 93 80 00 	sts	0x0080, r24
		break;
	}
}

return var;
     f12:	80 91 80 00 	lds	r24, 0x0080
}
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	cf 91       	pop	r28
     f20:	df 91       	pop	r29
     f22:	08 95       	ret

00000f24 <DIO_vidSETPINval>:

void DIO_vidSETPINval(u8 Copy_PortX , u8 Copy_PinX , u8 copy_value)

{
     f24:	df 93       	push	r29
     f26:	cf 93       	push	r28
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
     f2c:	27 97       	sbiw	r28, 0x07	; 7
     f2e:	0f b6       	in	r0, 0x3f	; 63
     f30:	f8 94       	cli
     f32:	de bf       	out	0x3e, r29	; 62
     f34:	0f be       	out	0x3f, r0	; 63
     f36:	cd bf       	out	0x3d, r28	; 61
     f38:	89 83       	std	Y+1, r24	; 0x01
     f3a:	6a 83       	std	Y+2, r22	; 0x02
     f3c:	4b 83       	std	Y+3, r20	; 0x03


	if(((Copy_PortX >= u8PORTA) && (Copy_PortX <= u8PORTD)) && ((Copy_PinX >= DIO_u8PIN_0) && (Copy_PinX <= DIO_u8PIN_7)) \
     f3e:	89 81       	ldd	r24, Y+1	; 0x01
     f40:	88 23       	and	r24, r24
     f42:	09 f4       	brne	.+2      	; 0xf46 <DIO_vidSETPINval+0x22>
     f44:	fb c0       	rjmp	.+502    	; 0x113c <DIO_vidSETPINval+0x218>
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	85 30       	cpi	r24, 0x05	; 5
     f4a:	08 f0       	brcs	.+2      	; 0xf4e <DIO_vidSETPINval+0x2a>
     f4c:	f7 c0       	rjmp	.+494    	; 0x113c <DIO_vidSETPINval+0x218>
     f4e:	8a 81       	ldd	r24, Y+2	; 0x02
     f50:	88 30       	cpi	r24, 0x08	; 8
     f52:	08 f0       	brcs	.+2      	; 0xf56 <DIO_vidSETPINval+0x32>
     f54:	f3 c0       	rjmp	.+486    	; 0x113c <DIO_vidSETPINval+0x218>
     f56:	8b 81       	ldd	r24, Y+3	; 0x03
     f58:	88 23       	and	r24, r24
     f5a:	21 f0       	breq	.+8      	; 0xf64 <DIO_vidSETPINval+0x40>
     f5c:	8b 81       	ldd	r24, Y+3	; 0x03
     f5e:	81 30       	cpi	r24, 0x01	; 1
     f60:	09 f0       	breq	.+2      	; 0xf64 <DIO_vidSETPINval+0x40>
     f62:	ec c0       	rjmp	.+472    	; 0x113c <DIO_vidSETPINval+0x218>
			&& ((copy_value == DIO_u8HIGH) || (copy_value == DIO_u8LOW)))
	{
		if (copy_value==DIO_u8HIGH)
     f64:	8b 81       	ldd	r24, Y+3	; 0x03
     f66:	88 23       	and	r24, r24
     f68:	09 f0       	breq	.+2      	; 0xf6c <DIO_vidSETPINval+0x48>
     f6a:	70 c0       	rjmp	.+224    	; 0x104c <DIO_vidSETPINval+0x128>
		{
			switch(Copy_PortX)
     f6c:	89 81       	ldd	r24, Y+1	; 0x01
     f6e:	28 2f       	mov	r18, r24
     f70:	30 e0       	ldi	r19, 0x00	; 0
     f72:	3f 83       	std	Y+7, r19	; 0x07
     f74:	2e 83       	std	Y+6, r18	; 0x06
     f76:	8e 81       	ldd	r24, Y+6	; 0x06
     f78:	9f 81       	ldd	r25, Y+7	; 0x07
     f7a:	82 30       	cpi	r24, 0x02	; 2
     f7c:	91 05       	cpc	r25, r1
     f7e:	51 f1       	breq	.+84     	; 0xfd4 <DIO_vidSETPINval+0xb0>
     f80:	2e 81       	ldd	r18, Y+6	; 0x06
     f82:	3f 81       	ldd	r19, Y+7	; 0x07
     f84:	23 30       	cpi	r18, 0x03	; 3
     f86:	31 05       	cpc	r19, r1
     f88:	34 f4       	brge	.+12     	; 0xf96 <DIO_vidSETPINval+0x72>
     f8a:	8e 81       	ldd	r24, Y+6	; 0x06
     f8c:	9f 81       	ldd	r25, Y+7	; 0x07
     f8e:	81 30       	cpi	r24, 0x01	; 1
     f90:	91 05       	cpc	r25, r1
     f92:	61 f0       	breq	.+24     	; 0xfac <DIO_vidSETPINval+0x88>
     f94:	d3 c0       	rjmp	.+422    	; 0x113c <DIO_vidSETPINval+0x218>
     f96:	2e 81       	ldd	r18, Y+6	; 0x06
     f98:	3f 81       	ldd	r19, Y+7	; 0x07
     f9a:	23 30       	cpi	r18, 0x03	; 3
     f9c:	31 05       	cpc	r19, r1
     f9e:	71 f1       	breq	.+92     	; 0xffc <DIO_vidSETPINval+0xd8>
     fa0:	8e 81       	ldd	r24, Y+6	; 0x06
     fa2:	9f 81       	ldd	r25, Y+7	; 0x07
     fa4:	84 30       	cpi	r24, 0x04	; 4
     fa6:	91 05       	cpc	r25, r1
     fa8:	e9 f1       	breq	.+122    	; 0x1024 <DIO_vidSETPINval+0x100>
     faa:	c8 c0       	rjmp	.+400    	; 0x113c <DIO_vidSETPINval+0x218>
			{
			case u8PORTA:
				SET_BIT(PORTA_REG,Copy_PinX);
     fac:	ab e3       	ldi	r26, 0x3B	; 59
     fae:	b0 e0       	ldi	r27, 0x00	; 0
     fb0:	eb e3       	ldi	r30, 0x3B	; 59
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	48 2f       	mov	r20, r24
     fb8:	8a 81       	ldd	r24, Y+2	; 0x02
     fba:	28 2f       	mov	r18, r24
     fbc:	30 e0       	ldi	r19, 0x00	; 0
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	02 2e       	mov	r0, r18
     fc4:	02 c0       	rjmp	.+4      	; 0xfca <DIO_vidSETPINval+0xa6>
     fc6:	88 0f       	add	r24, r24
     fc8:	99 1f       	adc	r25, r25
     fca:	0a 94       	dec	r0
     fcc:	e2 f7       	brpl	.-8      	; 0xfc6 <DIO_vidSETPINval+0xa2>
     fce:	84 2b       	or	r24, r20
     fd0:	8c 93       	st	X, r24
     fd2:	b4 c0       	rjmp	.+360    	; 0x113c <DIO_vidSETPINval+0x218>
				break;
			case u8PORTB:
				SET_BIT(PORTB_REG,Copy_PinX);
     fd4:	a8 e3       	ldi	r26, 0x38	; 56
     fd6:	b0 e0       	ldi	r27, 0x00	; 0
     fd8:	e8 e3       	ldi	r30, 0x38	; 56
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	48 2f       	mov	r20, r24
     fe0:	8a 81       	ldd	r24, Y+2	; 0x02
     fe2:	28 2f       	mov	r18, r24
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	02 2e       	mov	r0, r18
     fec:	02 c0       	rjmp	.+4      	; 0xff2 <DIO_vidSETPINval+0xce>
     fee:	88 0f       	add	r24, r24
     ff0:	99 1f       	adc	r25, r25
     ff2:	0a 94       	dec	r0
     ff4:	e2 f7       	brpl	.-8      	; 0xfee <DIO_vidSETPINval+0xca>
     ff6:	84 2b       	or	r24, r20
     ff8:	8c 93       	st	X, r24
     ffa:	a0 c0       	rjmp	.+320    	; 0x113c <DIO_vidSETPINval+0x218>
				break;
			case u8PORTC:
				SET_BIT(PORTC_REG,Copy_PinX);
     ffc:	a5 e3       	ldi	r26, 0x35	; 53
     ffe:	b0 e0       	ldi	r27, 0x00	; 0
    1000:	e5 e3       	ldi	r30, 0x35	; 53
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	48 2f       	mov	r20, r24
    1008:	8a 81       	ldd	r24, Y+2	; 0x02
    100a:	28 2f       	mov	r18, r24
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	02 2e       	mov	r0, r18
    1014:	02 c0       	rjmp	.+4      	; 0x101a <DIO_vidSETPINval+0xf6>
    1016:	88 0f       	add	r24, r24
    1018:	99 1f       	adc	r25, r25
    101a:	0a 94       	dec	r0
    101c:	e2 f7       	brpl	.-8      	; 0x1016 <DIO_vidSETPINval+0xf2>
    101e:	84 2b       	or	r24, r20
    1020:	8c 93       	st	X, r24
    1022:	8c c0       	rjmp	.+280    	; 0x113c <DIO_vidSETPINval+0x218>
				break;
			case u8PORTD:
				SET_BIT(PORTD_REG,Copy_PinX);
    1024:	a2 e3       	ldi	r26, 0x32	; 50
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	e2 e3       	ldi	r30, 0x32	; 50
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	48 2f       	mov	r20, r24
    1030:	8a 81       	ldd	r24, Y+2	; 0x02
    1032:	28 2f       	mov	r18, r24
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	02 2e       	mov	r0, r18
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <DIO_vidSETPINval+0x11e>
    103e:	88 0f       	add	r24, r24
    1040:	99 1f       	adc	r25, r25
    1042:	0a 94       	dec	r0
    1044:	e2 f7       	brpl	.-8      	; 0x103e <DIO_vidSETPINval+0x11a>
    1046:	84 2b       	or	r24, r20
    1048:	8c 93       	st	X, r24
    104a:	78 c0       	rjmp	.+240    	; 0x113c <DIO_vidSETPINval+0x218>
				break;

			}
		}
			else if(copy_value == DIO_u8LOW)
    104c:	8b 81       	ldd	r24, Y+3	; 0x03
    104e:	81 30       	cpi	r24, 0x01	; 1
    1050:	09 f0       	breq	.+2      	; 0x1054 <DIO_vidSETPINval+0x130>
    1052:	74 c0       	rjmp	.+232    	; 0x113c <DIO_vidSETPINval+0x218>
			{

				switch(Copy_PortX)
    1054:	89 81       	ldd	r24, Y+1	; 0x01
    1056:	28 2f       	mov	r18, r24
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	3d 83       	std	Y+5, r19	; 0x05
    105c:	2c 83       	std	Y+4, r18	; 0x04
    105e:	8c 81       	ldd	r24, Y+4	; 0x04
    1060:	9d 81       	ldd	r25, Y+5	; 0x05
    1062:	82 30       	cpi	r24, 0x02	; 2
    1064:	91 05       	cpc	r25, r1
    1066:	61 f1       	breq	.+88     	; 0x10c0 <DIO_vidSETPINval+0x19c>
    1068:	2c 81       	ldd	r18, Y+4	; 0x04
    106a:	3d 81       	ldd	r19, Y+5	; 0x05
    106c:	23 30       	cpi	r18, 0x03	; 3
    106e:	31 05       	cpc	r19, r1
    1070:	34 f4       	brge	.+12     	; 0x107e <DIO_vidSETPINval+0x15a>
    1072:	8c 81       	ldd	r24, Y+4	; 0x04
    1074:	9d 81       	ldd	r25, Y+5	; 0x05
    1076:	81 30       	cpi	r24, 0x01	; 1
    1078:	91 05       	cpc	r25, r1
    107a:	69 f0       	breq	.+26     	; 0x1096 <DIO_vidSETPINval+0x172>
    107c:	5f c0       	rjmp	.+190    	; 0x113c <DIO_vidSETPINval+0x218>
    107e:	2c 81       	ldd	r18, Y+4	; 0x04
    1080:	3d 81       	ldd	r19, Y+5	; 0x05
    1082:	23 30       	cpi	r18, 0x03	; 3
    1084:	31 05       	cpc	r19, r1
    1086:	89 f1       	breq	.+98     	; 0x10ea <DIO_vidSETPINval+0x1c6>
    1088:	8c 81       	ldd	r24, Y+4	; 0x04
    108a:	9d 81       	ldd	r25, Y+5	; 0x05
    108c:	84 30       	cpi	r24, 0x04	; 4
    108e:	91 05       	cpc	r25, r1
    1090:	09 f4       	brne	.+2      	; 0x1094 <DIO_vidSETPINval+0x170>
    1092:	40 c0       	rjmp	.+128    	; 0x1114 <DIO_vidSETPINval+0x1f0>
    1094:	53 c0       	rjmp	.+166    	; 0x113c <DIO_vidSETPINval+0x218>
				{
				case u8PORTA:
					CLR_BIT(PORTA_REG,Copy_PinX);
    1096:	ab e3       	ldi	r26, 0x3B	; 59
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	eb e3       	ldi	r30, 0x3B	; 59
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	48 2f       	mov	r20, r24
    10a2:	8a 81       	ldd	r24, Y+2	; 0x02
    10a4:	28 2f       	mov	r18, r24
    10a6:	30 e0       	ldi	r19, 0x00	; 0
    10a8:	81 e0       	ldi	r24, 0x01	; 1
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	02 2e       	mov	r0, r18
    10ae:	02 c0       	rjmp	.+4      	; 0x10b4 <DIO_vidSETPINval+0x190>
    10b0:	88 0f       	add	r24, r24
    10b2:	99 1f       	adc	r25, r25
    10b4:	0a 94       	dec	r0
    10b6:	e2 f7       	brpl	.-8      	; 0x10b0 <DIO_vidSETPINval+0x18c>
    10b8:	80 95       	com	r24
    10ba:	84 23       	and	r24, r20
    10bc:	8c 93       	st	X, r24
    10be:	3e c0       	rjmp	.+124    	; 0x113c <DIO_vidSETPINval+0x218>
					break;
				case u8PORTB:
					CLR_BIT(PORTB_REG,Copy_PinX);
    10c0:	a8 e3       	ldi	r26, 0x38	; 56
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	e8 e3       	ldi	r30, 0x38	; 56
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	80 81       	ld	r24, Z
    10ca:	48 2f       	mov	r20, r24
    10cc:	8a 81       	ldd	r24, Y+2	; 0x02
    10ce:	28 2f       	mov	r18, r24
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	02 2e       	mov	r0, r18
    10d8:	02 c0       	rjmp	.+4      	; 0x10de <DIO_vidSETPINval+0x1ba>
    10da:	88 0f       	add	r24, r24
    10dc:	99 1f       	adc	r25, r25
    10de:	0a 94       	dec	r0
    10e0:	e2 f7       	brpl	.-8      	; 0x10da <DIO_vidSETPINval+0x1b6>
    10e2:	80 95       	com	r24
    10e4:	84 23       	and	r24, r20
    10e6:	8c 93       	st	X, r24
    10e8:	29 c0       	rjmp	.+82     	; 0x113c <DIO_vidSETPINval+0x218>
					break;
				case u8PORTC:
					CLR_BIT(PORTC_REG,Copy_PinX);
    10ea:	a5 e3       	ldi	r26, 0x35	; 53
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	e5 e3       	ldi	r30, 0x35	; 53
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	48 2f       	mov	r20, r24
    10f6:	8a 81       	ldd	r24, Y+2	; 0x02
    10f8:	28 2f       	mov	r18, r24
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	02 2e       	mov	r0, r18
    1102:	02 c0       	rjmp	.+4      	; 0x1108 <DIO_vidSETPINval+0x1e4>
    1104:	88 0f       	add	r24, r24
    1106:	99 1f       	adc	r25, r25
    1108:	0a 94       	dec	r0
    110a:	e2 f7       	brpl	.-8      	; 0x1104 <DIO_vidSETPINval+0x1e0>
    110c:	80 95       	com	r24
    110e:	84 23       	and	r24, r20
    1110:	8c 93       	st	X, r24
    1112:	14 c0       	rjmp	.+40     	; 0x113c <DIO_vidSETPINval+0x218>
					break;
				case u8PORTD:
					CLR_BIT(PORTD_REG,Copy_PinX);
    1114:	a2 e3       	ldi	r26, 0x32	; 50
    1116:	b0 e0       	ldi	r27, 0x00	; 0
    1118:	e2 e3       	ldi	r30, 0x32	; 50
    111a:	f0 e0       	ldi	r31, 0x00	; 0
    111c:	80 81       	ld	r24, Z
    111e:	48 2f       	mov	r20, r24
    1120:	8a 81       	ldd	r24, Y+2	; 0x02
    1122:	28 2f       	mov	r18, r24
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	81 e0       	ldi	r24, 0x01	; 1
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	02 2e       	mov	r0, r18
    112c:	02 c0       	rjmp	.+4      	; 0x1132 <DIO_vidSETPINval+0x20e>
    112e:	88 0f       	add	r24, r24
    1130:	99 1f       	adc	r25, r25
    1132:	0a 94       	dec	r0
    1134:	e2 f7       	brpl	.-8      	; 0x112e <DIO_vidSETPINval+0x20a>
    1136:	80 95       	com	r24
    1138:	84 23       	and	r24, r20
    113a:	8c 93       	st	X, r24
			}

		}


	}
    113c:	27 96       	adiw	r28, 0x07	; 7
    113e:	0f b6       	in	r0, 0x3f	; 63
    1140:	f8 94       	cli
    1142:	de bf       	out	0x3e, r29	; 62
    1144:	0f be       	out	0x3f, r0	; 63
    1146:	cd bf       	out	0x3d, r28	; 61
    1148:	cf 91       	pop	r28
    114a:	df 91       	pop	r29
    114c:	08 95       	ret

0000114e <DIO_vidSetPinDirection>:
	void DIO_vidSetPinDirection(u8 Copy_PortX,u8 Copy_PinX, u8 Copy_Direction)
	{
    114e:	df 93       	push	r29
    1150:	cf 93       	push	r28
    1152:	cd b7       	in	r28, 0x3d	; 61
    1154:	de b7       	in	r29, 0x3e	; 62
    1156:	27 97       	sbiw	r28, 0x07	; 7
    1158:	0f b6       	in	r0, 0x3f	; 63
    115a:	f8 94       	cli
    115c:	de bf       	out	0x3e, r29	; 62
    115e:	0f be       	out	0x3f, r0	; 63
    1160:	cd bf       	out	0x3d, r28	; 61
    1162:	89 83       	std	Y+1, r24	; 0x01
    1164:	6a 83       	std	Y+2, r22	; 0x02
    1166:	4b 83       	std	Y+3, r20	; 0x03
		if(((Copy_PortX >= u8PORTA) && (Copy_PortX <= u8PORTD)) && ((Copy_PinX >= DIO_u8PIN_0) && (Copy_PinX <= DIO_u8PIN_7)) \
    1168:	89 81       	ldd	r24, Y+1	; 0x01
    116a:	88 23       	and	r24, r24
    116c:	09 f4       	brne	.+2      	; 0x1170 <DIO_vidSetPinDirection+0x22>
    116e:	fb c0       	rjmp	.+502    	; 0x1366 <DIO_vidSetPinDirection+0x218>
    1170:	89 81       	ldd	r24, Y+1	; 0x01
    1172:	85 30       	cpi	r24, 0x05	; 5
    1174:	08 f0       	brcs	.+2      	; 0x1178 <DIO_vidSetPinDirection+0x2a>
    1176:	f7 c0       	rjmp	.+494    	; 0x1366 <DIO_vidSetPinDirection+0x218>
    1178:	8a 81       	ldd	r24, Y+2	; 0x02
    117a:	88 30       	cpi	r24, 0x08	; 8
    117c:	08 f0       	brcs	.+2      	; 0x1180 <DIO_vidSetPinDirection+0x32>
    117e:	f3 c0       	rjmp	.+486    	; 0x1366 <DIO_vidSetPinDirection+0x218>
    1180:	8b 81       	ldd	r24, Y+3	; 0x03
    1182:	88 23       	and	r24, r24
    1184:	21 f0       	breq	.+8      	; 0x118e <DIO_vidSetPinDirection+0x40>
    1186:	8b 81       	ldd	r24, Y+3	; 0x03
    1188:	81 30       	cpi	r24, 0x01	; 1
    118a:	09 f0       	breq	.+2      	; 0x118e <DIO_vidSetPinDirection+0x40>
    118c:	ec c0       	rjmp	.+472    	; 0x1366 <DIO_vidSetPinDirection+0x218>
				&& ((Copy_Direction == DIO_u8INPUT) || (Copy_Direction == DIO_u8OUTPUT)))
		{
			if(Copy_Direction == DIO_u8INPUT)
    118e:	8b 81       	ldd	r24, Y+3	; 0x03
    1190:	88 23       	and	r24, r24
    1192:	09 f0       	breq	.+2      	; 0x1196 <DIO_vidSetPinDirection+0x48>
    1194:	75 c0       	rjmp	.+234    	; 0x1280 <DIO_vidSetPinDirection+0x132>
			{
				switch(Copy_PortX)
    1196:	89 81       	ldd	r24, Y+1	; 0x01
    1198:	28 2f       	mov	r18, r24
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	3f 83       	std	Y+7, r19	; 0x07
    119e:	2e 83       	std	Y+6, r18	; 0x06
    11a0:	8e 81       	ldd	r24, Y+6	; 0x06
    11a2:	9f 81       	ldd	r25, Y+7	; 0x07
    11a4:	82 30       	cpi	r24, 0x02	; 2
    11a6:	91 05       	cpc	r25, r1
    11a8:	61 f1       	breq	.+88     	; 0x1202 <DIO_vidSetPinDirection+0xb4>
    11aa:	2e 81       	ldd	r18, Y+6	; 0x06
    11ac:	3f 81       	ldd	r19, Y+7	; 0x07
    11ae:	23 30       	cpi	r18, 0x03	; 3
    11b0:	31 05       	cpc	r19, r1
    11b2:	34 f4       	brge	.+12     	; 0x11c0 <DIO_vidSetPinDirection+0x72>
    11b4:	8e 81       	ldd	r24, Y+6	; 0x06
    11b6:	9f 81       	ldd	r25, Y+7	; 0x07
    11b8:	81 30       	cpi	r24, 0x01	; 1
    11ba:	91 05       	cpc	r25, r1
    11bc:	69 f0       	breq	.+26     	; 0x11d8 <DIO_vidSetPinDirection+0x8a>
    11be:	d3 c0       	rjmp	.+422    	; 0x1366 <DIO_vidSetPinDirection+0x218>
    11c0:	2e 81       	ldd	r18, Y+6	; 0x06
    11c2:	3f 81       	ldd	r19, Y+7	; 0x07
    11c4:	23 30       	cpi	r18, 0x03	; 3
    11c6:	31 05       	cpc	r19, r1
    11c8:	89 f1       	breq	.+98     	; 0x122c <DIO_vidSetPinDirection+0xde>
    11ca:	8e 81       	ldd	r24, Y+6	; 0x06
    11cc:	9f 81       	ldd	r25, Y+7	; 0x07
    11ce:	84 30       	cpi	r24, 0x04	; 4
    11d0:	91 05       	cpc	r25, r1
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <DIO_vidSetPinDirection+0x88>
    11d4:	40 c0       	rjmp	.+128    	; 0x1256 <DIO_vidSetPinDirection+0x108>
    11d6:	c7 c0       	rjmp	.+398    	; 0x1366 <DIO_vidSetPinDirection+0x218>
				{
				case u8PORTA:
					CLR_BIT(DDRA_REG,Copy_PinX);
    11d8:	aa e3       	ldi	r26, 0x3A	; 58
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	ea e3       	ldi	r30, 0x3A	; 58
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	48 2f       	mov	r20, r24
    11e4:	8a 81       	ldd	r24, Y+2	; 0x02
    11e6:	28 2f       	mov	r18, r24
    11e8:	30 e0       	ldi	r19, 0x00	; 0
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	02 2e       	mov	r0, r18
    11f0:	02 c0       	rjmp	.+4      	; 0x11f6 <DIO_vidSetPinDirection+0xa8>
    11f2:	88 0f       	add	r24, r24
    11f4:	99 1f       	adc	r25, r25
    11f6:	0a 94       	dec	r0
    11f8:	e2 f7       	brpl	.-8      	; 0x11f2 <DIO_vidSetPinDirection+0xa4>
    11fa:	80 95       	com	r24
    11fc:	84 23       	and	r24, r20
    11fe:	8c 93       	st	X, r24
    1200:	b2 c0       	rjmp	.+356    	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				case u8PORTB:
					CLR_BIT(DDRB_REG,Copy_PinX);
    1202:	a7 e3       	ldi	r26, 0x37	; 55
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	e7 e3       	ldi	r30, 0x37	; 55
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	48 2f       	mov	r20, r24
    120e:	8a 81       	ldd	r24, Y+2	; 0x02
    1210:	28 2f       	mov	r18, r24
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	81 e0       	ldi	r24, 0x01	; 1
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	02 2e       	mov	r0, r18
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <DIO_vidSetPinDirection+0xd2>
    121c:	88 0f       	add	r24, r24
    121e:	99 1f       	adc	r25, r25
    1220:	0a 94       	dec	r0
    1222:	e2 f7       	brpl	.-8      	; 0x121c <DIO_vidSetPinDirection+0xce>
    1224:	80 95       	com	r24
    1226:	84 23       	and	r24, r20
    1228:	8c 93       	st	X, r24
    122a:	9d c0       	rjmp	.+314    	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				case u8PORTC:
					CLR_BIT(DDRC_REG,Copy_PinX);
    122c:	a4 e3       	ldi	r26, 0x34	; 52
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e4 e3       	ldi	r30, 0x34	; 52
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	48 2f       	mov	r20, r24
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	28 2f       	mov	r18, r24
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	81 e0       	ldi	r24, 0x01	; 1
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	02 2e       	mov	r0, r18
    1244:	02 c0       	rjmp	.+4      	; 0x124a <DIO_vidSetPinDirection+0xfc>
    1246:	88 0f       	add	r24, r24
    1248:	99 1f       	adc	r25, r25
    124a:	0a 94       	dec	r0
    124c:	e2 f7       	brpl	.-8      	; 0x1246 <DIO_vidSetPinDirection+0xf8>
    124e:	80 95       	com	r24
    1250:	84 23       	and	r24, r20
    1252:	8c 93       	st	X, r24
    1254:	88 c0       	rjmp	.+272    	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				case u8PORTD:
					CLR_BIT(DDRD_REG,Copy_PinX);
    1256:	a1 e3       	ldi	r26, 0x31	; 49
    1258:	b0 e0       	ldi	r27, 0x00	; 0
    125a:	e1 e3       	ldi	r30, 0x31	; 49
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	48 2f       	mov	r20, r24
    1262:	8a 81       	ldd	r24, Y+2	; 0x02
    1264:	28 2f       	mov	r18, r24
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	81 e0       	ldi	r24, 0x01	; 1
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	02 2e       	mov	r0, r18
    126e:	02 c0       	rjmp	.+4      	; 0x1274 <DIO_vidSetPinDirection+0x126>
    1270:	88 0f       	add	r24, r24
    1272:	99 1f       	adc	r25, r25
    1274:	0a 94       	dec	r0
    1276:	e2 f7       	brpl	.-8      	; 0x1270 <DIO_vidSetPinDirection+0x122>
    1278:	80 95       	com	r24
    127a:	84 23       	and	r24, r20
    127c:	8c 93       	st	X, r24
    127e:	73 c0       	rjmp	.+230    	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				}
			}
			else if(Copy_Direction == DIO_u8OUTPUT)
    1280:	8b 81       	ldd	r24, Y+3	; 0x03
    1282:	81 30       	cpi	r24, 0x01	; 1
    1284:	09 f0       	breq	.+2      	; 0x1288 <DIO_vidSetPinDirection+0x13a>
    1286:	6f c0       	rjmp	.+222    	; 0x1366 <DIO_vidSetPinDirection+0x218>
			{
				switch(Copy_PortX)
    1288:	89 81       	ldd	r24, Y+1	; 0x01
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	3d 83       	std	Y+5, r19	; 0x05
    1290:	2c 83       	std	Y+4, r18	; 0x04
    1292:	8c 81       	ldd	r24, Y+4	; 0x04
    1294:	9d 81       	ldd	r25, Y+5	; 0x05
    1296:	82 30       	cpi	r24, 0x02	; 2
    1298:	91 05       	cpc	r25, r1
    129a:	51 f1       	breq	.+84     	; 0x12f0 <DIO_vidSetPinDirection+0x1a2>
    129c:	2c 81       	ldd	r18, Y+4	; 0x04
    129e:	3d 81       	ldd	r19, Y+5	; 0x05
    12a0:	23 30       	cpi	r18, 0x03	; 3
    12a2:	31 05       	cpc	r19, r1
    12a4:	34 f4       	brge	.+12     	; 0x12b2 <DIO_vidSetPinDirection+0x164>
    12a6:	8c 81       	ldd	r24, Y+4	; 0x04
    12a8:	9d 81       	ldd	r25, Y+5	; 0x05
    12aa:	81 30       	cpi	r24, 0x01	; 1
    12ac:	91 05       	cpc	r25, r1
    12ae:	61 f0       	breq	.+24     	; 0x12c8 <DIO_vidSetPinDirection+0x17a>
    12b0:	5a c0       	rjmp	.+180    	; 0x1366 <DIO_vidSetPinDirection+0x218>
    12b2:	2c 81       	ldd	r18, Y+4	; 0x04
    12b4:	3d 81       	ldd	r19, Y+5	; 0x05
    12b6:	23 30       	cpi	r18, 0x03	; 3
    12b8:	31 05       	cpc	r19, r1
    12ba:	71 f1       	breq	.+92     	; 0x1318 <DIO_vidSetPinDirection+0x1ca>
    12bc:	8c 81       	ldd	r24, Y+4	; 0x04
    12be:	9d 81       	ldd	r25, Y+5	; 0x05
    12c0:	84 30       	cpi	r24, 0x04	; 4
    12c2:	91 05       	cpc	r25, r1
    12c4:	e9 f1       	breq	.+122    	; 0x1340 <DIO_vidSetPinDirection+0x1f2>
    12c6:	4f c0       	rjmp	.+158    	; 0x1366 <DIO_vidSetPinDirection+0x218>
				{
				case u8PORTA:
					SET_BIT(DDRA_REG,Copy_PinX);
    12c8:	aa e3       	ldi	r26, 0x3A	; 58
    12ca:	b0 e0       	ldi	r27, 0x00	; 0
    12cc:	ea e3       	ldi	r30, 0x3A	; 58
    12ce:	f0 e0       	ldi	r31, 0x00	; 0
    12d0:	80 81       	ld	r24, Z
    12d2:	48 2f       	mov	r20, r24
    12d4:	8a 81       	ldd	r24, Y+2	; 0x02
    12d6:	28 2f       	mov	r18, r24
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	81 e0       	ldi	r24, 0x01	; 1
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	02 2e       	mov	r0, r18
    12e0:	02 c0       	rjmp	.+4      	; 0x12e6 <DIO_vidSetPinDirection+0x198>
    12e2:	88 0f       	add	r24, r24
    12e4:	99 1f       	adc	r25, r25
    12e6:	0a 94       	dec	r0
    12e8:	e2 f7       	brpl	.-8      	; 0x12e2 <DIO_vidSetPinDirection+0x194>
    12ea:	84 2b       	or	r24, r20
    12ec:	8c 93       	st	X, r24
    12ee:	3b c0       	rjmp	.+118    	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				case u8PORTB:
					SET_BIT(DDRB_REG,Copy_PinX);
    12f0:	a7 e3       	ldi	r26, 0x37	; 55
    12f2:	b0 e0       	ldi	r27, 0x00	; 0
    12f4:	e7 e3       	ldi	r30, 0x37	; 55
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	80 81       	ld	r24, Z
    12fa:	48 2f       	mov	r20, r24
    12fc:	8a 81       	ldd	r24, Y+2	; 0x02
    12fe:	28 2f       	mov	r18, r24
    1300:	30 e0       	ldi	r19, 0x00	; 0
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	02 2e       	mov	r0, r18
    1308:	02 c0       	rjmp	.+4      	; 0x130e <DIO_vidSetPinDirection+0x1c0>
    130a:	88 0f       	add	r24, r24
    130c:	99 1f       	adc	r25, r25
    130e:	0a 94       	dec	r0
    1310:	e2 f7       	brpl	.-8      	; 0x130a <DIO_vidSetPinDirection+0x1bc>
    1312:	84 2b       	or	r24, r20
    1314:	8c 93       	st	X, r24
    1316:	27 c0       	rjmp	.+78     	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				case u8PORTC:
					SET_BIT(DDRC_REG,Copy_PinX);
    1318:	a4 e3       	ldi	r26, 0x34	; 52
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	e4 e3       	ldi	r30, 0x34	; 52
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	48 2f       	mov	r20, r24
    1324:	8a 81       	ldd	r24, Y+2	; 0x02
    1326:	28 2f       	mov	r18, r24
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	81 e0       	ldi	r24, 0x01	; 1
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	02 2e       	mov	r0, r18
    1330:	02 c0       	rjmp	.+4      	; 0x1336 <DIO_vidSetPinDirection+0x1e8>
    1332:	88 0f       	add	r24, r24
    1334:	99 1f       	adc	r25, r25
    1336:	0a 94       	dec	r0
    1338:	e2 f7       	brpl	.-8      	; 0x1332 <DIO_vidSetPinDirection+0x1e4>
    133a:	84 2b       	or	r24, r20
    133c:	8c 93       	st	X, r24
    133e:	13 c0       	rjmp	.+38     	; 0x1366 <DIO_vidSetPinDirection+0x218>
					break;
				case u8PORTD:
					SET_BIT(DDRD_REG,Copy_PinX);
    1340:	a1 e3       	ldi	r26, 0x31	; 49
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	e1 e3       	ldi	r30, 0x31	; 49
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	80 81       	ld	r24, Z
    134a:	48 2f       	mov	r20, r24
    134c:	8a 81       	ldd	r24, Y+2	; 0x02
    134e:	28 2f       	mov	r18, r24
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	02 2e       	mov	r0, r18
    1358:	02 c0       	rjmp	.+4      	; 0x135e <DIO_vidSetPinDirection+0x210>
    135a:	88 0f       	add	r24, r24
    135c:	99 1f       	adc	r25, r25
    135e:	0a 94       	dec	r0
    1360:	e2 f7       	brpl	.-8      	; 0x135a <DIO_vidSetPinDirection+0x20c>
    1362:	84 2b       	or	r24, r20
    1364:	8c 93       	st	X, r24
					break;
				}
			}
		}

	}
    1366:	27 96       	adiw	r28, 0x07	; 7
    1368:	0f b6       	in	r0, 0x3f	; 63
    136a:	f8 94       	cli
    136c:	de bf       	out	0x3e, r29	; 62
    136e:	0f be       	out	0x3f, r0	; 63
    1370:	cd bf       	out	0x3d, r28	; 61
    1372:	cf 91       	pop	r28
    1374:	df 91       	pop	r29
    1376:	08 95       	ret

00001378 <DIO_vidSETPORTDIRECION>:

	void DIO_vidSETPORTDIRECION(u8 copy_portx , u8 copy_direction)  // ALL THE 8 EIGHT PINS
	{
    1378:	df 93       	push	r29
    137a:	cf 93       	push	r28
    137c:	00 d0       	rcall	.+0      	; 0x137e <DIO_vidSETPORTDIRECION+0x6>
    137e:	00 d0       	rcall	.+0      	; 0x1380 <DIO_vidSETPORTDIRECION+0x8>
    1380:	cd b7       	in	r28, 0x3d	; 61
    1382:	de b7       	in	r29, 0x3e	; 62
    1384:	89 83       	std	Y+1, r24	; 0x01
    1386:	6a 83       	std	Y+2, r22	; 0x02

		if((copy_portx >= u8PORTA)&&(copy_portx <= u8PORTD))
    1388:	89 81       	ldd	r24, Y+1	; 0x01
    138a:	88 23       	and	r24, r24
    138c:	b1 f1       	breq	.+108    	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	85 30       	cpi	r24, 0x05	; 5
    1392:	98 f5       	brcc	.+102    	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
		{
			switch (copy_portx)
    1394:	89 81       	ldd	r24, Y+1	; 0x01
    1396:	28 2f       	mov	r18, r24
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	3c 83       	std	Y+4, r19	; 0x04
    139c:	2b 83       	std	Y+3, r18	; 0x03
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	9c 81       	ldd	r25, Y+4	; 0x04
    13a2:	82 30       	cpi	r24, 0x02	; 2
    13a4:	91 05       	cpc	r25, r1
    13a6:	d9 f0       	breq	.+54     	; 0x13de <DIO_vidSETPORTDIRECION+0x66>
    13a8:	2b 81       	ldd	r18, Y+3	; 0x03
    13aa:	3c 81       	ldd	r19, Y+4	; 0x04
    13ac:	23 30       	cpi	r18, 0x03	; 3
    13ae:	31 05       	cpc	r19, r1
    13b0:	34 f4       	brge	.+12     	; 0x13be <DIO_vidSETPORTDIRECION+0x46>
    13b2:	8b 81       	ldd	r24, Y+3	; 0x03
    13b4:	9c 81       	ldd	r25, Y+4	; 0x04
    13b6:	81 30       	cpi	r24, 0x01	; 1
    13b8:	91 05       	cpc	r25, r1
    13ba:	61 f0       	breq	.+24     	; 0x13d4 <DIO_vidSETPORTDIRECION+0x5c>
    13bc:	1e c0       	rjmp	.+60     	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
    13be:	2b 81       	ldd	r18, Y+3	; 0x03
    13c0:	3c 81       	ldd	r19, Y+4	; 0x04
    13c2:	23 30       	cpi	r18, 0x03	; 3
    13c4:	31 05       	cpc	r19, r1
    13c6:	81 f0       	breq	.+32     	; 0x13e8 <DIO_vidSETPORTDIRECION+0x70>
    13c8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ca:	9c 81       	ldd	r25, Y+4	; 0x04
    13cc:	84 30       	cpi	r24, 0x04	; 4
    13ce:	91 05       	cpc	r25, r1
    13d0:	81 f0       	breq	.+32     	; 0x13f2 <DIO_vidSETPORTDIRECION+0x7a>
    13d2:	13 c0       	rjmp	.+38     	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
			{
			case u8PORTA :
				DDRA_REG = copy_direction ;
    13d4:	ea e3       	ldi	r30, 0x3A	; 58
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	8a 81       	ldd	r24, Y+2	; 0x02
    13da:	80 83       	st	Z, r24
    13dc:	0e c0       	rjmp	.+28     	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
				break;

			case u8PORTB :
				DDRB_REG = copy_direction ;
    13de:	e7 e3       	ldi	r30, 0x37	; 55
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	8a 81       	ldd	r24, Y+2	; 0x02
    13e4:	80 83       	st	Z, r24
    13e6:	09 c0       	rjmp	.+18     	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
				break;

			case u8PORTC :
				DDRC_REG = copy_direction ;
    13e8:	e4 e3       	ldi	r30, 0x34	; 52
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	8a 81       	ldd	r24, Y+2	; 0x02
    13ee:	80 83       	st	Z, r24
    13f0:	04 c0       	rjmp	.+8      	; 0x13fa <DIO_vidSETPORTDIRECION+0x82>
				break;

			case u8PORTD :
				DDRD_REG = copy_direction ;
    13f2:	e1 e3       	ldi	r30, 0x31	; 49
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	8a 81       	ldd	r24, Y+2	; 0x02
    13f8:	80 83       	st	Z, r24
			}

		}


	}
    13fa:	0f 90       	pop	r0
    13fc:	0f 90       	pop	r0
    13fe:	0f 90       	pop	r0
    1400:	0f 90       	pop	r0
    1402:	cf 91       	pop	r28
    1404:	df 91       	pop	r29
    1406:	08 95       	ret

00001408 <DIO_vidSETPORTVAL>:
	void DIO_vidSETPORTVAL(u8 COPY_PORTX , u8 copy_value)
	{
    1408:	df 93       	push	r29
    140a:	cf 93       	push	r28
    140c:	00 d0       	rcall	.+0      	; 0x140e <DIO_vidSETPORTVAL+0x6>
    140e:	00 d0       	rcall	.+0      	; 0x1410 <DIO_vidSETPORTVAL+0x8>
    1410:	cd b7       	in	r28, 0x3d	; 61
    1412:	de b7       	in	r29, 0x3e	; 62
    1414:	89 83       	std	Y+1, r24	; 0x01
    1416:	6a 83       	std	Y+2, r22	; 0x02
		if((COPY_PORTX >= u8PORTA)&&(COPY_PORTX <= u8PORTD))
    1418:	89 81       	ldd	r24, Y+1	; 0x01
    141a:	88 23       	and	r24, r24
    141c:	b1 f1       	breq	.+108    	; 0x148a <DIO_vidSETPORTVAL+0x82>
    141e:	89 81       	ldd	r24, Y+1	; 0x01
    1420:	85 30       	cpi	r24, 0x05	; 5
    1422:	98 f5       	brcc	.+102    	; 0x148a <DIO_vidSETPORTVAL+0x82>
		{
			switch (COPY_PORTX)
    1424:	89 81       	ldd	r24, Y+1	; 0x01
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	3c 83       	std	Y+4, r19	; 0x04
    142c:	2b 83       	std	Y+3, r18	; 0x03
    142e:	8b 81       	ldd	r24, Y+3	; 0x03
    1430:	9c 81       	ldd	r25, Y+4	; 0x04
    1432:	82 30       	cpi	r24, 0x02	; 2
    1434:	91 05       	cpc	r25, r1
    1436:	d9 f0       	breq	.+54     	; 0x146e <DIO_vidSETPORTVAL+0x66>
    1438:	2b 81       	ldd	r18, Y+3	; 0x03
    143a:	3c 81       	ldd	r19, Y+4	; 0x04
    143c:	23 30       	cpi	r18, 0x03	; 3
    143e:	31 05       	cpc	r19, r1
    1440:	34 f4       	brge	.+12     	; 0x144e <DIO_vidSETPORTVAL+0x46>
    1442:	8b 81       	ldd	r24, Y+3	; 0x03
    1444:	9c 81       	ldd	r25, Y+4	; 0x04
    1446:	81 30       	cpi	r24, 0x01	; 1
    1448:	91 05       	cpc	r25, r1
    144a:	61 f0       	breq	.+24     	; 0x1464 <DIO_vidSETPORTVAL+0x5c>
    144c:	1e c0       	rjmp	.+60     	; 0x148a <DIO_vidSETPORTVAL+0x82>
    144e:	2b 81       	ldd	r18, Y+3	; 0x03
    1450:	3c 81       	ldd	r19, Y+4	; 0x04
    1452:	23 30       	cpi	r18, 0x03	; 3
    1454:	31 05       	cpc	r19, r1
    1456:	81 f0       	breq	.+32     	; 0x1478 <DIO_vidSETPORTVAL+0x70>
    1458:	8b 81       	ldd	r24, Y+3	; 0x03
    145a:	9c 81       	ldd	r25, Y+4	; 0x04
    145c:	84 30       	cpi	r24, 0x04	; 4
    145e:	91 05       	cpc	r25, r1
    1460:	81 f0       	breq	.+32     	; 0x1482 <DIO_vidSETPORTVAL+0x7a>
    1462:	13 c0       	rjmp	.+38     	; 0x148a <DIO_vidSETPORTVAL+0x82>
			{
			case u8PORTA :
				PORTA_REG = copy_value ;
    1464:	eb e3       	ldi	r30, 0x3B	; 59
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	8a 81       	ldd	r24, Y+2	; 0x02
    146a:	80 83       	st	Z, r24
    146c:	0e c0       	rjmp	.+28     	; 0x148a <DIO_vidSETPORTVAL+0x82>
				break;

			case u8PORTB :
				PORTB_REG = copy_value ;
    146e:	e8 e3       	ldi	r30, 0x38	; 56
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	8a 81       	ldd	r24, Y+2	; 0x02
    1474:	80 83       	st	Z, r24
    1476:	09 c0       	rjmp	.+18     	; 0x148a <DIO_vidSETPORTVAL+0x82>
				break;

			case u8PORTC :
				PORTC_REG = copy_value ;
    1478:	e5 e3       	ldi	r30, 0x35	; 53
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	80 83       	st	Z, r24
    1480:	04 c0       	rjmp	.+8      	; 0x148a <DIO_vidSETPORTVAL+0x82>
				break;

			case u8PORTD :
				PORTD_REG = copy_value ;
    1482:	e2 e3       	ldi	r30, 0x32	; 50
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	8a 81       	ldd	r24, Y+2	; 0x02
    1488:	80 83       	st	Z, r24
				break;
			}
		}
	}
    148a:	0f 90       	pop	r0
    148c:	0f 90       	pop	r0
    148e:	0f 90       	pop	r0
    1490:	0f 90       	pop	r0
    1492:	cf 91       	pop	r28
    1494:	df 91       	pop	r29
    1496:	08 95       	ret

00001498 <DIO_vidSTOGGPORTVAL>:

	void DIO_vidSTOGGPORTVAL(u8 copy_portX, u8 copy_pinX)
	{
    1498:	df 93       	push	r29
    149a:	cf 93       	push	r28
    149c:	00 d0       	rcall	.+0      	; 0x149e <DIO_vidSTOGGPORTVAL+0x6>
    149e:	00 d0       	rcall	.+0      	; 0x14a0 <DIO_vidSTOGGPORTVAL+0x8>
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
    14a4:	89 83       	std	Y+1, r24	; 0x01
    14a6:	6a 83       	std	Y+2, r22	; 0x02
		switch (copy_portX)
    14a8:	89 81       	ldd	r24, Y+1	; 0x01
    14aa:	28 2f       	mov	r18, r24
    14ac:	30 e0       	ldi	r19, 0x00	; 0
    14ae:	3c 83       	std	Y+4, r19	; 0x04
    14b0:	2b 83       	std	Y+3, r18	; 0x03
    14b2:	8b 81       	ldd	r24, Y+3	; 0x03
    14b4:	9c 81       	ldd	r25, Y+4	; 0x04
    14b6:	82 30       	cpi	r24, 0x02	; 2
    14b8:	91 05       	cpc	r25, r1
    14ba:	51 f1       	breq	.+84     	; 0x1510 <DIO_vidSTOGGPORTVAL+0x78>
    14bc:	2b 81       	ldd	r18, Y+3	; 0x03
    14be:	3c 81       	ldd	r19, Y+4	; 0x04
    14c0:	23 30       	cpi	r18, 0x03	; 3
    14c2:	31 05       	cpc	r19, r1
    14c4:	34 f4       	brge	.+12     	; 0x14d2 <DIO_vidSTOGGPORTVAL+0x3a>
    14c6:	8b 81       	ldd	r24, Y+3	; 0x03
    14c8:	9c 81       	ldd	r25, Y+4	; 0x04
    14ca:	81 30       	cpi	r24, 0x01	; 1
    14cc:	91 05       	cpc	r25, r1
    14ce:	61 f0       	breq	.+24     	; 0x14e8 <DIO_vidSTOGGPORTVAL+0x50>
    14d0:	5a c0       	rjmp	.+180    	; 0x1586 <DIO_vidSTOGGPORTVAL+0xee>
    14d2:	2b 81       	ldd	r18, Y+3	; 0x03
    14d4:	3c 81       	ldd	r19, Y+4	; 0x04
    14d6:	23 30       	cpi	r18, 0x03	; 3
    14d8:	31 05       	cpc	r19, r1
    14da:	71 f1       	breq	.+92     	; 0x1538 <DIO_vidSTOGGPORTVAL+0xa0>
    14dc:	8b 81       	ldd	r24, Y+3	; 0x03
    14de:	9c 81       	ldd	r25, Y+4	; 0x04
    14e0:	84 30       	cpi	r24, 0x04	; 4
    14e2:	91 05       	cpc	r25, r1
    14e4:	e9 f1       	breq	.+122    	; 0x1560 <DIO_vidSTOGGPORTVAL+0xc8>
    14e6:	4f c0       	rjmp	.+158    	; 0x1586 <DIO_vidSTOGGPORTVAL+0xee>
		{
		case u8PORTA:
			TOGGLE_BIT(PORTA_REG,copy_pinX);
    14e8:	ab e3       	ldi	r26, 0x3B	; 59
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	eb e3       	ldi	r30, 0x3B	; 59
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	48 2f       	mov	r20, r24
    14f4:	8a 81       	ldd	r24, Y+2	; 0x02
    14f6:	28 2f       	mov	r18, r24
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	81 e0       	ldi	r24, 0x01	; 1
    14fc:	90 e0       	ldi	r25, 0x00	; 0
    14fe:	02 2e       	mov	r0, r18
    1500:	02 c0       	rjmp	.+4      	; 0x1506 <DIO_vidSTOGGPORTVAL+0x6e>
    1502:	88 0f       	add	r24, r24
    1504:	99 1f       	adc	r25, r25
    1506:	0a 94       	dec	r0
    1508:	e2 f7       	brpl	.-8      	; 0x1502 <DIO_vidSTOGGPORTVAL+0x6a>
    150a:	84 27       	eor	r24, r20
    150c:	8c 93       	st	X, r24
    150e:	3b c0       	rjmp	.+118    	; 0x1586 <DIO_vidSTOGGPORTVAL+0xee>
			break;

		case u8PORTB:
			TOGGLE_BIT(PORTB_REG,copy_pinX);
    1510:	a8 e3       	ldi	r26, 0x38	; 56
    1512:	b0 e0       	ldi	r27, 0x00	; 0
    1514:	e8 e3       	ldi	r30, 0x38	; 56
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	80 81       	ld	r24, Z
    151a:	48 2f       	mov	r20, r24
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	81 e0       	ldi	r24, 0x01	; 1
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	02 2e       	mov	r0, r18
    1528:	02 c0       	rjmp	.+4      	; 0x152e <DIO_vidSTOGGPORTVAL+0x96>
    152a:	88 0f       	add	r24, r24
    152c:	99 1f       	adc	r25, r25
    152e:	0a 94       	dec	r0
    1530:	e2 f7       	brpl	.-8      	; 0x152a <DIO_vidSTOGGPORTVAL+0x92>
    1532:	84 27       	eor	r24, r20
    1534:	8c 93       	st	X, r24
    1536:	27 c0       	rjmp	.+78     	; 0x1586 <DIO_vidSTOGGPORTVAL+0xee>
			break;

		case u8PORTC:
			TOGGLE_BIT(PORTC_REG,copy_pinX);
    1538:	a5 e3       	ldi	r26, 0x35	; 53
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	e5 e3       	ldi	r30, 0x35	; 53
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	48 2f       	mov	r20, r24
    1544:	8a 81       	ldd	r24, Y+2	; 0x02
    1546:	28 2f       	mov	r18, r24
    1548:	30 e0       	ldi	r19, 0x00	; 0
    154a:	81 e0       	ldi	r24, 0x01	; 1
    154c:	90 e0       	ldi	r25, 0x00	; 0
    154e:	02 2e       	mov	r0, r18
    1550:	02 c0       	rjmp	.+4      	; 0x1556 <DIO_vidSTOGGPORTVAL+0xbe>
    1552:	88 0f       	add	r24, r24
    1554:	99 1f       	adc	r25, r25
    1556:	0a 94       	dec	r0
    1558:	e2 f7       	brpl	.-8      	; 0x1552 <DIO_vidSTOGGPORTVAL+0xba>
    155a:	84 27       	eor	r24, r20
    155c:	8c 93       	st	X, r24
    155e:	13 c0       	rjmp	.+38     	; 0x1586 <DIO_vidSTOGGPORTVAL+0xee>
			break;

		case u8PORTD:
			TOGGLE_BIT(PORTD_REG,copy_pinX);
    1560:	a2 e3       	ldi	r26, 0x32	; 50
    1562:	b0 e0       	ldi	r27, 0x00	; 0
    1564:	e2 e3       	ldi	r30, 0x32	; 50
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	48 2f       	mov	r20, r24
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	28 2f       	mov	r18, r24
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	02 2e       	mov	r0, r18
    1578:	02 c0       	rjmp	.+4      	; 0x157e <DIO_vidSTOGGPORTVAL+0xe6>
    157a:	88 0f       	add	r24, r24
    157c:	99 1f       	adc	r25, r25
    157e:	0a 94       	dec	r0
    1580:	e2 f7       	brpl	.-8      	; 0x157a <DIO_vidSTOGGPORTVAL+0xe2>
    1582:	84 27       	eor	r24, r20
    1584:	8c 93       	st	X, r24
			break;
		}
	}
    1586:	0f 90       	pop	r0
    1588:	0f 90       	pop	r0
    158a:	0f 90       	pop	r0
    158c:	0f 90       	pop	r0
    158e:	cf 91       	pop	r28
    1590:	df 91       	pop	r29
    1592:	08 95       	ret

00001594 <LCD_vidWriteData>:
#include "../LCD_DRIVER/LCD_int.h"



void LCD_vidWriteData(u8 Copy_Data)
{
    1594:	df 93       	push	r29
    1596:	cf 93       	push	r28
    1598:	cd b7       	in	r28, 0x3d	; 61
    159a:	de b7       	in	r29, 0x3e	; 62
    159c:	2f 97       	sbiw	r28, 0x0f	; 15
    159e:	0f b6       	in	r0, 0x3f	; 63
    15a0:	f8 94       	cli
    15a2:	de bf       	out	0x3e, r29	; 62
    15a4:	0f be       	out	0x3f, r0	; 63
    15a6:	cd bf       	out	0x3d, r28	; 61
    15a8:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_0,DIO_u8HIGH);
    15aa:	81 e0       	ldi	r24, 0x01	; 1
    15ac:	60 e0       	ldi	r22, 0x00	; 0
    15ae:	40 e0       	ldi	r20, 0x00	; 0
    15b0:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_1,DIO_u8LOW);
    15b4:	81 e0       	ldi	r24, 0x01	; 1
    15b6:	61 e0       	ldi	r22, 0x01	; 1
    15b8:	41 e0       	ldi	r20, 0x01	; 1
    15ba:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
	DIO_vidSETPORTVAL(u8PORTB,Copy_Data);
    15be:	82 e0       	ldi	r24, 0x02	; 2
    15c0:	6f 85       	ldd	r22, Y+15	; 0x0f
    15c2:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_vidSETPORTVAL>
	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_2,DIO_u8HIGH);
    15c6:	81 e0       	ldi	r24, 0x01	; 1
    15c8:	62 e0       	ldi	r22, 0x02	; 2
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
    15d0:	88 e5       	ldi	r24, 0x58	; 88
    15d2:	99 e3       	ldi	r25, 0x39	; 57
    15d4:	a4 ec       	ldi	r26, 0xC4	; 196
    15d6:	bf e3       	ldi	r27, 0x3F	; 63
    15d8:	8b 87       	std	Y+11, r24	; 0x0b
    15da:	9c 87       	std	Y+12, r25	; 0x0c
    15dc:	ad 87       	std	Y+13, r26	; 0x0d
    15de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    15e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    15e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    15e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    15e8:	20 e0       	ldi	r18, 0x00	; 0
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	4a e7       	ldi	r20, 0x7A	; 122
    15ee:	53 e4       	ldi	r21, 0x43	; 67
    15f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15f4:	dc 01       	movw	r26, r24
    15f6:	cb 01       	movw	r24, r22
    15f8:	8f 83       	std	Y+7, r24	; 0x07
    15fa:	98 87       	std	Y+8, r25	; 0x08
    15fc:	a9 87       	std	Y+9, r26	; 0x09
    15fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1600:	6f 81       	ldd	r22, Y+7	; 0x07
    1602:	78 85       	ldd	r23, Y+8	; 0x08
    1604:	89 85       	ldd	r24, Y+9	; 0x09
    1606:	9a 85       	ldd	r25, Y+10	; 0x0a
    1608:	20 e0       	ldi	r18, 0x00	; 0
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	40 e8       	ldi	r20, 0x80	; 128
    160e:	5f e3       	ldi	r21, 0x3F	; 63
    1610:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1614:	88 23       	and	r24, r24
    1616:	2c f4       	brge	.+10     	; 0x1622 <LCD_vidWriteData+0x8e>
		__ticks = 1;
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	9e 83       	std	Y+6, r25	; 0x06
    161e:	8d 83       	std	Y+5, r24	; 0x05
    1620:	3f c0       	rjmp	.+126    	; 0x16a0 <LCD_vidWriteData+0x10c>
	else if (__tmp > 65535)
    1622:	6f 81       	ldd	r22, Y+7	; 0x07
    1624:	78 85       	ldd	r23, Y+8	; 0x08
    1626:	89 85       	ldd	r24, Y+9	; 0x09
    1628:	9a 85       	ldd	r25, Y+10	; 0x0a
    162a:	20 e0       	ldi	r18, 0x00	; 0
    162c:	3f ef       	ldi	r19, 0xFF	; 255
    162e:	4f e7       	ldi	r20, 0x7F	; 127
    1630:	57 e4       	ldi	r21, 0x47	; 71
    1632:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1636:	18 16       	cp	r1, r24
    1638:	4c f5       	brge	.+82     	; 0x168c <LCD_vidWriteData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    163a:	6b 85       	ldd	r22, Y+11	; 0x0b
    163c:	7c 85       	ldd	r23, Y+12	; 0x0c
    163e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1640:	9e 85       	ldd	r25, Y+14	; 0x0e
    1642:	20 e0       	ldi	r18, 0x00	; 0
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	40 e2       	ldi	r20, 0x20	; 32
    1648:	51 e4       	ldi	r21, 0x41	; 65
    164a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    164e:	dc 01       	movw	r26, r24
    1650:	cb 01       	movw	r24, r22
    1652:	bc 01       	movw	r22, r24
    1654:	cd 01       	movw	r24, r26
    1656:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    165a:	dc 01       	movw	r26, r24
    165c:	cb 01       	movw	r24, r22
    165e:	9e 83       	std	Y+6, r25	; 0x06
    1660:	8d 83       	std	Y+5, r24	; 0x05
    1662:	0f c0       	rjmp	.+30     	; 0x1682 <LCD_vidWriteData+0xee>
    1664:	89 e1       	ldi	r24, 0x19	; 25
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	9c 83       	std	Y+4, r25	; 0x04
    166a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    166c:	8b 81       	ldd	r24, Y+3	; 0x03
    166e:	9c 81       	ldd	r25, Y+4	; 0x04
    1670:	01 97       	sbiw	r24, 0x01	; 1
    1672:	f1 f7       	brne	.-4      	; 0x1670 <LCD_vidWriteData+0xdc>
    1674:	9c 83       	std	Y+4, r25	; 0x04
    1676:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1678:	8d 81       	ldd	r24, Y+5	; 0x05
    167a:	9e 81       	ldd	r25, Y+6	; 0x06
    167c:	01 97       	sbiw	r24, 0x01	; 1
    167e:	9e 83       	std	Y+6, r25	; 0x06
    1680:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1682:	8d 81       	ldd	r24, Y+5	; 0x05
    1684:	9e 81       	ldd	r25, Y+6	; 0x06
    1686:	00 97       	sbiw	r24, 0x00	; 0
    1688:	69 f7       	brne	.-38     	; 0x1664 <LCD_vidWriteData+0xd0>
    168a:	14 c0       	rjmp	.+40     	; 0x16b4 <LCD_vidWriteData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    168c:	6f 81       	ldd	r22, Y+7	; 0x07
    168e:	78 85       	ldd	r23, Y+8	; 0x08
    1690:	89 85       	ldd	r24, Y+9	; 0x09
    1692:	9a 85       	ldd	r25, Y+10	; 0x0a
    1694:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1698:	dc 01       	movw	r26, r24
    169a:	cb 01       	movw	r24, r22
    169c:	9e 83       	std	Y+6, r25	; 0x06
    169e:	8d 83       	std	Y+5, r24	; 0x05
    16a0:	8d 81       	ldd	r24, Y+5	; 0x05
    16a2:	9e 81       	ldd	r25, Y+6	; 0x06
    16a4:	9a 83       	std	Y+2, r25	; 0x02
    16a6:	89 83       	std	Y+1, r24	; 0x01
    16a8:	89 81       	ldd	r24, Y+1	; 0x01
    16aa:	9a 81       	ldd	r25, Y+2	; 0x02
    16ac:	01 97       	sbiw	r24, 0x01	; 1
    16ae:	f1 f7       	brne	.-4      	; 0x16ac <LCD_vidWriteData+0x118>
    16b0:	9a 83       	std	Y+2, r25	; 0x02
    16b2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1.533);

	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_2,DIO_u8LOW);
    16b4:	81 e0       	ldi	r24, 0x01	; 1
    16b6:	62 e0       	ldi	r22, 0x02	; 2
    16b8:	41 e0       	ldi	r20, 0x01	; 1
    16ba:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
}
    16be:	2f 96       	adiw	r28, 0x0f	; 15
    16c0:	0f b6       	in	r0, 0x3f	; 63
    16c2:	f8 94       	cli
    16c4:	de bf       	out	0x3e, r29	; 62
    16c6:	0f be       	out	0x3f, r0	; 63
    16c8:	cd bf       	out	0x3d, r28	; 61
    16ca:	cf 91       	pop	r28
    16cc:	df 91       	pop	r29
    16ce:	08 95       	ret

000016d0 <LCD_vidSendCommand>:

void LCD_vidSendCommand(u8 Copy_Comand)
{
    16d0:	df 93       	push	r29
    16d2:	cf 93       	push	r28
    16d4:	cd b7       	in	r28, 0x3d	; 61
    16d6:	de b7       	in	r29, 0x3e	; 62
    16d8:	2f 97       	sbiw	r28, 0x0f	; 15
    16da:	0f b6       	in	r0, 0x3f	; 63
    16dc:	f8 94       	cli
    16de:	de bf       	out	0x3e, r29	; 62
    16e0:	0f be       	out	0x3f, r0	; 63
    16e2:	cd bf       	out	0x3d, r28	; 61
    16e4:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_0,DIO_u8LOW);
    16e6:	81 e0       	ldi	r24, 0x01	; 1
    16e8:	60 e0       	ldi	r22, 0x00	; 0
    16ea:	41 e0       	ldi	r20, 0x01	; 1
    16ec:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_1,DIO_u8LOW);
    16f0:	81 e0       	ldi	r24, 0x01	; 1
    16f2:	61 e0       	ldi	r22, 0x01	; 1
    16f4:	41 e0       	ldi	r20, 0x01	; 1
    16f6:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
	DIO_vidSETPORTVAL(u8PORTB, Copy_Comand);
    16fa:	82 e0       	ldi	r24, 0x02	; 2
    16fc:	6f 85       	ldd	r22, Y+15	; 0x0f
    16fe:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_vidSETPORTVAL>
	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_2,DIO_u8HIGH);
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	62 e0       	ldi	r22, 0x02	; 2
    1706:	40 e0       	ldi	r20, 0x00	; 0
    1708:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
    170c:	88 e5       	ldi	r24, 0x58	; 88
    170e:	99 e3       	ldi	r25, 0x39	; 57
    1710:	a4 ec       	ldi	r26, 0xC4	; 196
    1712:	bf e3       	ldi	r27, 0x3F	; 63
    1714:	8b 87       	std	Y+11, r24	; 0x0b
    1716:	9c 87       	std	Y+12, r25	; 0x0c
    1718:	ad 87       	std	Y+13, r26	; 0x0d
    171a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    171c:	6b 85       	ldd	r22, Y+11	; 0x0b
    171e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1720:	8d 85       	ldd	r24, Y+13	; 0x0d
    1722:	9e 85       	ldd	r25, Y+14	; 0x0e
    1724:	20 e0       	ldi	r18, 0x00	; 0
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	4a e7       	ldi	r20, 0x7A	; 122
    172a:	53 e4       	ldi	r21, 0x43	; 67
    172c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1730:	dc 01       	movw	r26, r24
    1732:	cb 01       	movw	r24, r22
    1734:	8f 83       	std	Y+7, r24	; 0x07
    1736:	98 87       	std	Y+8, r25	; 0x08
    1738:	a9 87       	std	Y+9, r26	; 0x09
    173a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    173c:	6f 81       	ldd	r22, Y+7	; 0x07
    173e:	78 85       	ldd	r23, Y+8	; 0x08
    1740:	89 85       	ldd	r24, Y+9	; 0x09
    1742:	9a 85       	ldd	r25, Y+10	; 0x0a
    1744:	20 e0       	ldi	r18, 0x00	; 0
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	40 e8       	ldi	r20, 0x80	; 128
    174a:	5f e3       	ldi	r21, 0x3F	; 63
    174c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1750:	88 23       	and	r24, r24
    1752:	2c f4       	brge	.+10     	; 0x175e <LCD_vidSendCommand+0x8e>
		__ticks = 1;
    1754:	81 e0       	ldi	r24, 0x01	; 1
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	9e 83       	std	Y+6, r25	; 0x06
    175a:	8d 83       	std	Y+5, r24	; 0x05
    175c:	3f c0       	rjmp	.+126    	; 0x17dc <LCD_vidSendCommand+0x10c>
	else if (__tmp > 65535)
    175e:	6f 81       	ldd	r22, Y+7	; 0x07
    1760:	78 85       	ldd	r23, Y+8	; 0x08
    1762:	89 85       	ldd	r24, Y+9	; 0x09
    1764:	9a 85       	ldd	r25, Y+10	; 0x0a
    1766:	20 e0       	ldi	r18, 0x00	; 0
    1768:	3f ef       	ldi	r19, 0xFF	; 255
    176a:	4f e7       	ldi	r20, 0x7F	; 127
    176c:	57 e4       	ldi	r21, 0x47	; 71
    176e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1772:	18 16       	cp	r1, r24
    1774:	4c f5       	brge	.+82     	; 0x17c8 <LCD_vidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1776:	6b 85       	ldd	r22, Y+11	; 0x0b
    1778:	7c 85       	ldd	r23, Y+12	; 0x0c
    177a:	8d 85       	ldd	r24, Y+13	; 0x0d
    177c:	9e 85       	ldd	r25, Y+14	; 0x0e
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	40 e2       	ldi	r20, 0x20	; 32
    1784:	51 e4       	ldi	r21, 0x41	; 65
    1786:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    178a:	dc 01       	movw	r26, r24
    178c:	cb 01       	movw	r24, r22
    178e:	bc 01       	movw	r22, r24
    1790:	cd 01       	movw	r24, r26
    1792:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1796:	dc 01       	movw	r26, r24
    1798:	cb 01       	movw	r24, r22
    179a:	9e 83       	std	Y+6, r25	; 0x06
    179c:	8d 83       	std	Y+5, r24	; 0x05
    179e:	0f c0       	rjmp	.+30     	; 0x17be <LCD_vidSendCommand+0xee>
    17a0:	89 e1       	ldi	r24, 0x19	; 25
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	9c 83       	std	Y+4, r25	; 0x04
    17a6:	8b 83       	std	Y+3, r24	; 0x03
    17a8:	8b 81       	ldd	r24, Y+3	; 0x03
    17aa:	9c 81       	ldd	r25, Y+4	; 0x04
    17ac:	01 97       	sbiw	r24, 0x01	; 1
    17ae:	f1 f7       	brne	.-4      	; 0x17ac <LCD_vidSendCommand+0xdc>
    17b0:	9c 83       	std	Y+4, r25	; 0x04
    17b2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17b4:	8d 81       	ldd	r24, Y+5	; 0x05
    17b6:	9e 81       	ldd	r25, Y+6	; 0x06
    17b8:	01 97       	sbiw	r24, 0x01	; 1
    17ba:	9e 83       	std	Y+6, r25	; 0x06
    17bc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17be:	8d 81       	ldd	r24, Y+5	; 0x05
    17c0:	9e 81       	ldd	r25, Y+6	; 0x06
    17c2:	00 97       	sbiw	r24, 0x00	; 0
    17c4:	69 f7       	brne	.-38     	; 0x17a0 <LCD_vidSendCommand+0xd0>
    17c6:	14 c0       	rjmp	.+40     	; 0x17f0 <LCD_vidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17c8:	6f 81       	ldd	r22, Y+7	; 0x07
    17ca:	78 85       	ldd	r23, Y+8	; 0x08
    17cc:	89 85       	ldd	r24, Y+9	; 0x09
    17ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    17d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17d4:	dc 01       	movw	r26, r24
    17d6:	cb 01       	movw	r24, r22
    17d8:	9e 83       	std	Y+6, r25	; 0x06
    17da:	8d 83       	std	Y+5, r24	; 0x05
    17dc:	8d 81       	ldd	r24, Y+5	; 0x05
    17de:	9e 81       	ldd	r25, Y+6	; 0x06
    17e0:	9a 83       	std	Y+2, r25	; 0x02
    17e2:	89 83       	std	Y+1, r24	; 0x01
    17e4:	89 81       	ldd	r24, Y+1	; 0x01
    17e6:	9a 81       	ldd	r25, Y+2	; 0x02
    17e8:	01 97       	sbiw	r24, 0x01	; 1
    17ea:	f1 f7       	brne	.-4      	; 0x17e8 <LCD_vidSendCommand+0x118>
    17ec:	9a 83       	std	Y+2, r25	; 0x02
    17ee:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1.533);

	DIO_vidSETPINval(u8PORTA,DIO_u8PIN_2,DIO_u8LOW);
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	62 e0       	ldi	r22, 0x02	; 2
    17f4:	41 e0       	ldi	r20, 0x01	; 1
    17f6:	0e 94 92 07 	call	0xf24	; 0xf24 <DIO_vidSETPINval>
}
    17fa:	2f 96       	adiw	r28, 0x0f	; 15
    17fc:	0f b6       	in	r0, 0x3f	; 63
    17fe:	f8 94       	cli
    1800:	de bf       	out	0x3e, r29	; 62
    1802:	0f be       	out	0x3f, r0	; 63
    1804:	cd bf       	out	0x3d, r28	; 61
    1806:	cf 91       	pop	r28
    1808:	df 91       	pop	r29
    180a:	08 95       	ret

0000180c <LCD_vidWriteString>:



void LCD_vidWriteString(u8 *Copy_String)
{
    180c:	df 93       	push	r29
    180e:	cf 93       	push	r28
    1810:	00 d0       	rcall	.+0      	; 0x1812 <LCD_vidWriteString+0x6>
    1812:	0f 92       	push	r0
    1814:	cd b7       	in	r28, 0x3d	; 61
    1816:	de b7       	in	r29, 0x3e	; 62
    1818:	9b 83       	std	Y+3, r25	; 0x03
    181a:	8a 83       	std	Y+2, r24	; 0x02
	u8 iterator ;
	for(iterator =0 ; Copy_String[iterator]!= 0 ;iterator ++ )
    181c:	19 82       	std	Y+1, r1	; 0x01
    181e:	0e c0       	rjmp	.+28     	; 0x183c <LCD_vidWriteString+0x30>
	{
		LCD_vidWriteData(Copy_String[iterator]);
    1820:	89 81       	ldd	r24, Y+1	; 0x01
    1822:	28 2f       	mov	r18, r24
    1824:	30 e0       	ldi	r19, 0x00	; 0
    1826:	8a 81       	ldd	r24, Y+2	; 0x02
    1828:	9b 81       	ldd	r25, Y+3	; 0x03
    182a:	fc 01       	movw	r30, r24
    182c:	e2 0f       	add	r30, r18
    182e:	f3 1f       	adc	r31, r19
    1830:	80 81       	ld	r24, Z
    1832:	0e 94 ca 0a 	call	0x1594	; 0x1594 <LCD_vidWriteData>


void LCD_vidWriteString(u8 *Copy_String)
{
	u8 iterator ;
	for(iterator =0 ; Copy_String[iterator]!= 0 ;iterator ++ )
    1836:	89 81       	ldd	r24, Y+1	; 0x01
    1838:	8f 5f       	subi	r24, 0xFF	; 255
    183a:	89 83       	std	Y+1, r24	; 0x01
    183c:	89 81       	ldd	r24, Y+1	; 0x01
    183e:	28 2f       	mov	r18, r24
    1840:	30 e0       	ldi	r19, 0x00	; 0
    1842:	8a 81       	ldd	r24, Y+2	; 0x02
    1844:	9b 81       	ldd	r25, Y+3	; 0x03
    1846:	fc 01       	movw	r30, r24
    1848:	e2 0f       	add	r30, r18
    184a:	f3 1f       	adc	r31, r19
    184c:	80 81       	ld	r24, Z
    184e:	88 23       	and	r24, r24
    1850:	39 f7       	brne	.-50     	; 0x1820 <LCD_vidWriteString+0x14>
	{
		LCD_vidWriteData(Copy_String[iterator]);
	}
}
    1852:	0f 90       	pop	r0
    1854:	0f 90       	pop	r0
    1856:	0f 90       	pop	r0
    1858:	cf 91       	pop	r28
    185a:	df 91       	pop	r29
    185c:	08 95       	ret

0000185e <LCD_vidInt>:

void LCD_vidInt()
{
    185e:	0f 93       	push	r16
    1860:	1f 93       	push	r17
    1862:	df 93       	push	r29
    1864:	cf 93       	push	r28
    1866:	cd b7       	in	r28, 0x3d	; 61
    1868:	de b7       	in	r29, 0x3e	; 62
    186a:	cc 54       	subi	r28, 0x4C	; 76
    186c:	d0 40       	sbci	r29, 0x00	; 0
    186e:	0f b6       	in	r0, 0x3f	; 63
    1870:	f8 94       	cli
    1872:	de bf       	out	0x3e, r29	; 62
    1874:	0f be       	out	0x3f, r0	; 63
    1876:	cd bf       	out	0x3d, r28	; 61
	DIO_vidSetPinDirection(u8PORTA,DIO_u8PIN_0,DIO_u8OUTPUT);
    1878:	81 e0       	ldi	r24, 0x01	; 1
    187a:	60 e0       	ldi	r22, 0x00	; 0
    187c:	41 e0       	ldi	r20, 0x01	; 1
    187e:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
	DIO_vidSetPinDirection(u8PORTA,DIO_u8PIN_1,DIO_u8OUTPUT);
    1882:	81 e0       	ldi	r24, 0x01	; 1
    1884:	61 e0       	ldi	r22, 0x01	; 1
    1886:	41 e0       	ldi	r20, 0x01	; 1
    1888:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
	DIO_vidSetPinDirection(u8PORTA,DIO_u8PIN_2,DIO_u8OUTPUT);
    188c:	81 e0       	ldi	r24, 0x01	; 1
    188e:	62 e0       	ldi	r22, 0x02	; 2
    1890:	41 e0       	ldi	r20, 0x01	; 1
    1892:	0e 94 a7 08 	call	0x114e	; 0x114e <DIO_vidSetPinDirection>
	DIO_vidSETPORTDIRECION(u8PORTB,DIO_u8OUTPUT);
    1896:	82 e0       	ldi	r24, 0x02	; 2
    1898:	61 e0       	ldi	r22, 0x01	; 1
    189a:	0e 94 bc 09 	call	0x1378	; 0x1378 <DIO_vidSETPORTDIRECION>
    189e:	fe 01       	movw	r30, r28
    18a0:	e7 5b       	subi	r30, 0xB7	; 183
    18a2:	ff 4f       	sbci	r31, 0xFF	; 255
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	a0 ef       	ldi	r26, 0xF0	; 240
    18aa:	b1 e4       	ldi	r27, 0x41	; 65
    18ac:	80 83       	st	Z, r24
    18ae:	91 83       	std	Z+1, r25	; 0x01
    18b0:	a2 83       	std	Z+2, r26	; 0x02
    18b2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18b4:	8e 01       	movw	r16, r28
    18b6:	0b 5b       	subi	r16, 0xBB	; 187
    18b8:	1f 4f       	sbci	r17, 0xFF	; 255
    18ba:	fe 01       	movw	r30, r28
    18bc:	e7 5b       	subi	r30, 0xB7	; 183
    18be:	ff 4f       	sbci	r31, 0xFF	; 255
    18c0:	60 81       	ld	r22, Z
    18c2:	71 81       	ldd	r23, Z+1	; 0x01
    18c4:	82 81       	ldd	r24, Z+2	; 0x02
    18c6:	93 81       	ldd	r25, Z+3	; 0x03
    18c8:	20 e0       	ldi	r18, 0x00	; 0
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	4a e7       	ldi	r20, 0x7A	; 122
    18ce:	53 e4       	ldi	r21, 0x43	; 67
    18d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18d4:	dc 01       	movw	r26, r24
    18d6:	cb 01       	movw	r24, r22
    18d8:	f8 01       	movw	r30, r16
    18da:	80 83       	st	Z, r24
    18dc:	91 83       	std	Z+1, r25	; 0x01
    18de:	a2 83       	std	Z+2, r26	; 0x02
    18e0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    18e2:	fe 01       	movw	r30, r28
    18e4:	eb 5b       	subi	r30, 0xBB	; 187
    18e6:	ff 4f       	sbci	r31, 0xFF	; 255
    18e8:	60 81       	ld	r22, Z
    18ea:	71 81       	ldd	r23, Z+1	; 0x01
    18ec:	82 81       	ldd	r24, Z+2	; 0x02
    18ee:	93 81       	ldd	r25, Z+3	; 0x03
    18f0:	20 e0       	ldi	r18, 0x00	; 0
    18f2:	30 e0       	ldi	r19, 0x00	; 0
    18f4:	40 e8       	ldi	r20, 0x80	; 128
    18f6:	5f e3       	ldi	r21, 0x3F	; 63
    18f8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    18fc:	88 23       	and	r24, r24
    18fe:	44 f4       	brge	.+16     	; 0x1910 <LCD_vidInt+0xb2>
		__ticks = 1;
    1900:	fe 01       	movw	r30, r28
    1902:	ed 5b       	subi	r30, 0xBD	; 189
    1904:	ff 4f       	sbci	r31, 0xFF	; 255
    1906:	81 e0       	ldi	r24, 0x01	; 1
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	91 83       	std	Z+1, r25	; 0x01
    190c:	80 83       	st	Z, r24
    190e:	64 c0       	rjmp	.+200    	; 0x19d8 <LCD_vidInt+0x17a>
	else if (__tmp > 65535)
    1910:	fe 01       	movw	r30, r28
    1912:	eb 5b       	subi	r30, 0xBB	; 187
    1914:	ff 4f       	sbci	r31, 0xFF	; 255
    1916:	60 81       	ld	r22, Z
    1918:	71 81       	ldd	r23, Z+1	; 0x01
    191a:	82 81       	ldd	r24, Z+2	; 0x02
    191c:	93 81       	ldd	r25, Z+3	; 0x03
    191e:	20 e0       	ldi	r18, 0x00	; 0
    1920:	3f ef       	ldi	r19, 0xFF	; 255
    1922:	4f e7       	ldi	r20, 0x7F	; 127
    1924:	57 e4       	ldi	r21, 0x47	; 71
    1926:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    192a:	18 16       	cp	r1, r24
    192c:	0c f0       	brlt	.+2      	; 0x1930 <LCD_vidInt+0xd2>
    192e:	43 c0       	rjmp	.+134    	; 0x19b6 <LCD_vidInt+0x158>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1930:	fe 01       	movw	r30, r28
    1932:	e7 5b       	subi	r30, 0xB7	; 183
    1934:	ff 4f       	sbci	r31, 0xFF	; 255
    1936:	60 81       	ld	r22, Z
    1938:	71 81       	ldd	r23, Z+1	; 0x01
    193a:	82 81       	ldd	r24, Z+2	; 0x02
    193c:	93 81       	ldd	r25, Z+3	; 0x03
    193e:	20 e0       	ldi	r18, 0x00	; 0
    1940:	30 e0       	ldi	r19, 0x00	; 0
    1942:	40 e2       	ldi	r20, 0x20	; 32
    1944:	51 e4       	ldi	r21, 0x41	; 65
    1946:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    194a:	dc 01       	movw	r26, r24
    194c:	cb 01       	movw	r24, r22
    194e:	8e 01       	movw	r16, r28
    1950:	0d 5b       	subi	r16, 0xBD	; 189
    1952:	1f 4f       	sbci	r17, 0xFF	; 255
    1954:	bc 01       	movw	r22, r24
    1956:	cd 01       	movw	r24, r26
    1958:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    195c:	dc 01       	movw	r26, r24
    195e:	cb 01       	movw	r24, r22
    1960:	f8 01       	movw	r30, r16
    1962:	91 83       	std	Z+1, r25	; 0x01
    1964:	80 83       	st	Z, r24
    1966:	1f c0       	rjmp	.+62     	; 0x19a6 <LCD_vidInt+0x148>
    1968:	fe 01       	movw	r30, r28
    196a:	ef 5b       	subi	r30, 0xBF	; 191
    196c:	ff 4f       	sbci	r31, 0xFF	; 255
    196e:	89 e1       	ldi	r24, 0x19	; 25
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	91 83       	std	Z+1, r25	; 0x01
    1974:	80 83       	st	Z, r24
    1976:	fe 01       	movw	r30, r28
    1978:	ef 5b       	subi	r30, 0xBF	; 191
    197a:	ff 4f       	sbci	r31, 0xFF	; 255
    197c:	80 81       	ld	r24, Z
    197e:	91 81       	ldd	r25, Z+1	; 0x01
    1980:	01 97       	sbiw	r24, 0x01	; 1
    1982:	f1 f7       	brne	.-4      	; 0x1980 <LCD_vidInt+0x122>
    1984:	fe 01       	movw	r30, r28
    1986:	ef 5b       	subi	r30, 0xBF	; 191
    1988:	ff 4f       	sbci	r31, 0xFF	; 255
    198a:	91 83       	std	Z+1, r25	; 0x01
    198c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    198e:	de 01       	movw	r26, r28
    1990:	ad 5b       	subi	r26, 0xBD	; 189
    1992:	bf 4f       	sbci	r27, 0xFF	; 255
    1994:	fe 01       	movw	r30, r28
    1996:	ed 5b       	subi	r30, 0xBD	; 189
    1998:	ff 4f       	sbci	r31, 0xFF	; 255
    199a:	80 81       	ld	r24, Z
    199c:	91 81       	ldd	r25, Z+1	; 0x01
    199e:	01 97       	sbiw	r24, 0x01	; 1
    19a0:	11 96       	adiw	r26, 0x01	; 1
    19a2:	9c 93       	st	X, r25
    19a4:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19a6:	fe 01       	movw	r30, r28
    19a8:	ed 5b       	subi	r30, 0xBD	; 189
    19aa:	ff 4f       	sbci	r31, 0xFF	; 255
    19ac:	80 81       	ld	r24, Z
    19ae:	91 81       	ldd	r25, Z+1	; 0x01
    19b0:	00 97       	sbiw	r24, 0x00	; 0
    19b2:	d1 f6       	brne	.-76     	; 0x1968 <LCD_vidInt+0x10a>
    19b4:	24 c0       	rjmp	.+72     	; 0x19fe <LCD_vidInt+0x1a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19b6:	8e 01       	movw	r16, r28
    19b8:	0d 5b       	subi	r16, 0xBD	; 189
    19ba:	1f 4f       	sbci	r17, 0xFF	; 255
    19bc:	fe 01       	movw	r30, r28
    19be:	eb 5b       	subi	r30, 0xBB	; 187
    19c0:	ff 4f       	sbci	r31, 0xFF	; 255
    19c2:	60 81       	ld	r22, Z
    19c4:	71 81       	ldd	r23, Z+1	; 0x01
    19c6:	82 81       	ldd	r24, Z+2	; 0x02
    19c8:	93 81       	ldd	r25, Z+3	; 0x03
    19ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19ce:	dc 01       	movw	r26, r24
    19d0:	cb 01       	movw	r24, r22
    19d2:	f8 01       	movw	r30, r16
    19d4:	91 83       	std	Z+1, r25	; 0x01
    19d6:	80 83       	st	Z, r24
    19d8:	fe 01       	movw	r30, r28
    19da:	ed 5b       	subi	r30, 0xBD	; 189
    19dc:	ff 4f       	sbci	r31, 0xFF	; 255
    19de:	80 81       	ld	r24, Z
    19e0:	91 81       	ldd	r25, Z+1	; 0x01
    19e2:	fe 01       	movw	r30, r28
    19e4:	ff 96       	adiw	r30, 0x3f	; 63
    19e6:	91 83       	std	Z+1, r25	; 0x01
    19e8:	80 83       	st	Z, r24
    19ea:	fe 01       	movw	r30, r28
    19ec:	ff 96       	adiw	r30, 0x3f	; 63
    19ee:	80 81       	ld	r24, Z
    19f0:	91 81       	ldd	r25, Z+1	; 0x01
    19f2:	01 97       	sbiw	r24, 0x01	; 1
    19f4:	f1 f7       	brne	.-4      	; 0x19f2 <LCD_vidInt+0x194>
    19f6:	fe 01       	movw	r30, r28
    19f8:	ff 96       	adiw	r30, 0x3f	; 63
    19fa:	91 83       	std	Z+1, r25	; 0x01
    19fc:	80 83       	st	Z, r24
	_delay_ms(30);
	LCD_vidSendCommand(0b00111000);//step2
    19fe:	88 e3       	ldi	r24, 0x38	; 56
    1a00:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_vidSendCommand>
    1a04:	80 e0       	ldi	r24, 0x00	; 0
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	ac e1       	ldi	r26, 0x1C	; 28
    1a0a:	b2 e4       	ldi	r27, 0x42	; 66
    1a0c:	8b af       	std	Y+59, r24	; 0x3b
    1a0e:	9c af       	std	Y+60, r25	; 0x3c
    1a10:	ad af       	std	Y+61, r26	; 0x3d
    1a12:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1a14:	6b ad       	ldd	r22, Y+59	; 0x3b
    1a16:	7c ad       	ldd	r23, Y+60	; 0x3c
    1a18:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a1a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a1c:	2b ea       	ldi	r18, 0xAB	; 171
    1a1e:	3a ea       	ldi	r19, 0xAA	; 170
    1a20:	4a ea       	ldi	r20, 0xAA	; 170
    1a22:	5e e3       	ldi	r21, 0x3E	; 62
    1a24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a28:	dc 01       	movw	r26, r24
    1a2a:	cb 01       	movw	r24, r22
    1a2c:	8f ab       	std	Y+55, r24	; 0x37
    1a2e:	98 af       	std	Y+56, r25	; 0x38
    1a30:	a9 af       	std	Y+57, r26	; 0x39
    1a32:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    1a34:	6f a9       	ldd	r22, Y+55	; 0x37
    1a36:	78 ad       	ldd	r23, Y+56	; 0x38
    1a38:	89 ad       	ldd	r24, Y+57	; 0x39
    1a3a:	9a ad       	ldd	r25, Y+58	; 0x3a
    1a3c:	20 e0       	ldi	r18, 0x00	; 0
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	40 e8       	ldi	r20, 0x80	; 128
    1a42:	5f e3       	ldi	r21, 0x3F	; 63
    1a44:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a48:	88 23       	and	r24, r24
    1a4a:	1c f4       	brge	.+6      	; 0x1a52 <LCD_vidInt+0x1f4>
		__ticks = 1;
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	8e ab       	std	Y+54, r24	; 0x36
    1a50:	91 c0       	rjmp	.+290    	; 0x1b74 <LCD_vidInt+0x316>
	else if (__tmp > 255)
    1a52:	6f a9       	ldd	r22, Y+55	; 0x37
    1a54:	78 ad       	ldd	r23, Y+56	; 0x38
    1a56:	89 ad       	ldd	r24, Y+57	; 0x39
    1a58:	9a ad       	ldd	r25, Y+58	; 0x3a
    1a5a:	20 e0       	ldi	r18, 0x00	; 0
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	4f e7       	ldi	r20, 0x7F	; 127
    1a60:	53 e4       	ldi	r21, 0x43	; 67
    1a62:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a66:	18 16       	cp	r1, r24
    1a68:	0c f0       	brlt	.+2      	; 0x1a6c <LCD_vidInt+0x20e>
    1a6a:	7b c0       	rjmp	.+246    	; 0x1b62 <LCD_vidInt+0x304>
	{
		_delay_ms(__us / 1000.0);
    1a6c:	6b ad       	ldd	r22, Y+59	; 0x3b
    1a6e:	7c ad       	ldd	r23, Y+60	; 0x3c
    1a70:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a72:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a74:	20 e0       	ldi	r18, 0x00	; 0
    1a76:	30 e0       	ldi	r19, 0x00	; 0
    1a78:	4a e7       	ldi	r20, 0x7A	; 122
    1a7a:	54 e4       	ldi	r21, 0x44	; 68
    1a7c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1a80:	dc 01       	movw	r26, r24
    1a82:	cb 01       	movw	r24, r22
    1a84:	8a ab       	std	Y+50, r24	; 0x32
    1a86:	9b ab       	std	Y+51, r25	; 0x33
    1a88:	ac ab       	std	Y+52, r26	; 0x34
    1a8a:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a8c:	6a a9       	ldd	r22, Y+50	; 0x32
    1a8e:	7b a9       	ldd	r23, Y+51	; 0x33
    1a90:	8c a9       	ldd	r24, Y+52	; 0x34
    1a92:	9d a9       	ldd	r25, Y+53	; 0x35
    1a94:	20 e0       	ldi	r18, 0x00	; 0
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	4a e7       	ldi	r20, 0x7A	; 122
    1a9a:	53 e4       	ldi	r21, 0x43	; 67
    1a9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aa0:	dc 01       	movw	r26, r24
    1aa2:	cb 01       	movw	r24, r22
    1aa4:	8e a7       	std	Y+46, r24	; 0x2e
    1aa6:	9f a7       	std	Y+47, r25	; 0x2f
    1aa8:	a8 ab       	std	Y+48, r26	; 0x30
    1aaa:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    1aac:	6e a5       	ldd	r22, Y+46	; 0x2e
    1aae:	7f a5       	ldd	r23, Y+47	; 0x2f
    1ab0:	88 a9       	ldd	r24, Y+48	; 0x30
    1ab2:	99 a9       	ldd	r25, Y+49	; 0x31
    1ab4:	20 e0       	ldi	r18, 0x00	; 0
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	40 e8       	ldi	r20, 0x80	; 128
    1aba:	5f e3       	ldi	r21, 0x3F	; 63
    1abc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ac0:	88 23       	and	r24, r24
    1ac2:	2c f4       	brge	.+10     	; 0x1ace <LCD_vidInt+0x270>
		__ticks = 1;
    1ac4:	81 e0       	ldi	r24, 0x01	; 1
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	9d a7       	std	Y+45, r25	; 0x2d
    1aca:	8c a7       	std	Y+44, r24	; 0x2c
    1acc:	3f c0       	rjmp	.+126    	; 0x1b4c <LCD_vidInt+0x2ee>
	else if (__tmp > 65535)
    1ace:	6e a5       	ldd	r22, Y+46	; 0x2e
    1ad0:	7f a5       	ldd	r23, Y+47	; 0x2f
    1ad2:	88 a9       	ldd	r24, Y+48	; 0x30
    1ad4:	99 a9       	ldd	r25, Y+49	; 0x31
    1ad6:	20 e0       	ldi	r18, 0x00	; 0
    1ad8:	3f ef       	ldi	r19, 0xFF	; 255
    1ada:	4f e7       	ldi	r20, 0x7F	; 127
    1adc:	57 e4       	ldi	r21, 0x47	; 71
    1ade:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ae2:	18 16       	cp	r1, r24
    1ae4:	4c f5       	brge	.+82     	; 0x1b38 <LCD_vidInt+0x2da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ae6:	6a a9       	ldd	r22, Y+50	; 0x32
    1ae8:	7b a9       	ldd	r23, Y+51	; 0x33
    1aea:	8c a9       	ldd	r24, Y+52	; 0x34
    1aec:	9d a9       	ldd	r25, Y+53	; 0x35
    1aee:	20 e0       	ldi	r18, 0x00	; 0
    1af0:	30 e0       	ldi	r19, 0x00	; 0
    1af2:	40 e2       	ldi	r20, 0x20	; 32
    1af4:	51 e4       	ldi	r21, 0x41	; 65
    1af6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1afa:	dc 01       	movw	r26, r24
    1afc:	cb 01       	movw	r24, r22
    1afe:	bc 01       	movw	r22, r24
    1b00:	cd 01       	movw	r24, r26
    1b02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b06:	dc 01       	movw	r26, r24
    1b08:	cb 01       	movw	r24, r22
    1b0a:	9d a7       	std	Y+45, r25	; 0x2d
    1b0c:	8c a7       	std	Y+44, r24	; 0x2c
    1b0e:	0f c0       	rjmp	.+30     	; 0x1b2e <LCD_vidInt+0x2d0>
    1b10:	89 e1       	ldi	r24, 0x19	; 25
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	9b a7       	std	Y+43, r25	; 0x2b
    1b16:	8a a7       	std	Y+42, r24	; 0x2a
    1b18:	8a a5       	ldd	r24, Y+42	; 0x2a
    1b1a:	9b a5       	ldd	r25, Y+43	; 0x2b
    1b1c:	01 97       	sbiw	r24, 0x01	; 1
    1b1e:	f1 f7       	brne	.-4      	; 0x1b1c <LCD_vidInt+0x2be>
    1b20:	9b a7       	std	Y+43, r25	; 0x2b
    1b22:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b24:	8c a5       	ldd	r24, Y+44	; 0x2c
    1b26:	9d a5       	ldd	r25, Y+45	; 0x2d
    1b28:	01 97       	sbiw	r24, 0x01	; 1
    1b2a:	9d a7       	std	Y+45, r25	; 0x2d
    1b2c:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b2e:	8c a5       	ldd	r24, Y+44	; 0x2c
    1b30:	9d a5       	ldd	r25, Y+45	; 0x2d
    1b32:	00 97       	sbiw	r24, 0x00	; 0
    1b34:	69 f7       	brne	.-38     	; 0x1b10 <LCD_vidInt+0x2b2>
    1b36:	24 c0       	rjmp	.+72     	; 0x1b80 <LCD_vidInt+0x322>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b38:	6e a5       	ldd	r22, Y+46	; 0x2e
    1b3a:	7f a5       	ldd	r23, Y+47	; 0x2f
    1b3c:	88 a9       	ldd	r24, Y+48	; 0x30
    1b3e:	99 a9       	ldd	r25, Y+49	; 0x31
    1b40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b44:	dc 01       	movw	r26, r24
    1b46:	cb 01       	movw	r24, r22
    1b48:	9d a7       	std	Y+45, r25	; 0x2d
    1b4a:	8c a7       	std	Y+44, r24	; 0x2c
    1b4c:	8c a5       	ldd	r24, Y+44	; 0x2c
    1b4e:	9d a5       	ldd	r25, Y+45	; 0x2d
    1b50:	99 a7       	std	Y+41, r25	; 0x29
    1b52:	88 a7       	std	Y+40, r24	; 0x28
    1b54:	88 a5       	ldd	r24, Y+40	; 0x28
    1b56:	99 a5       	ldd	r25, Y+41	; 0x29
    1b58:	01 97       	sbiw	r24, 0x01	; 1
    1b5a:	f1 f7       	brne	.-4      	; 0x1b58 <LCD_vidInt+0x2fa>
    1b5c:	99 a7       	std	Y+41, r25	; 0x29
    1b5e:	88 a7       	std	Y+40, r24	; 0x28
    1b60:	0f c0       	rjmp	.+30     	; 0x1b80 <LCD_vidInt+0x322>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1b62:	6f a9       	ldd	r22, Y+55	; 0x37
    1b64:	78 ad       	ldd	r23, Y+56	; 0x38
    1b66:	89 ad       	ldd	r24, Y+57	; 0x39
    1b68:	9a ad       	ldd	r25, Y+58	; 0x3a
    1b6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b6e:	dc 01       	movw	r26, r24
    1b70:	cb 01       	movw	r24, r22
    1b72:	8e ab       	std	Y+54, r24	; 0x36
    1b74:	8e a9       	ldd	r24, Y+54	; 0x36
    1b76:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1b78:	8f a1       	ldd	r24, Y+39	; 0x27
    1b7a:	8a 95       	dec	r24
    1b7c:	f1 f7       	brne	.-4      	; 0x1b7a <LCD_vidInt+0x31c>
    1b7e:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(39); // microseconds
	LCD_vidSendCommand(0b00001111);//step4
    1b80:	8f e0       	ldi	r24, 0x0F	; 15
    1b82:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_vidSendCommand>
    1b86:	80 e0       	ldi	r24, 0x00	; 0
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	ac e1       	ldi	r26, 0x1C	; 28
    1b8c:	b2 e4       	ldi	r27, 0x42	; 66
    1b8e:	8b a3       	std	Y+35, r24	; 0x23
    1b90:	9c a3       	std	Y+36, r25	; 0x24
    1b92:	ad a3       	std	Y+37, r26	; 0x25
    1b94:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1b96:	6b a1       	ldd	r22, Y+35	; 0x23
    1b98:	7c a1       	ldd	r23, Y+36	; 0x24
    1b9a:	8d a1       	ldd	r24, Y+37	; 0x25
    1b9c:	9e a1       	ldd	r25, Y+38	; 0x26
    1b9e:	2b ea       	ldi	r18, 0xAB	; 171
    1ba0:	3a ea       	ldi	r19, 0xAA	; 170
    1ba2:	4a ea       	ldi	r20, 0xAA	; 170
    1ba4:	5e e3       	ldi	r21, 0x3E	; 62
    1ba6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1baa:	dc 01       	movw	r26, r24
    1bac:	cb 01       	movw	r24, r22
    1bae:	8f 8f       	std	Y+31, r24	; 0x1f
    1bb0:	98 a3       	std	Y+32, r25	; 0x20
    1bb2:	a9 a3       	std	Y+33, r26	; 0x21
    1bb4:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1bb6:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1bb8:	78 a1       	ldd	r23, Y+32	; 0x20
    1bba:	89 a1       	ldd	r24, Y+33	; 0x21
    1bbc:	9a a1       	ldd	r25, Y+34	; 0x22
    1bbe:	20 e0       	ldi	r18, 0x00	; 0
    1bc0:	30 e0       	ldi	r19, 0x00	; 0
    1bc2:	40 e8       	ldi	r20, 0x80	; 128
    1bc4:	5f e3       	ldi	r21, 0x3F	; 63
    1bc6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1bca:	88 23       	and	r24, r24
    1bcc:	1c f4       	brge	.+6      	; 0x1bd4 <LCD_vidInt+0x376>
		__ticks = 1;
    1bce:	81 e0       	ldi	r24, 0x01	; 1
    1bd0:	8e 8f       	std	Y+30, r24	; 0x1e
    1bd2:	91 c0       	rjmp	.+290    	; 0x1cf6 <LCD_vidInt+0x498>
	else if (__tmp > 255)
    1bd4:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1bd6:	78 a1       	ldd	r23, Y+32	; 0x20
    1bd8:	89 a1       	ldd	r24, Y+33	; 0x21
    1bda:	9a a1       	ldd	r25, Y+34	; 0x22
    1bdc:	20 e0       	ldi	r18, 0x00	; 0
    1bde:	30 e0       	ldi	r19, 0x00	; 0
    1be0:	4f e7       	ldi	r20, 0x7F	; 127
    1be2:	53 e4       	ldi	r21, 0x43	; 67
    1be4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1be8:	18 16       	cp	r1, r24
    1bea:	0c f0       	brlt	.+2      	; 0x1bee <LCD_vidInt+0x390>
    1bec:	7b c0       	rjmp	.+246    	; 0x1ce4 <LCD_vidInt+0x486>
	{
		_delay_ms(__us / 1000.0);
    1bee:	6b a1       	ldd	r22, Y+35	; 0x23
    1bf0:	7c a1       	ldd	r23, Y+36	; 0x24
    1bf2:	8d a1       	ldd	r24, Y+37	; 0x25
    1bf4:	9e a1       	ldd	r25, Y+38	; 0x26
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	4a e7       	ldi	r20, 0x7A	; 122
    1bfc:	54 e4       	ldi	r21, 0x44	; 68
    1bfe:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c02:	dc 01       	movw	r26, r24
    1c04:	cb 01       	movw	r24, r22
    1c06:	8a 8f       	std	Y+26, r24	; 0x1a
    1c08:	9b 8f       	std	Y+27, r25	; 0x1b
    1c0a:	ac 8f       	std	Y+28, r26	; 0x1c
    1c0c:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c0e:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1c10:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1c12:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1c14:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1c16:	20 e0       	ldi	r18, 0x00	; 0
    1c18:	30 e0       	ldi	r19, 0x00	; 0
    1c1a:	4a e7       	ldi	r20, 0x7A	; 122
    1c1c:	53 e4       	ldi	r21, 0x43	; 67
    1c1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c22:	dc 01       	movw	r26, r24
    1c24:	cb 01       	movw	r24, r22
    1c26:	8e 8b       	std	Y+22, r24	; 0x16
    1c28:	9f 8b       	std	Y+23, r25	; 0x17
    1c2a:	a8 8f       	std	Y+24, r26	; 0x18
    1c2c:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    1c2e:	6e 89       	ldd	r22, Y+22	; 0x16
    1c30:	7f 89       	ldd	r23, Y+23	; 0x17
    1c32:	88 8d       	ldd	r24, Y+24	; 0x18
    1c34:	99 8d       	ldd	r25, Y+25	; 0x19
    1c36:	20 e0       	ldi	r18, 0x00	; 0
    1c38:	30 e0       	ldi	r19, 0x00	; 0
    1c3a:	40 e8       	ldi	r20, 0x80	; 128
    1c3c:	5f e3       	ldi	r21, 0x3F	; 63
    1c3e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c42:	88 23       	and	r24, r24
    1c44:	2c f4       	brge	.+10     	; 0x1c50 <LCD_vidInt+0x3f2>
		__ticks = 1;
    1c46:	81 e0       	ldi	r24, 0x01	; 1
    1c48:	90 e0       	ldi	r25, 0x00	; 0
    1c4a:	9d 8b       	std	Y+21, r25	; 0x15
    1c4c:	8c 8b       	std	Y+20, r24	; 0x14
    1c4e:	3f c0       	rjmp	.+126    	; 0x1cce <LCD_vidInt+0x470>
	else if (__tmp > 65535)
    1c50:	6e 89       	ldd	r22, Y+22	; 0x16
    1c52:	7f 89       	ldd	r23, Y+23	; 0x17
    1c54:	88 8d       	ldd	r24, Y+24	; 0x18
    1c56:	99 8d       	ldd	r25, Y+25	; 0x19
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	3f ef       	ldi	r19, 0xFF	; 255
    1c5c:	4f e7       	ldi	r20, 0x7F	; 127
    1c5e:	57 e4       	ldi	r21, 0x47	; 71
    1c60:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c64:	18 16       	cp	r1, r24
    1c66:	4c f5       	brge	.+82     	; 0x1cba <LCD_vidInt+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c68:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1c6a:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1c6c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1c6e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1c70:	20 e0       	ldi	r18, 0x00	; 0
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	40 e2       	ldi	r20, 0x20	; 32
    1c76:	51 e4       	ldi	r21, 0x41	; 65
    1c78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c7c:	dc 01       	movw	r26, r24
    1c7e:	cb 01       	movw	r24, r22
    1c80:	bc 01       	movw	r22, r24
    1c82:	cd 01       	movw	r24, r26
    1c84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c88:	dc 01       	movw	r26, r24
    1c8a:	cb 01       	movw	r24, r22
    1c8c:	9d 8b       	std	Y+21, r25	; 0x15
    1c8e:	8c 8b       	std	Y+20, r24	; 0x14
    1c90:	0f c0       	rjmp	.+30     	; 0x1cb0 <LCD_vidInt+0x452>
    1c92:	89 e1       	ldi	r24, 0x19	; 25
    1c94:	90 e0       	ldi	r25, 0x00	; 0
    1c96:	9b 8b       	std	Y+19, r25	; 0x13
    1c98:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c9a:	8a 89       	ldd	r24, Y+18	; 0x12
    1c9c:	9b 89       	ldd	r25, Y+19	; 0x13
    1c9e:	01 97       	sbiw	r24, 0x01	; 1
    1ca0:	f1 f7       	brne	.-4      	; 0x1c9e <LCD_vidInt+0x440>
    1ca2:	9b 8b       	std	Y+19, r25	; 0x13
    1ca4:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ca6:	8c 89       	ldd	r24, Y+20	; 0x14
    1ca8:	9d 89       	ldd	r25, Y+21	; 0x15
    1caa:	01 97       	sbiw	r24, 0x01	; 1
    1cac:	9d 8b       	std	Y+21, r25	; 0x15
    1cae:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cb0:	8c 89       	ldd	r24, Y+20	; 0x14
    1cb2:	9d 89       	ldd	r25, Y+21	; 0x15
    1cb4:	00 97       	sbiw	r24, 0x00	; 0
    1cb6:	69 f7       	brne	.-38     	; 0x1c92 <LCD_vidInt+0x434>
    1cb8:	24 c0       	rjmp	.+72     	; 0x1d02 <LCD_vidInt+0x4a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cba:	6e 89       	ldd	r22, Y+22	; 0x16
    1cbc:	7f 89       	ldd	r23, Y+23	; 0x17
    1cbe:	88 8d       	ldd	r24, Y+24	; 0x18
    1cc0:	99 8d       	ldd	r25, Y+25	; 0x19
    1cc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cc6:	dc 01       	movw	r26, r24
    1cc8:	cb 01       	movw	r24, r22
    1cca:	9d 8b       	std	Y+21, r25	; 0x15
    1ccc:	8c 8b       	std	Y+20, r24	; 0x14
    1cce:	8c 89       	ldd	r24, Y+20	; 0x14
    1cd0:	9d 89       	ldd	r25, Y+21	; 0x15
    1cd2:	99 8b       	std	Y+17, r25	; 0x11
    1cd4:	88 8b       	std	Y+16, r24	; 0x10
    1cd6:	88 89       	ldd	r24, Y+16	; 0x10
    1cd8:	99 89       	ldd	r25, Y+17	; 0x11
    1cda:	01 97       	sbiw	r24, 0x01	; 1
    1cdc:	f1 f7       	brne	.-4      	; 0x1cda <LCD_vidInt+0x47c>
    1cde:	99 8b       	std	Y+17, r25	; 0x11
    1ce0:	88 8b       	std	Y+16, r24	; 0x10
    1ce2:	0f c0       	rjmp	.+30     	; 0x1d02 <LCD_vidInt+0x4a4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1ce4:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1ce6:	78 a1       	ldd	r23, Y+32	; 0x20
    1ce8:	89 a1       	ldd	r24, Y+33	; 0x21
    1cea:	9a a1       	ldd	r25, Y+34	; 0x22
    1cec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	8e 8f       	std	Y+30, r24	; 0x1e
    1cf6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1cf8:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1cfa:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cfc:	8a 95       	dec	r24
    1cfe:	f1 f7       	brne	.-4      	; 0x1cfc <LCD_vidInt+0x49e>
    1d00:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(39); // microseconds
	LCD_vidSendCommand(LCD_u8CLEAR_DISPLAY);
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_vidSendCommand>
    1d08:	8a e0       	ldi	r24, 0x0A	; 10
    1d0a:	97 ed       	ldi	r25, 0xD7	; 215
    1d0c:	a3 ec       	ldi	r26, 0xC3	; 195
    1d0e:	bf e3       	ldi	r27, 0x3F	; 63
    1d10:	8b 87       	std	Y+11, r24	; 0x0b
    1d12:	9c 87       	std	Y+12, r25	; 0x0c
    1d14:	ad 87       	std	Y+13, r26	; 0x0d
    1d16:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d18:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d1a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d1c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d1e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d20:	20 e0       	ldi	r18, 0x00	; 0
    1d22:	30 e0       	ldi	r19, 0x00	; 0
    1d24:	4a e7       	ldi	r20, 0x7A	; 122
    1d26:	53 e4       	ldi	r21, 0x43	; 67
    1d28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d2c:	dc 01       	movw	r26, r24
    1d2e:	cb 01       	movw	r24, r22
    1d30:	8f 83       	std	Y+7, r24	; 0x07
    1d32:	98 87       	std	Y+8, r25	; 0x08
    1d34:	a9 87       	std	Y+9, r26	; 0x09
    1d36:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d38:	6f 81       	ldd	r22, Y+7	; 0x07
    1d3a:	78 85       	ldd	r23, Y+8	; 0x08
    1d3c:	89 85       	ldd	r24, Y+9	; 0x09
    1d3e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d40:	20 e0       	ldi	r18, 0x00	; 0
    1d42:	30 e0       	ldi	r19, 0x00	; 0
    1d44:	40 e8       	ldi	r20, 0x80	; 128
    1d46:	5f e3       	ldi	r21, 0x3F	; 63
    1d48:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d4c:	88 23       	and	r24, r24
    1d4e:	2c f4       	brge	.+10     	; 0x1d5a <LCD_vidInt+0x4fc>
		__ticks = 1;
    1d50:	81 e0       	ldi	r24, 0x01	; 1
    1d52:	90 e0       	ldi	r25, 0x00	; 0
    1d54:	9e 83       	std	Y+6, r25	; 0x06
    1d56:	8d 83       	std	Y+5, r24	; 0x05
    1d58:	3f c0       	rjmp	.+126    	; 0x1dd8 <LCD_vidInt+0x57a>
	else if (__tmp > 65535)
    1d5a:	6f 81       	ldd	r22, Y+7	; 0x07
    1d5c:	78 85       	ldd	r23, Y+8	; 0x08
    1d5e:	89 85       	ldd	r24, Y+9	; 0x09
    1d60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d62:	20 e0       	ldi	r18, 0x00	; 0
    1d64:	3f ef       	ldi	r19, 0xFF	; 255
    1d66:	4f e7       	ldi	r20, 0x7F	; 127
    1d68:	57 e4       	ldi	r21, 0x47	; 71
    1d6a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d6e:	18 16       	cp	r1, r24
    1d70:	4c f5       	brge	.+82     	; 0x1dc4 <LCD_vidInt+0x566>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d72:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d74:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d76:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d78:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d7a:	20 e0       	ldi	r18, 0x00	; 0
    1d7c:	30 e0       	ldi	r19, 0x00	; 0
    1d7e:	40 e2       	ldi	r20, 0x20	; 32
    1d80:	51 e4       	ldi	r21, 0x41	; 65
    1d82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d86:	dc 01       	movw	r26, r24
    1d88:	cb 01       	movw	r24, r22
    1d8a:	bc 01       	movw	r22, r24
    1d8c:	cd 01       	movw	r24, r26
    1d8e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d92:	dc 01       	movw	r26, r24
    1d94:	cb 01       	movw	r24, r22
    1d96:	9e 83       	std	Y+6, r25	; 0x06
    1d98:	8d 83       	std	Y+5, r24	; 0x05
    1d9a:	0f c0       	rjmp	.+30     	; 0x1dba <LCD_vidInt+0x55c>
    1d9c:	89 e1       	ldi	r24, 0x19	; 25
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	9c 83       	std	Y+4, r25	; 0x04
    1da2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1da4:	8b 81       	ldd	r24, Y+3	; 0x03
    1da6:	9c 81       	ldd	r25, Y+4	; 0x04
    1da8:	01 97       	sbiw	r24, 0x01	; 1
    1daa:	f1 f7       	brne	.-4      	; 0x1da8 <LCD_vidInt+0x54a>
    1dac:	9c 83       	std	Y+4, r25	; 0x04
    1dae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1db0:	8d 81       	ldd	r24, Y+5	; 0x05
    1db2:	9e 81       	ldd	r25, Y+6	; 0x06
    1db4:	01 97       	sbiw	r24, 0x01	; 1
    1db6:	9e 83       	std	Y+6, r25	; 0x06
    1db8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dba:	8d 81       	ldd	r24, Y+5	; 0x05
    1dbc:	9e 81       	ldd	r25, Y+6	; 0x06
    1dbe:	00 97       	sbiw	r24, 0x00	; 0
    1dc0:	69 f7       	brne	.-38     	; 0x1d9c <LCD_vidInt+0x53e>
    1dc2:	14 c0       	rjmp	.+40     	; 0x1dec <LCD_vidInt+0x58e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dc4:	6f 81       	ldd	r22, Y+7	; 0x07
    1dc6:	78 85       	ldd	r23, Y+8	; 0x08
    1dc8:	89 85       	ldd	r24, Y+9	; 0x09
    1dca:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dcc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	cb 01       	movw	r24, r22
    1dd4:	9e 83       	std	Y+6, r25	; 0x06
    1dd6:	8d 83       	std	Y+5, r24	; 0x05
    1dd8:	8d 81       	ldd	r24, Y+5	; 0x05
    1dda:	9e 81       	ldd	r25, Y+6	; 0x06
    1ddc:	9a 83       	std	Y+2, r25	; 0x02
    1dde:	89 83       	std	Y+1, r24	; 0x01
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	9a 81       	ldd	r25, Y+2	; 0x02
    1de4:	01 97       	sbiw	r24, 0x01	; 1
    1de6:	f1 f7       	brne	.-4      	; 0x1de4 <LCD_vidInt+0x586>
    1de8:	9a 83       	std	Y+2, r25	; 0x02
    1dea:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1.53);
	LCD_vidSendCommand(0b00000110);
    1dec:	86 e0       	ldi	r24, 0x06	; 6
    1dee:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_vidSendCommand>

}
    1df2:	c4 5b       	subi	r28, 0xB4	; 180
    1df4:	df 4f       	sbci	r29, 0xFF	; 255
    1df6:	0f b6       	in	r0, 0x3f	; 63
    1df8:	f8 94       	cli
    1dfa:	de bf       	out	0x3e, r29	; 62
    1dfc:	0f be       	out	0x3f, r0	; 63
    1dfe:	cd bf       	out	0x3d, r28	; 61
    1e00:	cf 91       	pop	r28
    1e02:	df 91       	pop	r29
    1e04:	1f 91       	pop	r17
    1e06:	0f 91       	pop	r16
    1e08:	08 95       	ret

00001e0a <LCD_vidGoTo>:
void LCD_vidGoTo(u8 Copy_Row, u8 Copy_Column)
{
    1e0a:	df 93       	push	r29
    1e0c:	cf 93       	push	r28
    1e0e:	00 d0       	rcall	.+0      	; 0x1e10 <LCD_vidGoTo+0x6>
    1e10:	00 d0       	rcall	.+0      	; 0x1e12 <LCD_vidGoTo+0x8>
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
    1e16:	89 83       	std	Y+1, r24	; 0x01
    1e18:	6a 83       	std	Y+2, r22	; 0x02
	if((Copy_Column >=0)&&(Copy_Column<=15))
    1e1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1c:	80 31       	cpi	r24, 0x10	; 16
    1e1e:	c0 f4       	brcc	.+48     	; 0x1e50 <LCD_vidGoTo+0x46>
	{
		switch(Copy_Row)
    1e20:	89 81       	ldd	r24, Y+1	; 0x01
    1e22:	28 2f       	mov	r18, r24
    1e24:	30 e0       	ldi	r19, 0x00	; 0
    1e26:	3c 83       	std	Y+4, r19	; 0x04
    1e28:	2b 83       	std	Y+3, r18	; 0x03
    1e2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e2c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e2e:	00 97       	sbiw	r24, 0x00	; 0
    1e30:	31 f0       	breq	.+12     	; 0x1e3e <LCD_vidGoTo+0x34>
    1e32:	2b 81       	ldd	r18, Y+3	; 0x03
    1e34:	3c 81       	ldd	r19, Y+4	; 0x04
    1e36:	21 30       	cpi	r18, 0x01	; 1
    1e38:	31 05       	cpc	r19, r1
    1e3a:	31 f0       	breq	.+12     	; 0x1e48 <LCD_vidGoTo+0x3e>
    1e3c:	09 c0       	rjmp	.+18     	; 0x1e50 <LCD_vidGoTo+0x46>
		{
		case 0 :
			LCD_vidSendCommand(0b010000000 + Copy_Column);
    1e3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e40:	80 58       	subi	r24, 0x80	; 128
    1e42:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_vidSendCommand>
    1e46:	04 c0       	rjmp	.+8      	; 0x1e50 <LCD_vidGoTo+0x46>
			break;
		case 1 :
		LCD_vidSendCommand(0b110000000 + Copy_Column);
    1e48:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4a:	80 58       	subi	r24, 0x80	; 128
    1e4c:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_vidSendCommand>
			break;}
	}
}
    1e50:	0f 90       	pop	r0
    1e52:	0f 90       	pop	r0
    1e54:	0f 90       	pop	r0
    1e56:	0f 90       	pop	r0
    1e58:	cf 91       	pop	r28
    1e5a:	df 91       	pop	r29
    1e5c:	08 95       	ret

00001e5e <UART_vidInit>:




void UART_vidInit(void)
{
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	cd b7       	in	r28, 0x3d	; 61
    1e64:	de b7       	in	r29, 0x3e	; 62
UCSRC_REG.BITS.BIT_7 = 1 ;
    1e66:	e0 e4       	ldi	r30, 0x40	; 64
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	80 68       	ori	r24, 0x80	; 128
    1e6e:	80 83       	st	Z, r24
UCSRC_REG.BITS.BIT_6 =  0 ; //parity disabled
    1e70:	e0 e4       	ldi	r30, 0x40	; 64
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	80 81       	ld	r24, Z
    1e76:	8f 7b       	andi	r24, 0xBF	; 191
    1e78:	80 83       	st	Z, r24

UCSRC_REG.BITS.BIT_3 =  0;
    1e7a:	e0 e4       	ldi	r30, 0x40	; 64
    1e7c:	f0 e0       	ldi	r31, 0x00	; 0
    1e7e:	80 81       	ld	r24, Z
    1e80:	87 7f       	andi	r24, 0xF7	; 247
    1e82:	80 83       	st	Z, r24
UCSRC_REG.BITS.BIT_1 =  1;
    1e84:	e0 e4       	ldi	r30, 0x40	; 64
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	82 60       	ori	r24, 0x02	; 2
    1e8c:	80 83       	st	Z, r24
UCSRC_REG.BITS.BIT_2 =  1;
    1e8e:	e0 e4       	ldi	r30, 0x40	; 64
    1e90:	f0 e0       	ldi	r31, 0x00	; 0
    1e92:	80 81       	ld	r24, Z
    1e94:	84 60       	ori	r24, 0x04	; 4
    1e96:	80 83       	st	Z, r24


/*parity mode disabled*/
UCSRC_REG.BITS.BIT_4 =  0;
    1e98:	e0 e4       	ldi	r30, 0x40	; 64
    1e9a:	f0 e0       	ldi	r31, 0x00	; 0
    1e9c:	80 81       	ld	r24, Z
    1e9e:	8f 7e       	andi	r24, 0xEF	; 239
    1ea0:	80 83       	st	Z, r24
UCSRC_REG.BITS.BIT_5=   0;
    1ea2:	e0 e4       	ldi	r30, 0x40	; 64
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	80 81       	ld	r24, Z
    1ea8:	8f 7d       	andi	r24, 0xDF	; 223
    1eaa:	80 83       	st	Z, r24
UCSRB_REG.BITS.BIT_2 =  0;
    1eac:	ea e2       	ldi	r30, 0x2A	; 42
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	80 81       	ld	r24, Z
    1eb2:	8b 7f       	andi	r24, 0xFB	; 251
    1eb4:	80 83       	st	Z, r24

/*rx & TX */
UCSRB_REG.BITS.BIT_3 =  1;
    1eb6:	ea e2       	ldi	r30, 0x2A	; 42
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	80 81       	ld	r24, Z
    1ebc:	88 60       	ori	r24, 0x08	; 8
    1ebe:	80 83       	st	Z, r24
UCSRB_REG.BITS.BIT_4 =  1;
    1ec0:	ea e2       	ldi	r30, 0x2A	; 42
    1ec2:	f0 e0       	ldi	r31, 0x00	; 0
    1ec4:	80 81       	ld	r24, Z
    1ec6:	80 61       	ori	r24, 0x10	; 16
    1ec8:	80 83       	st	Z, r24

/*bound rate 9600*/
UBRRL_REG.Whole_Register =  51 ;
    1eca:	e9 e2       	ldi	r30, 0x29	; 41
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	83 e3       	ldi	r24, 0x33	; 51
    1ed0:	80 83       	st	Z, r24
UBRRH_REG.Whole_Register =  0 ;
    1ed2:	e0 e4       	ldi	r30, 0x40	; 64
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	10 82       	st	Z, r1


}
    1ed8:	cf 91       	pop	r28
    1eda:	df 91       	pop	r29
    1edc:	08 95       	ret

00001ede <UART_vidSendByte>:

void UART_vidSendByte(u8 copy_u8Data)
{
    1ede:	df 93       	push	r29
    1ee0:	cf 93       	push	r28
    1ee2:	0f 92       	push	r0
    1ee4:	cd b7       	in	r28, 0x3d	; 61
    1ee6:	de b7       	in	r29, 0x3e	; 62
    1ee8:	89 83       	std	Y+1, r24	; 0x01
	while(UCSRA_REG.BITS.BIT_5 == 0);
    1eea:	eb e2       	ldi	r30, 0x2B	; 43
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	80 72       	andi	r24, 0x20	; 32
    1ef2:	88 23       	and	r24, r24
    1ef4:	d1 f3       	breq	.-12     	; 0x1eea <UART_vidSendByte+0xc>
	UDR_REG.Whole_Register = copy_u8Data ;
    1ef6:	ec e2       	ldi	r30, 0x2C	; 44
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	89 81       	ldd	r24, Y+1	; 0x01
    1efc:	80 83       	st	Z, r24
}
    1efe:	0f 90       	pop	r0
    1f00:	cf 91       	pop	r28
    1f02:	df 91       	pop	r29
    1f04:	08 95       	ret

00001f06 <UART_u8ReceiveByte>:

u8 UART_u8ReceiveByte(void)
{
    1f06:	df 93       	push	r29
    1f08:	cf 93       	push	r28
    1f0a:	0f 92       	push	r0
    1f0c:	cd b7       	in	r28, 0x3d	; 61
    1f0e:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8Result ;
	while(UCSRA_REG.BITS.BIT_7==0);
    1f10:	eb e2       	ldi	r30, 0x2B	; 43
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	80 78       	andi	r24, 0x80	; 128
    1f18:	88 23       	and	r24, r24
    1f1a:	d1 f3       	breq	.-12     	; 0x1f10 <UART_u8ReceiveByte+0xa>
	local_u8Result = UDR_REG.Whole_Register ;
    1f1c:	ec e2       	ldi	r30, 0x2C	; 44
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	80 81       	ld	r24, Z
    1f22:	89 83       	std	Y+1, r24	; 0x01
	UCSRA_REG.BITS.BIT_7 = 0 ;
    1f24:	eb e2       	ldi	r30, 0x2B	; 43
    1f26:	f0 e0       	ldi	r31, 0x00	; 0
    1f28:	80 81       	ld	r24, Z
    1f2a:	8f 77       	andi	r24, 0x7F	; 127
    1f2c:	80 83       	st	Z, r24

	return local_u8Result ;
    1f2e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f30:	0f 90       	pop	r0
    1f32:	cf 91       	pop	r28
    1f34:	df 91       	pop	r29
    1f36:	08 95       	ret

00001f38 <main>:




int main (void)
{
    1f38:	df 93       	push	r29
    1f3a:	cf 93       	push	r28
    1f3c:	cd b7       	in	r28, 0x3d	; 61
    1f3e:	de b7       	in	r29, 0x3e	; 62
	UART_vidInit();
    1f40:	0e 94 2f 0f 	call	0x1e5e	; 0x1e5e <UART_vidInit>
	Keypad_vidInit() ;
    1f44:	0e 94 4f 06 	call	0xc9e	; 0xc9e <Keypad_vidInit>
	while(1)
	{
		UART_vidSendByte(Keypad_u8GetKey());
    1f48:	0e 94 a6 06 	call	0xd4c	; 0xd4c <Keypad_u8GetKey>
    1f4c:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <UART_vidSendByte>
    1f50:	fb cf       	rjmp	.-10     	; 0x1f48 <main+0x10>

00001f52 <__prologue_saves__>:
    1f52:	2f 92       	push	r2
    1f54:	3f 92       	push	r3
    1f56:	4f 92       	push	r4
    1f58:	5f 92       	push	r5
    1f5a:	6f 92       	push	r6
    1f5c:	7f 92       	push	r7
    1f5e:	8f 92       	push	r8
    1f60:	9f 92       	push	r9
    1f62:	af 92       	push	r10
    1f64:	bf 92       	push	r11
    1f66:	cf 92       	push	r12
    1f68:	df 92       	push	r13
    1f6a:	ef 92       	push	r14
    1f6c:	ff 92       	push	r15
    1f6e:	0f 93       	push	r16
    1f70:	1f 93       	push	r17
    1f72:	cf 93       	push	r28
    1f74:	df 93       	push	r29
    1f76:	cd b7       	in	r28, 0x3d	; 61
    1f78:	de b7       	in	r29, 0x3e	; 62
    1f7a:	ca 1b       	sub	r28, r26
    1f7c:	db 0b       	sbc	r29, r27
    1f7e:	0f b6       	in	r0, 0x3f	; 63
    1f80:	f8 94       	cli
    1f82:	de bf       	out	0x3e, r29	; 62
    1f84:	0f be       	out	0x3f, r0	; 63
    1f86:	cd bf       	out	0x3d, r28	; 61
    1f88:	09 94       	ijmp

00001f8a <__epilogue_restores__>:
    1f8a:	2a 88       	ldd	r2, Y+18	; 0x12
    1f8c:	39 88       	ldd	r3, Y+17	; 0x11
    1f8e:	48 88       	ldd	r4, Y+16	; 0x10
    1f90:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f92:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f94:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f96:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f98:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f9a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f9c:	b9 84       	ldd	r11, Y+9	; 0x09
    1f9e:	c8 84       	ldd	r12, Y+8	; 0x08
    1fa0:	df 80       	ldd	r13, Y+7	; 0x07
    1fa2:	ee 80       	ldd	r14, Y+6	; 0x06
    1fa4:	fd 80       	ldd	r15, Y+5	; 0x05
    1fa6:	0c 81       	ldd	r16, Y+4	; 0x04
    1fa8:	1b 81       	ldd	r17, Y+3	; 0x03
    1faa:	aa 81       	ldd	r26, Y+2	; 0x02
    1fac:	b9 81       	ldd	r27, Y+1	; 0x01
    1fae:	ce 0f       	add	r28, r30
    1fb0:	d1 1d       	adc	r29, r1
    1fb2:	0f b6       	in	r0, 0x3f	; 63
    1fb4:	f8 94       	cli
    1fb6:	de bf       	out	0x3e, r29	; 62
    1fb8:	0f be       	out	0x3f, r0	; 63
    1fba:	cd bf       	out	0x3d, r28	; 61
    1fbc:	ed 01       	movw	r28, r26
    1fbe:	08 95       	ret

00001fc0 <_exit>:
    1fc0:	f8 94       	cli

00001fc2 <__stop_program>:
    1fc2:	ff cf       	rjmp	.-2      	; 0x1fc2 <__stop_program>
