
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000743                       # Number of seconds simulated
sim_ticks                                   743268000                       # Number of ticks simulated
final_tick                               2262021251000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40153076                       # Simulator instruction rate (inst/s)
host_op_rate                                 40152973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              253061590                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757616                       # Number of bytes of host memory used
host_seconds                                     2.94                       # Real time elapsed on the host
sim_insts                                   117933162                       # Number of instructions simulated
sim_ops                                     117933162                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        74240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        50048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       452160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             710464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        145472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       408320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          408320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     99883218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     82748080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     20665493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67335066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2497080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1722124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     72673652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    608340464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             955865179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     99883218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     20665493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2497080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     72673652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195719444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       549357701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            549357701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       549357701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     99883218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     82748080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     20665493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67335066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2497080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1722124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     72673652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    608340464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505222881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6380                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11101                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 709376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  407168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  710464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               408320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              343                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     740960000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11101                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.715498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.177540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.774253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1658     40.21%     40.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1003     24.33%     64.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          475     11.52%     76.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          228      5.53%     81.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          187      4.54%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      1.99%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      2.16%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      1.04%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          358      8.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.415385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.539896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.488175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              5      1.28%      1.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            13      3.33%      4.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            73     18.72%     23.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            86     22.05%     45.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            63     16.15%     61.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            42     10.77%     72.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            29      7.44%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            18      4.62%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      3.08%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            14      3.59%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      1.79%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      1.28%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.26%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      1.03%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.77%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.26%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.77%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             3      0.77%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.51%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            2      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.312821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              338     86.67%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.77%     87.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      8.46%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.08%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.77%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           390                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    232233750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               440058750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20952.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39702.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       954.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       547.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    955.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    549.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9050                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42386.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15135120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8258250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37884600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20774880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            469004265                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             32565000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631935315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            854.020018                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     51242500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     664595000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16004520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8732625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48531600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20347200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            461144250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             39459750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642533145                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            868.342305                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     62508500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     653034500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               411457000     90.90%     90.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 419000      0.09%     90.99% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1368000      0.30%     91.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               39396000      8.70%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           452640000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118171500     69.22%     69.22% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52552500     30.78%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4870                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.313311                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              56196                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4870                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.539220                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    21.707246                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.606065                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.042397                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938684                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.981081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288570                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288570                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32019                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13959                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13959                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          553                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          600                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          600                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        45978                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           45978                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        45978                       # number of overall hits
system.cpu0.dcache.overall_hits::total          45978                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9462                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9462                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14146                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14146                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           20                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23608                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23608                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23608                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23608                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    286452910                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    286452910                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    306741259                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    306741259                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2857997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2857997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       175503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       175503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    593194169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    593194169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    593194169                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    593194169                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41481                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41481                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69586                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69586                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69586                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69586                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228104                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.503327                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.503327                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.216714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.216714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.032258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.339264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.339264                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.339264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.339264                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30274.034031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30274.034031                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 21683.957232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21683.957232                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18679.718954                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18679.718954                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8775.150000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8775.150000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25126.828575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25126.828575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25126.828575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25126.828575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21205                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          239                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1301                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.299001                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3507                       # number of writebacks
system.cpu0.dcache.writebacks::total             3507                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6662                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6662                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12056                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           54                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18718                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2800                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2800                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2090                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           20                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4890                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80353025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80353025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     45631172                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     45631172                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1872503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1872503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       146997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       146997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125984197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125984197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125984197                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125984197                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074364                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074364                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.140227                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.140227                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.032258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070273                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070273                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070273                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070273                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28697.508929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28697.508929                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21833.096651                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21833.096651                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 18914.171717                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18914.171717                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7349.850000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7349.850000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25763.639468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25763.639468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25763.639468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25763.639468                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3480                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975462                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260315                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3480                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.803161                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.464153                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.511310                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036063                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963889                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84804                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84804                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36500                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36500                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36500                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36500                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36500                       # number of overall hits
system.cpu0.icache.overall_hits::total          36500                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4161                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4161                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4161                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4161                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4161                       # number of overall misses
system.cpu0.icache.overall_misses::total         4161                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    162314140                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    162314140                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    162314140                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    162314140                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    162314140                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    162314140                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40661                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40661                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40661                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40661                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40661                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40661                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102334                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102334                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102334                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102334                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102334                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102334                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39008.445085                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39008.445085                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39008.445085                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39008.445085                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39008.445085                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39008.445085                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          772                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    23.393939                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          679                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          679                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          679                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          679                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3482                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3482                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3482                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    128352847                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    128352847                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    128352847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    128352847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    128352847                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    128352847                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085635                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085635                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085635                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085635                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36861.817059                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36861.817059                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36861.817059                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36861.817059                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36861.817059                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36861.817059                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       814                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               630911000     96.38%     96.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 367000      0.06%     96.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2136000      0.33%     96.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               21186500      3.24%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           654600500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84546000      6.82%      6.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            36968500      2.98%      9.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1118923500     90.20%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1980                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          461.307731                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36325                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.345960                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.640316                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.667415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.178985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722007                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           177919                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          177919                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25395                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9233                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9233                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          468                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          468                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34628                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34628                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3900                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3900                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4398                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4398                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           74                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8298                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8298                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8298                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8298                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    114367728                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    114367728                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    304338398                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    304338398                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1491249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1491249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       134501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       134501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    418706126                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    418706126                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    418706126                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    418706126                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42926                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42926                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42926                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42926                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.133129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133129                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322647                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.136531                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.136531                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.193309                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193309                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.193309                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193309                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29325.058462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29325.058462                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69199.271942                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69199.271942                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20152.013514                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20152.013514                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5604.208333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5604.208333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50458.679923                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50458.679923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50458.679923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50458.679923                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        25578                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              860                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.741860                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1096                       # number of writebacks
system.cpu1.dcache.writebacks::total             1096                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2407                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3763                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3763                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6170                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6170                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1493                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2128                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     34881518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     34881518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     47138344                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47138344                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       897750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       897750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        98499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        98499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     82019862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     82019862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     82019862                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82019862                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.071956                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.071956                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049574                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049574                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049574                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049574                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23363.374414                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23363.374414                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74233.612598                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74233.612598                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 23019.230769                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23019.230769                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4104.125000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4104.125000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38543.168233                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38543.168233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38543.168233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38543.168233                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2181                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813337                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38301                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2181                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.561210                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   146.918297                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.895040                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.286950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.712686                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67600                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67600                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30258                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30258                       # number of overall hits
system.cpu1.icache.overall_hits::total          30258                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2451                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2451                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2451                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2451                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2451                       # number of overall misses
system.cpu1.icache.overall_misses::total         2451                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58028614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58028614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58028614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58028614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58028614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58028614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32709                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32709                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32709                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32709                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.074934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.074934                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.074934                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.074934                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.074934                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.074934                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23675.485108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23675.485108                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23675.485108                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23675.485108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23675.485108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23675.485108                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          460                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.058824                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          269                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2182                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2182                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2182                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2182                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2182                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2182                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48020604                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48020604                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48020604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48020604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48020604                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48020604                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066709                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066709                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066709                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066709                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066709                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066709                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22007.609533                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22007.609533                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22007.609533                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22007.609533                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22007.609533                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22007.609533                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               648228000     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 420000      0.06%     99.08% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 628500      0.10%     99.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5413500      0.83%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           654690000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          328.429806                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   302.968355                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    25.461452                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.591735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.049729                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.641464                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             4908                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            4908                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          840                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            840                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           18                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1072                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1072                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1072                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1072                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data           91                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data           99                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data           99                       # number of overall misses
system.cpu2.dcache.overall_misses::total           99                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      4847226                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4847226                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       453252                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       453252                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       215742                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       215742                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        83502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        83502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5300478                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5300478                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5300478                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5300478                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data          931                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          931                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1171                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1171                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1171                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1171                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.097744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.097744                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.084543                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084543                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.084543                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084543                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53266.219780                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53266.219780                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 56656.500000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56656.500000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 23971.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23971.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11928.857143                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11928.857143                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53540.181818                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53540.181818                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53540.181818                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53540.181818                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           28                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            3                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           29                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           29                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           70                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           70                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3219516                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3219516                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       340498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       340498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       167756                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       167756                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3560014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3560014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3560014                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3560014                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.067669                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.067669                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.059778                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059778                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.059778                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059778                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51103.428571                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51103.428571                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 48642.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48642.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 27959.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27959.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 10642.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10642.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50857.342857                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50857.342857                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50857.342857                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50857.342857                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              166                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11827                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              166                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.246988                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   445.614005                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    66.385995                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.870340                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.129660                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2296                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2296                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          861                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            861                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          861                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             861                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          861                       # number of overall hits
system.cpu2.icache.overall_hits::total            861                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          204                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          204                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           204                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          204                       # number of overall misses
system.cpu2.icache.overall_misses::total          204                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10779627                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10779627                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10779627                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10779627                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10779627                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10779627                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1065                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1065                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1065                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1065                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1065                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1065                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.191549                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.191549                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.191549                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.191549                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.191549                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.191549                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52841.308824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52841.308824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52841.308824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52841.308824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52841.308824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52841.308824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           38                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           38                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           38                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          166                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          166                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8428354                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8428354                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8428354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8428354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8428354                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8428354                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.155869                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.155869                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.155869                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.155869                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.155869                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.155869                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50773.216867                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50773.216867                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50773.216867                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50773.216867                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50773.216867                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50773.216867                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               919667000     96.94%     96.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 405000      0.04%     96.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 437000      0.05%     97.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28140000      2.97%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           948649000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         819178000     84.12%     84.12% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           154586500     15.88%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12266                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.784891                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129322                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12266                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.543127                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.082298                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.702592                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.320473                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.640044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          266                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           770478                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          770478                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84770                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84770                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35843                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35843                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1232                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1232                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120613                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120613                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120613                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120613                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14949                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14949                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51241                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51241                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          202                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           27                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66190                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66190                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66190                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66190                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    538096740                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    538096740                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3604349229                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3604349229                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4580249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4580249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4142445969                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4142445969                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4142445969                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4142445969                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186803                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186803                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186803                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186803                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.149911                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.149911                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.588409                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.588409                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.140865                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.140865                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.354330                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.354330                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.354330                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.354330                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35995.500702                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35995.500702                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70341.118030                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70341.118030                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 22674.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22674.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62584.166324                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62584.166324                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62584.166324                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62584.166324                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       237936                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4358                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.597522                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8101                       # number of writebacks
system.cpu3.dcache.writebacks::total             8101                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9422                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9422                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44458                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44458                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53880                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53880                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53880                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53880                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5527                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5527                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6783                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6783                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12310                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12310                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12310                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12310                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    183255014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    183255014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    541697728                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    541697728                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2144501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2144501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    724952742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    724952742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    724952742                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    724952742                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1117500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1117500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1117500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1117500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055426                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055426                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077890                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077890                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065898                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065898                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065898                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33156.326036                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33156.326036                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79861.083296                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79861.083296                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 20423.819048                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20423.819048                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58891.368156                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58891.368156                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58891.368156                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58891.368156                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223500                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6315                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.816514                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107996                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6315                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.101504                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   193.778602                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   318.037911                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.378474                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.621168                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201659                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201659                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90324                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90324                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90324                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90324                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90324                       # number of overall hits
system.cpu3.icache.overall_hits::total          90324                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7346                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7346                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7346                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7346                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7346                       # number of overall misses
system.cpu3.icache.overall_misses::total         7346                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    179366372                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    179366372                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    179366372                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    179366372                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    179366372                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    179366372                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97670                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97670                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97670                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97670                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97670                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97670                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.075212                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.075212                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.075212                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.075212                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.075212                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.075212                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24416.876123                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24416.876123                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24416.876123                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24416.876123                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24416.876123                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24416.876123                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.461538                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1027                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1027                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1027                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1027                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1027                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1027                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6319                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6319                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6319                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6319                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6319                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6319                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    139125849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    139125849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    139125849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    139125849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    139125849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    139125849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.064697                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.064697                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.064697                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.064697                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.064697                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.064697                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22017.067416                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22017.067416                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22017.067416                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22017.067416                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22017.067416                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22017.067416                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11238                       # number of replacements
system.l2.tags.tagsinuse                 16177.992268                       # Cycle average of tags in use
system.l2.tags.total_refs                       49259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.383253                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8330.748534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       776.969096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1491.176952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       197.577643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       418.951877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1002.304333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       475.105526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       525.032931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       215.785078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   924.235385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   495.251746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   157.487582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   165.977232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    12.038709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     7.010720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   403.921281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   578.417644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.508469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.091014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.025571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.028998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.056411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987426                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979797                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    716560                       # Number of tag accesses
system.l2.tags.data_accesses                   716560                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1812                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1885                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          970                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           83                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           34                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3958                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16432                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12710                       # number of Writeback hits
system.l2.Writeback_hits::total                 12710                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2913                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3497                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1023                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           83                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           34                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5133                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19345                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2266                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3497                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1885                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1023                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           83                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           34                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5424                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5133                       # number of overall hits
system.l2.overall_hits::total                   19345                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1215                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          659                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          296                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          257                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           83                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          891                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1559                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4989                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6400                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1215                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          296                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          792                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           83                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7109                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11389                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1215                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          972                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          296                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          792                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           83                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          891                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7109                       # number of overall misses
system.l2.overall_misses::total                 11389                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    100948250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58854750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     25909750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23321750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7346750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2895250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     75687500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    136924250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       431888250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       219994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       470486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     24940748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     45298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    521395718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     591828466                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    100948250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     83795498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     25909750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     68619750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7346750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      3089250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     75687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    658319968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1023716716                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    100948250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     83795498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     25909750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     68619750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7346750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      3089250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     75687500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    658319968                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1023716716                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1227                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21421                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12710                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12710                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               42                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9313                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3481                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2181                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30734                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3481                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2181                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30734                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.349038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.266694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.135718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.209454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.460317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.141093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.282581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232902                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.738095                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.156657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.825279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687211                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.349038                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.217498                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.135718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.436364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.476923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.141093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.580706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370567                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.349038                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.217498                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.135718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.436364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.476923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.141093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.580706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370567                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83084.979424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 89309.180577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 87532.939189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 90746.108949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88515.060241                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 99836.206897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84946.689113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87828.255292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86568.099820                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17856.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24443.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15176.967742                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 79682.900958                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 84669.158879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        97000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93945.174414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92473.197813                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83084.979424                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86209.360082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 87532.939189                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86641.098485                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88515.060241                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 99653.225806                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84946.689113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92603.737234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89886.444464                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83084.979424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86209.360082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 87532.939189                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86641.098485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88515.060241                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 99653.225806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84946.689113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92603.737234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89886.444464                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6380                       # number of writebacks
system.l2.writebacks::total                      6380                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                248                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 248                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                248                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          240                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          844                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1553                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4741                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6400                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11141                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     81762000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     49654750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     18051000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     19274750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2751250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1993000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     61258250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    116560250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    351305250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       195511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        78002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       559528                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       141508                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     21055752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     38646500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    452912282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    512782534                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     81762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70710502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     18051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57921250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2751250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      2161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     61258250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    569472532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    864087784                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     81762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70710502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     18051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57921250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2751250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      2161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     61258250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    569472532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    864087784                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1052500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2950000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1052500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2950000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.333238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.263051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.110041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.174699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.133650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.281494                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.221325                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.738095                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.156657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.825279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.687211                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.333238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.110041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.430854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.174699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.307692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.133650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.580216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.362498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.333238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.110041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.430854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.174699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.307692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.133650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.580216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.362498                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70484.482759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76391.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75212.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78035.425101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94870.689655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110722.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72580.864929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 75054.893754                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74099.398861                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17715.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17773.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19500.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18049.290323                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17688.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 67270.773163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 72236.448598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81605.816577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80122.270937                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70484.482759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73427.312565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 75212.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74068.094629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94870.689655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data       108050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72580.864929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80173.522737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77559.266134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70484.482759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73427.312565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 75212.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74068.094629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94870.689655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data       108050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72580.864929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80173.522737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77559.266134                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210714.285714                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210714.285714                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4741                       # Transaction distribution
system.membus.trans_dist::ReadResp               4741                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6380                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             71                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1118784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1118896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1118896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              191                       # Total snoops (count)
system.membus.snoop_fanout::samples             17765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17765                       # Request fanout histogram
system.membus.reqLayer0.occupancy               29000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46270500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58673680                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62775                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51135                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3862                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        46232                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17132                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    37.056584                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3971                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          153                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49711                       # DTB read hits
system.switch_cpus0.dtb.read_misses               423                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11193                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31341                       # DTB write hits
system.switch_cpus0.dtb.write_misses               52                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5446                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               81052                       # DTB hits
system.switch_cpus0.dtb.data_misses               475                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16639                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12748                       # ITB hits
system.switch_cpus0.itb.fetch_misses              202                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12950                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  374576                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                309045                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21103                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               159518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9828                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3964                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40662                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       275327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.122465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.495537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218866     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4238      1.54%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6443      2.34%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3862      1.40%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9667      3.51%     88.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2770      1.01%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3266      1.19%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1499      0.54%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24716      8.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       275327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167589                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.825053                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85866                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139079                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40277                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5828                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4276                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3250                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          652                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        262399                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2059                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4276                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89737                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          36483                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73885                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41973                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        28972                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        248560                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3365                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3313                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         17777                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       168734                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       312602                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       312388                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113326                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           55408                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5784                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          974                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38528                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8332                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3794                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            224305                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210930                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          369                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        65479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       275327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.766107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.469072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       191528     69.56%     69.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31825     11.56%     81.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17264      6.27%     87.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12767      4.64%     92.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11318      4.11%     96.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5384      1.96%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3280      1.19%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1284      0.47%     99.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          677      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       275327                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            450      6.22%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4302     59.44%     65.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2485     34.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122823     58.23%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          187      0.09%     58.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           49      0.02%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52394     24.84%     83.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32156     15.24%     98.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210930                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563117                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7237                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034310                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       704141                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       296820                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       197599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          652                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          406                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        217819                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            348                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2148                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15336                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5562                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6328                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4276                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          15816                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        10080                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       235929                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50243                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34310                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5558                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         9784                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4181                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       207034                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50294                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4502                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81752                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28453                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31458                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.552716                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                199336                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197889                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95091                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122611                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528301                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775550                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        66213                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3821                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       263631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.640369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.667711                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       205044     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        27011     10.25%     88.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9966      3.78%     91.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4463      1.69%     93.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4267      1.62%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1956      0.74%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2123      0.81%     96.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1505      0.57%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7296      2.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       263631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168821                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168821                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63655                       # Number of memory references committed
system.switch_cpus0.commit.loads                34907                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23236                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162804                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2874      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97516     57.76%     59.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35884     21.26%     80.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29031     17.20%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168821                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7296                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              488663                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             481868                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              530024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165947                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.257203                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.257203                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443026                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443026                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          270191                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138864                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12116                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52069                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        43707                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2380                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        36860                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15344                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    41.627781                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3043                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          149                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36133                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1019                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3438                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15526                       # DTB write hits
system.switch_cpus1.dtb.write_misses              201                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1239                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51659                       # DTB hits
system.switch_cpus1.dtb.data_misses              1220                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4677                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8205                       # ITB hits
system.switch_cpus1.itb.fetch_misses              341                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8546                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  264632                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                254942                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52069                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18387                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7766                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         6125                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32709                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1457                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       238049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.070964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.429380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          191289     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2345      0.99%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6888      2.89%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2510      1.05%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8015      3.37%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1758      0.74%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5169      2.17%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1173      0.49%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18902      7.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       238049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.196760                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.963383                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58530                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138168                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33462                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4336                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2091                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          343                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        205572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           61751                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          20428                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92156                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34709                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        25452                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        190894                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           290                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           252                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         15303                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       131824                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       226669                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       226394                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          199                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97231                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34593                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10107                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          812                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33981                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5862                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2368                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165560                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          455                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        42674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        21736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       238049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.695487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.359514                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       171859     72.19%     72.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22316      9.37%     81.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        13910      5.84%     87.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13451      5.65%     93.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11218      4.71%     97.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2844      1.19%     98.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1546      0.65%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          537      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          368      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       238049                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            101      1.69%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4106     68.89%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1753     29.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102754     62.06%     62.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          108      0.07%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        39973     24.14%     86.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16193      9.78%     96.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6497      3.92%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165560                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.625624                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5960                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.035999                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       574838                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       219435                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          746                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          410                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171118                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            396                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          682                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10827                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3181                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6780                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5551                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13077                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181209                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35441                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17367                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5428                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12980                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3191                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162493                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37732                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3067                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4269                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53657                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23567                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15925                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.614034                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155026                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153072                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69185                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86340                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.578433                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.801309                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42317                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2863                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       230137                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.595663                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.606248                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       179263     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24777     10.77%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11246      4.89%     93.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2776      1.21%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         1999      0.87%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1430      0.62%     96.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          998      0.43%     96.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          831      0.36%     97.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6817      2.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       230137                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137084                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137084                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38800                       # Number of memory references committed
system.switch_cpus1.commit.loads                24614                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             19956                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131311                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2825      2.06%      2.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87772     64.03%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25674     18.73%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14196     10.36%     95.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6497      4.74%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137084                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6817                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              396036                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             366839                       # The number of ROB writes
system.switch_cpus1.timesIdled                    902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              631758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134265                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134265                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.970968                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.970968                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.507365                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.507365                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202893                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111738                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              172                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15703                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4402                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1831                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1332                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          202                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1415                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            144                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    10.176678                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            171                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1014                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                344                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1358                       # DTB hits
system.switch_cpus2.dtb.data_misses                10                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                147                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            149                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16547                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8003                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1831                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          315                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            462                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1065                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.930257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.385050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7302     84.88%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              62      0.72%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2              74      0.86%     86.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              86      1.00%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             166      1.93%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              85      0.99%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              71      0.83%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              36      0.42%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             721      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.110654                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.483653                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3157                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4234                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              908                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          108                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           195                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          109                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6072                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           78                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           195                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3230                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            644                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3358                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              949                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          226                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5591                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             1                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents            86                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4125                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6366                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6364                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1475                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2650                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          178                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              682                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1378                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          281                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           51                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3776                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           30                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8603                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.438917                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.120431                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         6938     80.65%     80.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          741      8.61%     89.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          357      4.15%     93.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          217      2.52%     95.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          187      2.17%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           94      1.09%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           38      0.44%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           24      0.28%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            7      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8603                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              2      1.64%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            88     72.13%     73.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     26.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2195     58.13%     58.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.16%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1115     29.53%     87.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          366      9.69%     97.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3776                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.228198                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                122                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032309                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        16307                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         7929                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          3898                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           42                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          914                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          215                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           195                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            479                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          164                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5033                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1378                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          470                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          230                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          165                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          205                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3592                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1022                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          184                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1371                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             481                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               349                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.217079                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3442                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3369                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1495                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             1963                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.203602                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.761589                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         2980                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          187                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.256599                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.957843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7113     88.56%     88.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          489      6.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          172      2.14%     96.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           98      1.22%     98.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           44      0.55%     98.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           36      0.45%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.27%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           18      0.22%     99.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2061                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2061                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   719                       # Number of memory references committed
system.switch_cpus2.commit.loads                  464                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               295                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             1960                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.63%      0.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1205     58.47%     59.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.24%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          489     23.73%     83.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          255     12.37%     95.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2061                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13005                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10654                       # The number of ROB writes
system.switch_cpus2.timesIdled                     90                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              880107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2048                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.079590                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.079590                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.123769                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.123769                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4285                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2606                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9716                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            76                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         135072                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110880                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7141                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        92067                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51812                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    56.276407                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8191                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          208                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116894                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1742                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46392                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93831                       # DTB write hits
system.switch_cpus3.dtb.write_misses              951                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18776                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210725                       # DTB hits
system.switch_cpus3.dtb.data_misses              2693                       # DTB misses
system.switch_cpus3.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65168                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38079                       # ITB hits
system.switch_cpus3.itb.fetch_misses              440                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38519                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  975495                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       214108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                767807                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             135072                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        60003                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               663133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18838                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         9934                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97671                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       896801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.856162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.189472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          751489     83.80%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9741      1.09%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17132      1.91%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11863      1.32%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29764      3.32%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6533      0.73%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10048      1.12%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5644      0.63%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54587      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       896801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.138465                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.787095                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          160684                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       615163                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87780                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24550                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8623                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7249                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          824                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        666508                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2567                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8623                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          172700                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         296555                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       175986                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99690                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       143246                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        635689                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          420                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19248                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5364                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        100022                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       421218                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       839808                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       836842                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2637                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294159                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          127051                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15582                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1943                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152598                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23559                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13637                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            584575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12792                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           545035                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1220                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       153404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        94369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       896801                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607755                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.339546                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       679486     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83483      9.31%     85.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42573      4.75%     89.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36135      4.03%     93.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26163      2.92%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16305      1.82%     98.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8302      0.93%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2820      0.31%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1534      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       896801                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            797      4.15%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9908     51.56%     55.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8513     44.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       313528     57.52%     57.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          546      0.10%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1193      0.22%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       124114     22.77%     80.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95901     17.60%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        545035                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.558727                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19218                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035260                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1999264                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       747202                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       511978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8044                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4124                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3826                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        559602                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4197                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4849                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35652                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12466                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13963                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8623                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          85133                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       192581                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       609051                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119504                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100946                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9875                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       191284                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          585                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8444                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       536957                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       119146                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8077                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11684                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214112                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72051                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94966                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.550446                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                520717                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               515804                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           253358                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           347259                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.528761                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.729594                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       149087                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4474                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7569                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       871791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.519879                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.465794                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       707528     81.16%     81.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74087      8.50%     89.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29490      3.38%     93.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13569      1.56%     94.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16639      1.91%     96.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4953      0.57%     97.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5964      0.68%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4141      0.47%     98.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15420      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       871791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453226                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453226                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172332                       # Number of memory references committed
system.switch_cpus3.commit.loads                83852                       # Number of loads committed
system.switch_cpus3.commit.membars               2327                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58859                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435665                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4294                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9722      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257788     56.88%     59.02% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86179     19.01%     78.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88547     19.54%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453226                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15420                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1450401                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1229911                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  78694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              511041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443958                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.197269                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.197269                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.455110                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.455110                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          728467                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348154                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2553                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17563                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7534                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22279                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22279                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12710                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             163                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            238                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        13005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       222784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       510488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       139584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       186336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       404160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1301992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2780528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1086                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44598    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           35016000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5464152                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7581483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3340896                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3357244                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            269646                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            121732                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9657900                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19504527                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030360                       # Number of seconds simulated
sim_ticks                                 30360452500                       # Number of ticks simulated
final_tick                               2293121596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8114096                       # Simulator instruction rate (inst/s)
host_op_rate                                  8114091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2012672354                       # Simulator tick rate (ticks/s)
host_mem_usage                                 770928                       # Number of bytes of host memory used
host_seconds                                    15.08                       # Real time elapsed on the host
sim_insts                                   122398155                       # Number of instructions simulated
sim_ops                                     122398155                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         9344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        69760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        67328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       380352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       520064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1082048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        69760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       380352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        463360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4123200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4123200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         8126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         64425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       170748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       307769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2297726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2217622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12527877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     17129652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       265609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       723046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35640049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       170748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2297726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12527877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       265609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15261960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       135808253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135808253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       135808253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       170748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       307769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2297726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2217622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12527877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     17129652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       265609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       723046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171448301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       16909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120041                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120041                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1080064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5353792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1082176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7682624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36382                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          580                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5419                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   30361354000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16909                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120041                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    495.157635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.872812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   430.866081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3793     29.19%     29.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2364     18.20%     47.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          877      6.75%     54.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          384      2.96%     57.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          302      2.32%     59.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          203      1.56%     60.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          191      1.47%     62.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          142      1.09%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4736     36.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12992                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.444848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.001972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             296     35.88%     35.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             23      2.79%     38.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           120     14.55%     53.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           168     20.36%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           119     14.42%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            52      6.30%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23      2.79%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      1.33%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.48%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.12%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.24%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.12%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     101.397576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     38.461062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    157.951071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           563     68.24%     68.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             6      0.73%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.12%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.24%     69.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            11      1.33%     70.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            5      0.61%     71.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.24%     71.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           13      1.58%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           30      3.64%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           34      4.12%     80.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           18      2.18%     83.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           13      1.58%     84.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            7      0.85%     85.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            5      0.61%     86.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            3      0.36%     86.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            4      0.48%     86.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.36%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           16      1.94%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            7      0.85%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            8      0.97%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           16      1.94%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.36%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            4      0.48%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.12%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.36%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.36%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511           10      1.21%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.24%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.36%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           11      1.33%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.24%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            6      0.73%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            5      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            3      0.36%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            2      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           825                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    308808250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               625233250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   84380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18298.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37048.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        35.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    253.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74682                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     221696.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 79848720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 43568250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               157739400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              312063840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           2079501840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3404324430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          16116692250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            22193738730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            697.078147                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  26669964993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1013740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2675145257                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 80264520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43795125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               146187600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              312860880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           2079501840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3186535410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          16307735250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            22156880625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.920479                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  26980701243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1013740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2364285257                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       969                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     287     31.71%     31.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.33%     32.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     31      3.43%     35.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     35.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    583     64.42%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 905                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      287     47.13%     47.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.49%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      31      5.09%     52.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.16%     52.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     287     47.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  609                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             30297546000     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1864500      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                9903500      0.03%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 556000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              106030000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         30415900000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.492281                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.672928                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  836     89.51%     89.51% # number of callpals executed
system.cpu0.kern.callpal::rdps                     64      6.85%     96.36% # number of callpals executed
system.cpu0.kern.callpal::rti                      34      3.64%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   934                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              306                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          489.247882                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4620                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              306                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.098039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   489.247882                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.955562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.955562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           153303                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          153303                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        24647                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          24647                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        11716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11716                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          374                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          374                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          232                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        36363                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           36363                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        36363                       # number of overall hits
system.cpu0.dcache.overall_hits::total          36363                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          768                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          768                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          340                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           56                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           80                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1108                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1108                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1108                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1108                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     28352663                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     28352663                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12371614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12371614                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      1613491                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1613491                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      2103558                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2103558                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     40724277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     40724277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     40724277                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     40724277                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        25415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        25415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        12056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        12056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        37471                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        37471                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        37471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        37471                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030218                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028202                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.130233                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130233                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.256410                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.256410                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.029570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.029570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36917.529948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36917.529948                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36387.100000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36387.100000                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 28812.339286                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28812.339286                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 26294.475000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 26294.475000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36754.762635                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36754.762635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36754.762635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36754.762635                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.222222                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    38.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          137                       # number of writebacks
system.cpu0.dcache.writebacks::total              137                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          395                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          395                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          119                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           18                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          514                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          514                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          514                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          514                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          373                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          221                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           80                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          594                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          594                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          594                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          594                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          223                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          223                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          113                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          113                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          336                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          336                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     12745516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12745516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      7534144                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7534144                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data       923752                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       923752                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1983442                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1983442                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     20279660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     20279660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     20279660                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     20279660                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49911000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     49911000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25269500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     25269500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     75180500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     75180500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.014676                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014676                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.018331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.088372                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.088372                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.256410                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.256410                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.015852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.015852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015852                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34170.284182                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34170.284182                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 34091.149321                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34091.149321                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 24309.263158                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24309.263158                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 24793.025000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 24793.025000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34140.841751                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34140.841751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34140.841751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34140.841751                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223816.143498                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223816.143498                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223623.893805                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223623.893805                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223751.488095                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223751.488095                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1107                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8384                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1107                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.573622                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            58645                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           58645                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        27511                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          27511                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        27511                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           27511                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        27511                       # number of overall hits
system.cpu0.icache.overall_hits::total          27511                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1258                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1258                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1258                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1258                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1258                       # number of overall misses
system.cpu0.icache.overall_misses::total         1258                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     23715473                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23715473                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     23715473                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23715473                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     23715473                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23715473                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        28769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        28769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        28769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        28769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        28769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        28769                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.043728                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.043728                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.043728                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.043728                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.043728                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.043728                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 18851.727345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18851.727345                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 18851.727345                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18851.727345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 18851.727345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18851.727345                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          151                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          151                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          151                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1107                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1107                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1107                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19260766                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19260766                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19260766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19260766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19260766                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19260766                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.038479                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.038479                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.038479                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.038479                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.038479                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.038479                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 17399.065944                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17399.065944                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 17399.065944                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17399.065944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 17399.065944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17399.065944                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1288                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     323     35.15%     35.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     31      3.37%     38.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.11%     38.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    564     61.37%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 919                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      323     47.71%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      31      4.58%     52.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.15%     52.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     322     47.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  677                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             30141594500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                9827000      0.03%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1220000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               56940000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         30209581500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.570922                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.736670                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.43%      1.54% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.20%      1.74% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  835     85.47%     87.21% # number of callpals executed
system.cpu1.kern.callpal::rdps                     62      6.35%     93.55% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.10%     93.65% # number of callpals executed
system.cpu1.kern.callpal::rti                      52      5.32%     98.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.92%     99.90% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   977                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 33                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.030303                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.482759                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         121363000     58.03%     58.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            87790500     41.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5239                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.706100                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              82071                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5239                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.665394                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.706100                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972082                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972082                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           491535                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          491535                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        62651                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          62651                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31776                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31776                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          670                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          670                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          679                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        94427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           94427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        94427                       # number of overall hits
system.cpu1.dcache.overall_hits::total          94427                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10971                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10971                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14534                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14534                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           70                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        25505                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        25505                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25505                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    372726695                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    372726695                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    296632997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    296632997                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3359000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3359000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1241025                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1241025                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    669359692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    669359692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    669359692                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    669359692                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        73622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        73622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        46310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        46310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       119932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       119932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       119932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       119932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.149018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149018                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.313842                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.313842                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.205219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.205219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.093458                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.093458                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.212662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.212662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212662                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33973.812323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33973.812323                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 20409.591097                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20409.591097                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 19416.184971                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19416.184971                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 17728.928571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17728.928571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26244.253754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26244.253754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26244.253754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26244.253754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        19182                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          891                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    13.920174                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    44.550000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3623                       # number of writebacks
system.cpu1.dcache.writebacks::total             3623                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7720                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12315                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12315                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20035                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20035                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3251                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3251                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2219                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           67                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5470                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5470                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           33                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           33                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           33                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     92863756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     92863756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     46516905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46516905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1139975                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1139975                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    139380661                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    139380661                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    139380661                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    139380661                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      7435000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      7435000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      7435000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7435000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.047916                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047916                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.136418                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136418                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.089453                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.089453                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.045609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045609                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.045609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045609                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28564.674254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28564.674254                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20963.003605                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20963.003605                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 18773.913043                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18773.913043                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 17014.552239                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17014.552239                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25480.925229                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25480.925229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25480.925229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25480.925229                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225303.030303                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225303.030303                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225303.030303                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225303.030303                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4170                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999342                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              83983                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4170                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            20.139808                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999342                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           136163                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          136163                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        61158                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          61158                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        61158                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           61158                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        61158                       # number of overall hits
system.cpu1.icache.overall_hits::total          61158                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4837                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4837                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4837                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4837                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4837                       # number of overall misses
system.cpu1.icache.overall_misses::total         4837                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    155611977                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    155611977                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    155611977                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    155611977                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    155611977                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    155611977                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        65995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        65995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        65995                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        65995                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        65995                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        65995                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.073293                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.073293                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.073293                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.073293                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.073293                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.073293                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 32171.175729                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32171.175729                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 32171.175729                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32171.175729                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 32171.175729                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32171.175729                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          665                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          665                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          665                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          665                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4172                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4172                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4172                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4172                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4172                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4172                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    125270768                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    125270768                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    125270768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    125270768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    125270768                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    125270768                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.063217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.063217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.063217                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.063217                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.063217                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.063217                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30026.550336                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30026.550336                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 30026.550336                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30026.550336                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 30026.550336                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30026.550336                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     256                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13649                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2757     36.01%     36.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.85%     36.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     31      0.40%     37.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     37.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4802     62.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7656                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2754     49.14%     49.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.16%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      31      0.55%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2753     49.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5604                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29272463000     96.25%     96.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               30582000      0.10%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               10515500      0.03%     96.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     96.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1099293000      3.61%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         30413273000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998912                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.573303                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.731975                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.11%     36.11% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     38.89% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     13.89%     52.78% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     22.22%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.78%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      2.78%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.78%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.78%     97.22% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.78%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  345      3.67%      3.72% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.11%      3.82% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7110     75.70%     79.53% # number of callpals executed
system.cpu2.kern.callpal::rdps                    396      4.22%     83.74% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.75% # number of callpals executed
system.cpu2.kern.callpal::rti                     449      4.78%     88.53% # number of callpals executed
system.cpu2.kern.callpal::callsys                  71      0.76%     89.29% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.03%     89.32% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1002     10.67%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  9392                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              793                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                349                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                348                      
system.cpu2.kern.mode_good::user                  349                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.438840                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.610333                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       31374556500     97.68%     97.68% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           743665000      2.32%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     345                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            38489                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.674072                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             931377                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            38489                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.198524                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     3.751288                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.922784                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.007327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.990084                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997410                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4232153                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4232153                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       616236                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         616236                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       305074                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        305074                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12345                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12345                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12806                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12806                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       921310                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          921310                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       921310                       # number of overall hits
system.cpu2.dcache.overall_hits::total         921310                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        46828                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        46828                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        53439                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        53439                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1502                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1502                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           76                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       100267                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        100267                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       100267                       # number of overall misses
system.cpu2.dcache.overall_misses::total       100267                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1206720011                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1206720011                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3282020871                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3282020871                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     23592000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23592000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       578005                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       578005                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4488740882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4488740882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4488740882                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4488740882                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       663064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       663064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       358513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       358513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        13847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        13847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12882                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12882                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1021577                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1021577                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1021577                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1021577                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.070624                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070624                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.149057                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.149057                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.108471                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.108471                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005900                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005900                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.098149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.098149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.098149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.098149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25769.198151                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25769.198151                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 61416.210464                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61416.210464                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 15707.057257                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15707.057257                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7605.328947                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7605.328947                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44767.878584                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44767.878584                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44767.878584                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44767.878584                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       245868                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             4542                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.132100                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20806                       # number of writebacks
system.cpu2.dcache.writebacks::total            20806                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        18120                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        18120                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        44146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        44146                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          394                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          394                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62266                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62266                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        28708                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        28708                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         9293                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9293                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38001                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38001                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38001                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38001                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          677                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          677                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1162                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1162                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1839                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1839                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    562486770                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    562486770                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    539914785                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    539914785                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     15113500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15113500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       463995                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       463995                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1102401555                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1102401555                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1102401555                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1102401555                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    111520500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    111520500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    192736500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    192736500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    304257000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    304257000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.043296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.025921                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025921                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.080017                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.080017                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.005900                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.005900                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.037198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.037198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037198                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19593.380591                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19593.380591                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 58099.083719                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58099.083719                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 13640.342960                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13640.342960                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6105.197368                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6105.197368                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29009.803821                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29009.803821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29009.803821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29009.803821                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164727.474151                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164727.474151                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165866.179002                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 165866.179002                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165446.982055                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 165446.982055                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            99614                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.998304                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             622047                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            99614                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             6.244574                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     2.155419                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.842885                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.004210                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995787                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1500868                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1500868                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       594231                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         594231                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       594231                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          594231                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       594231                       # number of overall hits
system.cpu2.icache.overall_hits::total         594231                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       106372                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       106372                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       106372                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        106372                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       106372                       # number of overall misses
system.cpu2.icache.overall_misses::total       106372                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1863761563                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1863761563                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1863761563                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1863761563                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1863761563                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1863761563                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       700603                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       700603                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       700603                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       700603                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       700603                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       700603                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.151829                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.151829                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.151829                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.151829                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.151829                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.151829                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 17521.166877                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17521.166877                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 17521.166877                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17521.166877                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 17521.166877                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17521.166877                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1675                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    23.263889                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         6708                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6708                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         6708                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6708                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         6708                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6708                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        99664                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        99664                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        99664                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        99664                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        99664                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        99664                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1568314906                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1568314906                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1568314906                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1568314906                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1568314906                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1568314906                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.142255                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.142255                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.142255                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.142255                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.142255                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.142255                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 15736.022094                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15736.022094                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 15736.022094                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15736.022094                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 15736.022094                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15736.022094                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       727                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     196     29.83%     29.83% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     31      4.72%     34.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.46%     35.01% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    427     64.99%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 657                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      196     46.12%     46.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      31      7.29%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.71%     54.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     195     45.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  425                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             30212321000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                9859000      0.03%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1651500      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               44320500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         30268152000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.456674                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.646880                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.43%      0.43% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  591     85.40%     85.84% # number of callpals executed
system.cpu3.kern.callpal::rdps                     65      9.39%     95.23% # number of callpals executed
system.cpu3.kern.callpal::rti                      33      4.77%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   692                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               36                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              663                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          460.721932                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4691                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              663                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.075415                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   460.721932                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.899848                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.899848                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           115927                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          115927                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        17453                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          17453                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         8189                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          8189                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          171                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          107                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          107                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        25642                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           25642                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        25642                       # number of overall hits
system.cpu3.dcache.overall_hits::total          25642                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1126                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1126                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1584                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1584                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           43                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2710                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2710                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2710                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2710                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     34695502                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     34695502                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    112772491                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    112772491                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       661000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       661000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1317532                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1317532                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    147467993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    147467993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    147467993                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    147467993                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        18579                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        18579                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         9773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         9773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        28352                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        28352                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        28352                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        28352                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.060606                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.060606                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.162079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.162079                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.200935                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.200935                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.370588                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.370588                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.095584                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.095584                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.095584                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.095584                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30813.056838                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30813.056838                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 71194.754419                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 71194.754419                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 15372.093023                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15372.093023                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 20913.206349                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 20913.206349                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54416.233579                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54416.233579                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54416.233579                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54416.233579                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6874                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              102                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.392157                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    31.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu3.dcache.writebacks::total              374                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          409                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          409                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1231                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1231                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            7                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1640                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1640                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          717                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          717                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          353                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1070                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1070                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           46                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           46                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           50                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           50                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     20196506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     20196506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     21254949                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21254949                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       559000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       559000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      1224468                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1224468                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     41451455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     41451455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     41451455                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     41451455                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9487000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      9487000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     10106000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10106000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.038592                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038592                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.036120                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036120                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.168224                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.168224                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.364706                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.364706                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.037740                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.037740                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.037740                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037740                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28168.069735                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28168.069735                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 60212.320113                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60212.320113                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 15527.777778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15527.777778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 19749.483871                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19749.483871                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38739.677570                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38739.677570                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38739.677570                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38739.677570                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 206239.130435                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 206239.130435                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       202120                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       202120                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1809                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12048                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1809                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             6.660033                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            36085                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           36085                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        15118                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          15118                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        15118                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           15118                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        15118                       # number of overall hits
system.cpu3.icache.overall_hits::total          15118                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2020                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2020                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2020                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2020                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2020                       # number of overall misses
system.cpu3.icache.overall_misses::total         2020                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37730962                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37730962                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37730962                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37730962                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37730962                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37730962                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        17138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        17138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        17138                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        17138                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        17138                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        17138                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.117867                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.117867                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.117867                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.117867                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.117867                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.117867                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 18678.694059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18678.694059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 18678.694059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18678.694059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 18678.694059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18678.694059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    23.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          211                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          211                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          211                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          211                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          211                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1809                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1809                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1809                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1809                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1809                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1809                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30504777                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30504777                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30504777                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30504777                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30504777                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30504777                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.105555                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.105555                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.105555                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.105555                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.105555                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.105555                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 16862.784411                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16862.784411                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 16862.784411                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16862.784411                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 16862.784411                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16862.784411                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1044                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1044                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56970                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1354                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          293                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3565776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               596000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              369000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2535000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           325694148                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3162000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            55896065                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                55756                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55756                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501804                       # Number of tag accesses
system.iocache.tags.data_accesses              501804                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          140                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              140                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        55616                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        55616                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          140                       # number of demand (read+write) misses
system.iocache.demand_misses::total               140                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          140                       # number of overall misses
system.iocache.overall_misses::total              140                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     17339870                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     17339870                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  11905986213                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  11905986213                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     17339870                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     17339870                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     17339870                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     17339870                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          140                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            140                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          140                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             140                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          140                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            140                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123856.214286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123856.214286                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214074.838410                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214074.838410                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123856.214286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123856.214286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123856.214286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123856.214286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        102621                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                14017                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.321181                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          140                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          140                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          140                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      9930000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9930000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   9013954213                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   9013954213                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      9930000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      9930000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      9930000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      9930000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70928.571429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70928.571429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162074.838410                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162074.838410                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70928.571429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70928.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70928.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70928.571429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     16590                       # number of replacements
system.l2.tags.tagsinuse                 16219.977262                       # Cycle average of tags in use
system.l2.tags.total_refs                       40359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432731                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7042.240411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       366.185086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       301.054269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        53.719345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        98.076632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       383.094526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       130.137739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       331.136341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        70.048522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   335.307449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   218.040497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   851.323512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   773.671208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2889.995333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1710.612403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   352.548265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   312.785724                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.429824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.022350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.018375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.005986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.023382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.007943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.020211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.004275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.020466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.051961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.047221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.176391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.104407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.021518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.019091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10373                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996155                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2843688                       # Number of tag accesses
system.l2.tags.data_accesses                  2843688                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         1018                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          158                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         3074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2098                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        93663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25629                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1666                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  127684                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24940                       # number of Writeback hits
system.l2.Writeback_hits::total                 24940                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   38                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5678                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         1018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3074                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        93663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          398                       # number of demand (read+write) hits
system.l2.demand_hits::total                   133362                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1018                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          166                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3074                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3859                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        93663                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29518                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1666                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          398                       # number of overall hits
system.l2.overall_hits::total                  133362                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1097                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          771                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         5952                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3028                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          143                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          166                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11371                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          167                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                377                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              130                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5678                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1097                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5952                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          347                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17049                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           89                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          148                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1097                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1055                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5952                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8218                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          143                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          347                       # number of overall misses
system.l2.overall_misses::total                 17049                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      7358000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10966250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     88653000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     67493750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    483405000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    272553000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     11139000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15476750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       957044750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       246998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       124997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       404988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       136496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       913479                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       124996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       155495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       280491                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1934250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     22651999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    486449931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     17892749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     528928929                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      7358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     12900500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     88653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     90145749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    483405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    759002931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     11139000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     33369499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1485973679                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      7358000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     12900500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     88653000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     90145749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    483405000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    759002931                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     11139000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     33369499                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1485973679                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        99615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        28657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              139055                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24940                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24940                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          170                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              415                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         9079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11356                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1107                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          314                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4914                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        99615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        37736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1809                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150411                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1107                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          314                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4914                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        99615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        37736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1809                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150411                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.080397                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.441696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.263006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.268735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.059750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.105664                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.079049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.305147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.081773                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.982353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.924051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.976471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.908434                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.967213                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.263158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.844156                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.741935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.138875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.571649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.900498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.080397                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.471338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.263006                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.214693                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.059750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.217776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.079049                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.465772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113349                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.080397                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.471338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.263006                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.214693                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.059750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.217776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.079049                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.465772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113349                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82674.157303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data        87730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 80814.038286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87540.531777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 81217.237903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 90010.898283                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 77895.104895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 93233.433735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84165.398822                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1479.029940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1712.287671                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  7499.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1644.530120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2423.021220                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2118.576271                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data        31099                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2157.623077                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 84097.826087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 79760.559859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 93728.310405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 98854.966851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93154.091053                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82674.157303                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 87165.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 80814.038286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85446.207583                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 81217.237903                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 92358.594670                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 77895.104895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96165.703170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87158.993431                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82674.157303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 87165.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 80814.038286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85446.207583                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 81217.237903                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 92358.594670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 77895.104895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96165.703170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87158.993431                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8809                       # number of writebacks
system.l2.writebacks::total                      8809                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 36                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  36                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 36                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1090                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          770                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         5952                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3028                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11335                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           377                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           59                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          130                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         5190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5678                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         5952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         5952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17013                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          223                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          677                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          904                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          113                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           33                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1162                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           46                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1354                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          336                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           33                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1839                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           50                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2258                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      5833500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9357250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     74481500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     57899000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    409044000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    234994500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      8405250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13260000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    813275000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3048106                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1345036                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       974542                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1530549                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6898233                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1054558                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       574529                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        88005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       608532                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2325624                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1647250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     19121001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    422405569                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     15646751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    458820571                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      5833500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     11004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     74481500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     77020001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    409044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    657400069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      8405250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     28906751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1272095571                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      5833500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     11004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     74481500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     77020001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    409044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    657400069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      8405250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     28906751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1272095571                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     46799500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    102042500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    149405000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23799500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      6971000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    177613500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8824500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    217208500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     70599000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      6971000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    279656000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      9387500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    366613500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.073171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.438163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.261328                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.268386                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.059750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.105664                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.069652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.301471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.081515                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.982353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.924051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.976471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908434                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.967213                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.263158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.844156                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.741935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.138875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.571649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.900498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.073171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.468153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.261328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.214489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.059750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.217776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.069652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.463087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113110                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.073171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.468153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.261328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.214489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.059750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.217776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.069652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.463087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113110                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72018.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75461.693548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68331.651376                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75193.506494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68723.790323                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77607.166446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 66708.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80853.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71749.007499                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18252.131737                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18425.150685                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18047.074074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18440.349398                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18297.700265                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17873.864407                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17954.031250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17601                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17898                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17889.415385                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 71619.565217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 67327.468310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 81388.356262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 86446.138122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80806.722614                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72018.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74860.544218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 68331.651376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73074.004744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 68723.790323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79995.141032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 66708.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 83787.684058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74771.972668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72018.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74860.544218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 68331.651376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73074.004744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 68723.790323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79995.141032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 66708.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 83787.684058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74771.972668                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209863.228700                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150727.474151                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 165271.017699                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210615.044248                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211242.424242                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152851.549053                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 191836.956522                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 160419.867061                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210116.071429                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211242.424242                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152069.603045                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       187750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 162362.046058                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               12379                       # Transaction distribution
system.membus.trans_dist::ReadResp              12373                       # Transaction distribution
system.membus.trans_dist::WriteReq               1354                       # Transaction distribution
system.membus.trans_dist::WriteResp              1354                       # Transaction distribution
system.membus.trans_dist::Writeback             64425                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        55616                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             580                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5619                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5605                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       166988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       166988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        44171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 215680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1645824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651055                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8769903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              526                       # Total snoops (count)
system.membus.snoop_fanout::samples            140385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  140385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              140385                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4232000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           623220453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56380935                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           93704571                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          68734                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        57858                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1036                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        55437                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          12294                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    22.176525                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4465                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           75                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               27543                       # DTB read hits
system.switch_cpus0.dtb.read_misses               128                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             128                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              13917                       # DTB write hits
system.switch_cpus0.dtb.write_misses               42                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             42                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               41460                       # DTB hits
system.switch_cpus0.dtb.data_misses               170                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             170                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               5946                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           5946                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  326731                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        51956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                211851                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              68734                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        16759                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           4518                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          455                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          793                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            28769                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       317787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.666645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          278683     87.69%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2968      0.93%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            4672      1.47%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3627      1.14%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            5179      1.63%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2291      0.72%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2558      0.80%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1333      0.42%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           16476      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       317787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.210369                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.648396                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           39447                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       246787                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            26219                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3158                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          2176                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2622                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           84                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        159785                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          2176                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           41569                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          71938                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       166575                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            27291                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         8238                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        148116                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2418                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           288                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            18                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       102657                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       173465                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       173431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        83064                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           19526                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         6555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          409                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29722                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        30335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        15623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10064                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5165                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            133473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         9945                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           127687                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          475                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        31042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        13723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         7459                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       317787                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.401801                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.103566                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       261827     82.39%     82.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        25869      8.14%     90.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        11499      3.62%     94.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         6584      2.07%     96.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         6165      1.94%     98.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2707      0.85%     99.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1704      0.54%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          807      0.25%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          625      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       317787                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            516     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1967     52.20%     65.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1285     34.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        79807     62.50%     62.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          320      0.25%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        29187     22.86%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        14439     11.31%     96.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3934      3.08%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        127687                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.390802                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3768                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029510                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       577404                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       174739                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       124129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        131455                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         6520                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          282                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         3097                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          2176                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          70364                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          605                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       144922                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        30335                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        15623                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         8429                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          269                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          282                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         2063                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       125434                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        27683                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         2253                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1504                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               41674                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           19515                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             13991                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.383906                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                124790                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               124129                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            62938                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            84411                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.379912                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.745614                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        31912                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1922                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       312233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.361336                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.228805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       269412     86.29%     86.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        20291      6.50%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         7507      2.40%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4808      1.54%     96.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2570      0.82%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1949      0.62%     98.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          880      0.28%     98.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          741      0.24%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         4075      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       312233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       112821                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        112821                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 36318                       # Number of memory references committed
system.switch_cpus0.commit.loads                23801                       # Number of loads committed
system.switch_cpus0.commit.membars               1072                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             17563                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           108255                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         3781                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          529      0.47%      0.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        70645     62.62%     63.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          260      0.23%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        24873     22.05%     85.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        12580     11.15%     96.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3934      3.49%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       112821                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         4075                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              452401                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             295078                       # The number of ROB writes
system.switch_cpus0.timesIdled                    545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   8944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            60505463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             112292                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               112292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.909655                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.909655                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.343683                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.343683                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          154362                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          92066                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          74861                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2860                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          83893                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        65226                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4676                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        56413                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          36209                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    64.185560                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           6700                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          198                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               86886                       # DTB read hits
system.switch_cpus1.dtb.read_misses               723                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           33737                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              50836                       # DTB write hits
system.switch_cpus1.dtb.write_misses              136                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          17942                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              137722                       # DTB hits
system.switch_cpus1.dtb.data_misses               859                       # DTB misses
system.switch_cpus1.dtb.data_acv                   28                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           51679                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              28872                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1329                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  14                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          30201                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  529797                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       146452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                478474                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              83893                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        42909                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               210774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          13148                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                 2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          545                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        64373                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          751                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            65995                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       429498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.114031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.429045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          336532     78.35%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            7931      1.85%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           12353      2.88%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8004      1.86%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           15235      3.55%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            6192      1.44%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6210      1.45%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            3663      0.85%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           33378      7.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       429498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.158349                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.903127                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          128321                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       213999                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            74363                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6839                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5976                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         5327                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          608                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        436715                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2103                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5976                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          133485                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          39726                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138680                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            75640                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        35991                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        419202                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          199                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2014                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          3306                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         20377                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       286174                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       526176                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       525884                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          234                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       217959                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           68217                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         9937                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1108                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            51218                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        87669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        54973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11554                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8628                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            383794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        12411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           366904                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          546                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        86002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        44715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9010                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       429498                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.854262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.541885                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       287239     66.88%     66.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        50336     11.72%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        30778      7.17%     85.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        23434      5.46%     91.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        18627      4.34%     95.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         9287      2.16%     97.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         6044      1.41%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2521      0.59%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1232      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       429498                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            834      8.47%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5770     58.57%     67.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3247     32.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       217357     59.24%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          401      0.11%     59.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           53      0.01%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        90537     24.68%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        52109     14.20%     98.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6438      1.75%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        366904                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.692537                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               9851                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026849                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1172838                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       482131                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       349880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          866                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          493                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          384                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        376290                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            459                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5935                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        19498                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          441                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         7825                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         7468                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5976                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16968                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7924                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       403565                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1828                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        87669                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        54973                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10535                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          441                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1859                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         5860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       361785                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        87792                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5120                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7360                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              138878                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           51576                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             51086                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.682875                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                352364                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               350264                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           174983                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           228265                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.661129                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.766578                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        87154                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5366                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       414635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.759888                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.812994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       308014     74.29%     74.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        49015     11.82%     86.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        16113      3.89%     89.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         9148      2.21%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         7518      1.81%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3983      0.96%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3922      0.95%     95.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2504      0.60%     96.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        14418      3.48%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       414635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       315076                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        315076                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                115319                       # Number of memory references committed
system.switch_cpus1.commit.loads                68171                       # Number of loads committed
system.switch_cpus1.commit.membars               1252                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             44953                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               349                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           304314                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4425                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         4875      1.55%      1.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       186506     59.19%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          355      0.11%     60.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        69423     22.03%     82.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        47430     15.05%     97.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6438      2.04%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       315076                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        14418                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              798372                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             819379                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 100299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            59887821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             310207                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               310207                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.707882                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.707882                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.585520                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.585520                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          471215                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         249478                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              202                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             165                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          74376                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4830                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        1185479                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       957159                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        48852                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       829243                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         327045                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    39.438982                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          91889                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2917                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              722640                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6745                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   71                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          139417                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             397862                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1591                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  34                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          72891                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             1120502                       # DTB hits
system.switch_cpus2.dtb.data_misses              8336                       # DTB misses
system.switch_cpus2.dtb.data_acv                  105                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          212308                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             232324                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3982                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 177                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         236306                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 6293477                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      2571538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               5302792                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1185479                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       418934                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2787526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         138876                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                69                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         4093                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        79726                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        40258                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           700605                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        34410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      5552780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.954980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.321839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4571435     82.33%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           78220      1.41%     83.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          114134      2.06%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           73671      1.33%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142318      2.56%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           61570      1.11%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           76135      1.37%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           41017      0.74%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          394280      7.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      5552780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.188366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.842585                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2253936                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2426330                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           739288                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        71870                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         61356                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        65095                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         8201                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       4469807                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        25942                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         61356                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2306653                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         687971                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1462741                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           757227                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       276832                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       4248629                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3767                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         17432                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         10883                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        127171                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      2975410                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5228662                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5217038                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        10421                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      2360254                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          615148                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       126689                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16325                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           526668                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       775115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       425861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       141886                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        73171                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           3840443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       154084                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          3673602                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         4515                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       777645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       378925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       107029                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      5552780                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.661579                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.398656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      4082150     73.52%     73.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       581626     10.47%     83.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       296672      5.34%     89.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       219538      3.95%     93.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       177022      3.19%     96.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        96905      1.75%     98.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        59643      1.07%     99.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        24245      0.44%     99.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        14979      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      5552780                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           9665     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         47895     54.49%     65.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        30334     34.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         1359      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      2406532     65.51%     65.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10276      0.28%     65.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     65.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         4693      0.13%     65.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            6      0.00%     65.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         1955      0.05%     66.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     66.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          652      0.02%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       770962     20.99%     87.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       405955     11.05%     98.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        71211      1.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       3673602                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.583716                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              87894                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.023926                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     12954940                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      4755745                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      3538720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        37453                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        19502                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        18084                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       3740835                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          19302                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30317                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       159378                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        52855                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          898                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        20458                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         61356                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         448825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       200916                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      4096352                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       775115                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       425861                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       126808                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       196596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        18712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        39708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        58420                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      3619574                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       733616                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        54028                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               101825                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1134243                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          542489                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            400627                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.575131                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               3575872                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              3556804                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          1747218                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2287269                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565157                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.763888                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       796326                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        47055                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        54419                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      5409989                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.607977                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.600350                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      4227947     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       545140     10.08%     88.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       212247      3.92%     92.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       111146      2.05%     94.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        75032      1.39%     95.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        43987      0.81%     96.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        30964      0.57%     96.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        27976      0.52%     97.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       135550      2.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      5409989                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      3289151                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       3289151                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                988741                       # Number of memory references committed
system.switch_cpus2.commit.loads               615735                       # Number of loads committed
system.switch_cpus2.commit.membars              22279                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            486108                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             17878                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          3139147                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        60340                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        73638      2.24%      2.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2115002     64.30%     66.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         9907      0.30%     66.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     66.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         4611      0.14%     66.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            5      0.00%     66.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         1949      0.06%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     67.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          652      0.02%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       638014     19.40%     86.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       374161     11.38%     97.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        71211      2.17%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      3289151                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       135550                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             9304478                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            8314285                       # The number of ROB writes
system.switch_cpus2.timesIdled                  58216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 740697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            54533130                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            3216872                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              3216872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.956396                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.956396                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.511144                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.511144                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4694584                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2624576                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            10192                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            9975                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         181391                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         63280                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          22616                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        16335                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1620                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        15835                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           8664                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    54.714241                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2359                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          128                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               19671                       # DTB read hits
system.switch_cpus3.dtb.read_misses               143                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             163                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              11120                       # DTB write hits
system.switch_cpus3.dtb.write_misses               50                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             50                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               30791                       # DTB hits
system.switch_cpus3.dtb.data_misses               193                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             213                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1415                       # ITB hits
system.switch_cpus3.itb.fetch_misses              779                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           2194                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  188053                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        50447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                122889                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              22616                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        11023                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                64845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4980                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          455                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        52565                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          836                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            17138                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       171653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.715915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.028292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          148317     86.41%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1862      1.08%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            2764      1.61%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1821      1.06%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            3962      2.31%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1600      0.93%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1471      0.86%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1486      0.87%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            8370      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       171653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.120264                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.653481                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           45981                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       102551                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            19621                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1262                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          2238                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1449                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        113253                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          2238                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           47629                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16297                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        76278                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            19215                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9996                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        107947                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           222                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents            55                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          5527                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        74275                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       130137                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       130036                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        54713                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           19562                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4252                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          253                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            16111                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        21903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        12513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3922                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2344                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             96193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         6134                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            90235                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          216                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        26653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        12328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       171653                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.525683                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.229175                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       132893     77.42%     77.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        16803      9.79%     87.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         8144      4.74%     91.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         5305      3.09%     95.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         4322      2.52%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2251      1.31%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1149      0.67%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          496      0.29%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          290      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       171653                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             99      4.66%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1251     58.90%     63.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          774     36.44%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        54759     60.68%     60.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          270      0.30%     60.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           15      0.02%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        20724     22.97%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        11492     12.74%     96.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         2975      3.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         90235                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.479838                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2124                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023539                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       354149                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       129001                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        86899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          314                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          155                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         92190                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            169                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          841                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         6009                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2491                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          111                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          2238                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13392                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2618                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       103694                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        21903                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        12513                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5621                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            64                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         2532                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2256                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        88455                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        19836                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1780                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 1367                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               31049                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           12403                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             11213                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.470373                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 87546                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                87044                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            40918                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            54493                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.462870                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.750885                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        27434                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2095                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       166927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.456331                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.321378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       136653     81.86%     81.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        14833      8.89%     90.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         4984      2.99%     93.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3652      2.19%     95.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2019      1.21%     97.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1274      0.76%     97.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          768      0.46%     98.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          589      0.35%     98.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         2155      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       166927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        76174                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         76174                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 25916                       # Number of memory references committed
system.switch_cpus3.commit.loads                15894                       # Number of loads committed
system.switch_cpus3.commit.membars                348                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             10640                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            73166                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1575                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          500      0.66%      0.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        46186     60.63%     61.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          233      0.31%     61.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        16242     21.32%     82.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        10027     13.16%     96.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         2975      3.91%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        76174                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         2155                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              267892                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             211938                       # The number of ROB writes
system.switch_cpus3.timesIdled                    985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  16400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            60348251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              75674                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                75674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.485041                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.485041                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.402408                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.402408                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          112287                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          63618                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          72168                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1963                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             142137                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            141992                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1354                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1354                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            24940                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        55677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             629                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            913                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11463                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       199277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       101505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                333904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        70848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        29465                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       267008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       546568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6375232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3750642                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       115776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        71900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11227439                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58307                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           236485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.236028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 180668     76.40%     76.40% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  55817     23.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             236485                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          115952497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1679734                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1115646                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6474732                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8442054                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         150677841                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          60811844                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2743723                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1646577                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.815944                       # Number of seconds simulated
sim_ticks                                815943884500                       # Number of ticks simulated
final_tick                               3109065481000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 507120                       # Simulator instruction rate (inst/s)
host_op_rate                                   507120                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82026043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 798576                       # Number of bytes of host memory used
host_seconds                                  9947.38                       # Real time elapsed on the host
sim_insts                                  5044513653                       # Number of instructions simulated
sim_ops                                    5044513653                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      6180672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    141054336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      5810560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    149182592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      7078144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    134820224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      6287552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    160094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          610508800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      6180672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      5810560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      7078144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      6287552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      25356928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    444060288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       444060288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        96573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2203974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        90790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2330978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       110596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2106566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        98243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      2501480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9539200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6938442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6938442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      7574874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    172872594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      7121274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    182834377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8674793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    165232226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      7705863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    196208003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             748224004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      7574874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      7121274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8674793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      7705863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31076804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       544228955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            544228955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       544228955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      7574874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    172872594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      7121274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    182834377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8674793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    165232226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      7705863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    196208003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1292452959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9539198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7055754                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9539198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7055754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              610372672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  136000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               446182976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               610508672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            451568256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 84147                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        26055                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            593294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            581009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            612318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            645728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            590220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            614869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            596148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            616209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            599555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            578171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           588942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           580050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           573249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           617369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           587021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           562921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            427342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            430077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            431222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            458545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            412957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            458447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            423530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            453241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            440686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            437377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           441262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           436371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           414870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           442127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           430241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           433314                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1147                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  815943875500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9539198                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7055754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3920030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2520583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1428643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  846946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  413633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  210681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  105726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   51314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   22546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  43339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 238511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 392351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 431233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 453374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 464577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 471225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 476951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 491081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 492028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 494601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 492264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 457762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 448770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 434195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4843                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5999478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.107919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.410545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.314781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2948434     49.14%     49.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1741183     29.02%     78.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       603011     10.05%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       273620      4.56%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       151386      2.52%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        78646      1.31%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54506      0.91%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        29926      0.50%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118766      1.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5999478                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       424483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.467503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.458655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          83167     19.59%     19.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        285307     67.21%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         45342     10.68%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7481      1.76%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1944      0.46%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           654      0.15%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          247      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          141      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           86      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           71      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        424483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       424483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.423765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.870889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        424180     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            55      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            15      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             9      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            12      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            7      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           13      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           11      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           33      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           21      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           15      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        424483                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 296174265984                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            474994384734                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                47685365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31055.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49805.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       748.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    748.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    553.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6488975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4020229                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49168.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23122857240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12616638375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37985750400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            22961892960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          55373029920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         304319764395                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         241722477750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           698102411040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            823.444951                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 373244140640                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   27246180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  415454469360                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22393014840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12218410875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36706932600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            22838850720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          55373029920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         303984594135                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         242016486750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           695531319840                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            820.412227                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 373412917576                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   27246180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  415285167674                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1813                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    197638                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   15945     35.62%     35.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    835      1.87%     37.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1562      3.49%     40.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  26422     59.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               44764                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    15945     48.26%     48.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     835      2.53%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1562      4.73%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   14698     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                33040                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            805157281500     98.71%     98.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              458301500      0.06%     98.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              963689000      0.12%     98.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             9139991000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        815719263000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.556279                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.738093                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         8      4.44%      4.44% # number of syscalls executed
system.cpu0.kern.syscall::4                         3      1.67%      6.11% # number of syscalls executed
system.cpu0.kern.syscall::74                      127     70.56%     76.67% # number of syscalls executed
system.cpu0.kern.syscall::75                       42     23.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   180                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  841      1.05%      1.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3025      3.78%      4.82% # number of callpals executed
system.cpu0.kern.callpal::tbi                       7      0.01%      4.83% # number of callpals executed
system.cpu0.kern.callpal::swpipl                37507     46.81%     51.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2651      3.31%     54.95% # number of callpals executed
system.cpu0.kern.callpal::rti                    4913      6.13%     61.08% # number of callpals executed
system.cpu0.kern.callpal::callsys                1042      1.30%     62.38% # number of callpals executed
system.cpu0.kern.callpal::imb                       7      0.01%     62.39% # number of callpals executed
system.cpu0.kern.callpal::rdunique              30139     37.61%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 80132                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7937                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3094                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3094                      
system.cpu0.kern.mode_good::user                 3094                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.389820                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.560965                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      538415828000     63.63%     63.63% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        307814832500     36.37%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3025                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          4942997                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.897925                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          226776124                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4942997                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.878265                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.897925                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.976363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1008785687                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1008785687                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    181951749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      181951749                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     44648430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      44648430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        58753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        58753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        55105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55105                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    226600179                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226600179                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    226600179                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226600179                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      9516534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9516534                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     14688857                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14688857                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        18550                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18550                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        12938                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        12938                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     24205391                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24205391                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     24205391                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24205391                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 306670517318                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 306670517318                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 1158488934637                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1158488934637                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    549651238                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    549651238                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    101984817                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    101984817                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       544003                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       544003                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1465159451955                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1465159451955                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1465159451955                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1465159451955                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    191468283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    191468283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     59337287                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     59337287                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        77303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        77303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        68043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        68043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    250805570                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250805570                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    250805570                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250805570                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.049703                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049703                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.247549                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.247549                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.239965                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.239965                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.190144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.190144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.096511                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096511                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.096511                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096511                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32225.021979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32225.021979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78868.555575                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78868.555575                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 29630.794501                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29630.794501                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7882.579765                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7882.579765                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60530.294758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60530.294758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60530.294758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60530.294758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18514316                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       100065                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           462520                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1409                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.029223                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.018453                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      3136278                       # number of writebacks
system.cpu0.dcache.writebacks::total          3136278                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      5780149                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5780149                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     13439438                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13439438                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3446                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3446                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     19219587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19219587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     19219587                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19219587                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      3736385                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3736385                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1249419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1249419                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        15104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        15104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        12892                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        12892                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4985804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4985804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4985804                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4985804                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          122                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          122                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         3403                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3403                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         3525                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         3525                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 134407976810                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 134407976810                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 121522169653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 121522169653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    361288944                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    361288944                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     82698183                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     82698183                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       480997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       480997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 255930146463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 255930146463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 255930146463                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 255930146463                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     23474000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     23474000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    748804510                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    748804510                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    772278510                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    772278510                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.019514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.021056                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021056                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.195387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.195387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.189468                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.189468                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.019879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.019879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35972.732149                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35972.732149                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 97262.943539                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97262.943539                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 23920.083686                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23920.083686                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6414.689963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6414.689963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51331.770455                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51331.770455                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51331.770455                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51331.770455                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 192409.836066                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 192409.836066                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 220042.465472                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220042.465472                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 219086.102128                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 219086.102128                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           536159                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.857358                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          136073149                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           536159                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           253.792530                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.857358                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999721                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999721                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        273848321                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       273848321                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    136075653                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      136075653                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    136075653                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       136075653                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    136075653                       # number of overall hits
system.cpu0.icache.overall_hits::total      136075653                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       580325                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       580325                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       580325                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        580325                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       580325                       # number of overall misses
system.cpu0.icache.overall_misses::total       580325                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  18215942593                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18215942593                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  18215942593                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18215942593                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  18215942593                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18215942593                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    136655978                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    136655978                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    136655978                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    136655978                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    136655978                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    136655978                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004247                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004247                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004247                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004247                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004247                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004247                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 31389.208793                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31389.208793                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 31389.208793                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31389.208793                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 31389.208793                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31389.208793                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13923                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              371                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.528302                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        43960                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43960                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        43960                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43960                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        43960                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43960                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       536365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       536365                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       536365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       536365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       536365                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       536365                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  15804403243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15804403243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  15804403243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15804403243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  15804403243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15804403243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.003925                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003925                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.003925                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003925                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 29465.761642                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29465.761642                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 29465.761642                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29465.761642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 29465.761642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29465.761642                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1732                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    227890                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   20237     37.72%     37.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    835      1.56%     39.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1586      2.96%     42.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  30989     57.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               53647                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    20237     48.50%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     835      2.00%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1586      3.80%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   19070     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                41728                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            804968089000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              452233500      0.06%     98.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1014634500      0.12%     98.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             9436112000      1.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        815871069000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.615380                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.777825                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         9      2.83%      2.83% # number of syscalls executed
system.cpu1.kern.syscall::4                         5      1.57%      4.40% # number of syscalls executed
system.cpu1.kern.syscall::17                        9      2.83%      7.23% # number of syscalls executed
system.cpu1.kern.syscall::71                        3      0.94%      8.18% # number of syscalls executed
system.cpu1.kern.syscall::73                        1      0.31%      8.49% # number of syscalls executed
system.cpu1.kern.syscall::74                      249     78.30%     86.79% # number of syscalls executed
system.cpu1.kern.syscall::75                       42     13.21%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   318                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1420      1.51%      1.51% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 4277      4.53%      6.04% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.01%      6.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                45646     48.40%     54.45% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3034      3.22%     57.67% # number of callpals executed
system.cpu1.kern.callpal::rti                    5668      6.01%     63.68% # number of callpals executed
system.cpu1.kern.callpal::callsys                1204      1.28%     64.95% # number of callpals executed
system.cpu1.kern.callpal::imb                       9      0.01%     64.96% # number of callpals executed
system.cpu1.kern.callpal::rdunique              33044     35.04%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 94311                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             7122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               3893                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2823                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4404                      
system.cpu1.kern.mode_good::user                 3893                      
system.cpu1.kern.mode_good::idle                  511                      
system.cpu1.kern.mode_switch_good::kernel     0.618366                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.181013                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.636508                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       23625202000      2.80%      2.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        312241561000     36.94%     39.74% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        509361884500     60.26%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    4277                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          5155152                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.502948                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          229620005                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5155152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.541850                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.502948                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.973639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1024404856                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1024404856                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    183778654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      183778654                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     45657393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      45657393                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        74596                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        74596                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        70045                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70045                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    229436047                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       229436047                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    229436047                       # number of overall hits
system.cpu1.dcache.overall_hits::total      229436047                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     10065203                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10065203                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     15115603                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     15115603                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        22547                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        22547                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        15832                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        15832                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     25180806                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      25180806                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     25180806                       # number of overall misses
system.cpu1.dcache.overall_misses::total     25180806                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 338294141006                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 338294141006                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 1210364163419                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1210364163419                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    549824494                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    549824494                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data    123468095                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    123468095                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       681004                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       681004                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 1548658304425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1548658304425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 1548658304425                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1548658304425                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    193843857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    193843857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     60772996                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     60772996                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        97143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        97143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        85877                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        85877                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    254616853                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    254616853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    254616853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    254616853                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.051924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.051924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.248722                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248722                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.232101                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.232101                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.184357                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.184357                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.098897                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.098897                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.098897                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.098897                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33610.265089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33610.265089                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80073.825928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80073.825928                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 24385.705149                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24385.705149                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7798.641675                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7798.641675                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 61501.538292                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61501.538292                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 61501.538292                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61501.538292                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23429683                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93331                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           530011                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1417                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.206032                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.865208                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      3244301                       # number of writebacks
system.cpu1.dcache.writebacks::total          3244301                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      6185910                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6185910                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data     13784620                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     13784620                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3881                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3881                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     19970530                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     19970530                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     19970530                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     19970530                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      3879293                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3879293                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1330983                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1330983                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data        18666                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        18666                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data        15778                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        15778                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      5210276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5210276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      5210276                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5210276                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         3883                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3883                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         3923                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3923                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 140907837487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 140907837487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 129003121901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 129003121901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    350267441                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    350267441                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     99860905                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     99860905                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       608996                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       608996                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 269910959388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 269910959388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 269910959388                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 269910959388                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      6206500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6206500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    861226007                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    861226007                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    867432507                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    867432507                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.020012                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020012                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.021901                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021901                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.192150                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.192150                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.183728                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.183728                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.020463                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020463                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.020463                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020463                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36323.071623                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36323.071623                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 96923.192784                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96923.192784                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 18764.997375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18764.997375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6329.123146                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6329.123146                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51803.581881                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51803.581881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51803.581881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51803.581881                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 155162.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155162.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 221793.975534                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221793.975534                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 221114.582462                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 221114.582462                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           619797                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.792998                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          137632646                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           619797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           222.060846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.792998                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999596                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999596                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        277306093                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       277306093                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    137676150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      137676150                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    137676150                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       137676150                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    137676150                       # number of overall hits
system.cpu1.icache.overall_hits::total      137676150                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       666885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       666885                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       666885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        666885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       666885                       # number of overall misses
system.cpu1.icache.overall_misses::total       666885                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  18792579717                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  18792579717                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  18792579717                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  18792579717                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  18792579717                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  18792579717                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    138343035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    138343035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    138343035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    138343035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    138343035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    138343035                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004821                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004821                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004821                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004821                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004821                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004821                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 28179.640743                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28179.640743                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 28179.640743                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28179.640743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 28179.640743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28179.640743                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        11902                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              293                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.621160                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        46862                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        46862                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        46862                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        46862                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        46862                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        46862                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       620023                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       620023                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       620023                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       620023                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       620023                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       620023                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  16288946522                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  16288946522                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  16288946522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  16288946522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  16288946522                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  16288946522                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004482                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004482                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004482                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004482                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 26271.519802                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26271.519802                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 26271.519802                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26271.519802                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 26271.519802                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26271.519802                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2076                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    730013                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   24999     37.22%     37.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    200      0.30%     37.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    835      1.24%     38.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1794      2.67%     41.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  39336     58.57%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               67164                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    24999     47.92%     47.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     200      0.38%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     835      1.60%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1794      3.44%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   24336     46.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                52164                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            802240583000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              117167000      0.01%     98.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              449806000      0.06%     98.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1023110000      0.13%     98.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            12100016000      1.48%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        815930682000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.618670                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.776666                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        10      2.53%      2.53% # number of syscalls executed
system.cpu2.kern.syscall::4                         7      1.77%      4.30% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      1.27%      5.57% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.25%      5.82% # number of syscalls executed
system.cpu2.kern.syscall::71                       37      9.37%     15.19% # number of syscalls executed
system.cpu2.kern.syscall::73                       16      4.05%     19.24% # number of syscalls executed
system.cpu2.kern.syscall::74                      176     44.56%     63.80% # number of syscalls executed
system.cpu2.kern.syscall::75                      143     36.20%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   395                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1431      1.30%      1.30% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 3659      3.32%      4.62% # number of callpals executed
system.cpu2.kern.callpal::tbi                      11      0.01%      4.63% # number of callpals executed
system.cpu2.kern.callpal::swpipl                59002     53.60%     58.23% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3660      3.32%     61.56% # number of callpals executed
system.cpu2.kern.callpal::rti                    5802      5.27%     66.83% # number of callpals executed
system.cpu2.kern.callpal::callsys                1431      1.30%     68.13% # number of callpals executed
system.cpu2.kern.callpal::imb                      11      0.01%     68.14% # number of callpals executed
system.cpu2.kern.callpal::rdunique              35073     31.86%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                110080                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             9461                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               4077                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               4077                      
system.cpu2.kern.mode_good::user                 4077                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.430927                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.602305                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      469040426000     57.49%     57.49% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        346890256000     42.51%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    3659                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          5496822                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          502.974801                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          239155835                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5496822                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            43.508019                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   502.974801                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.982373                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982373                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1056573983                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1056573983                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    186731151                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      186731151                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     52193908                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      52193908                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        99546                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        99546                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        97139                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        97139                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    238925059                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       238925059                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    238925059                       # number of overall hits
system.cpu2.dcache.overall_hits::total      238925059                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      9755823                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9755823                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     13840001                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     13840001                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        24960                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        24960                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        15087                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        15087                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     23595824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23595824                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     23595824                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23595824                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 307799473787                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 307799473787                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1108362432923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1108362432923                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    646878568                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    646878568                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    122108716                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    122108716                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       696501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       696501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1416161906710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1416161906710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1416161906710                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1416161906710                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    196486974                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    196486974                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     66033909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     66033909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       124506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       124506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       112226                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       112226                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    262520883                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    262520883                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    262520883                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    262520883                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.049651                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.049651                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.209589                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.209589                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.200472                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.200472                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.134434                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.134434                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.089882                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.089882                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.089882                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.089882                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31550.333968                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31550.333968                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80083.985032                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80083.985032                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 25916.609295                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25916.609295                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8093.637966                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8093.637966                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60017.480496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60017.480496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60017.480496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60017.480496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     20106234                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       109012                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           461593                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1757                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    43.558360                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    62.044394                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3787501                       # number of writebacks
system.cpu2.dcache.writebacks::total          3787501                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      5433536                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5433536                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     12615163                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     12615163                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4609                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4609                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     18048699                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     18048699                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     18048699                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     18048699                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      4322287                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4322287                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1224838                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1224838                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        20351                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        20351                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        15035                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        15035                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      5547125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5547125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      5547125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5547125                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1896                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1896                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         6455                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         6455                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         8351                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         8351                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 136862094920                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 136862094920                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 118598040253                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 118598040253                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    428524811                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    428524811                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     99617284                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     99617284                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       621999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       621999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 255460135173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 255460135173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 255460135173                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 255460135173                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    314238000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    314238000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1280440013                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1280440013                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data   1594678013                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1594678013                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.021998                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021998                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.018549                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.018549                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.163454                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.163454                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.133971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.133971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.021130                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021130                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.021130                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021130                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 31664.277481                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 31664.277481                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 96827.531684                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 96827.531684                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 21056.695543                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21056.695543                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6625.692318                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6625.692318                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 46052.709318                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46052.709318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 46052.709318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46052.709318                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165737.341772                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165737.341772                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 198364.060883                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 198364.060883                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 190956.533709                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 190956.533709                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           701820                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.829803                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          150944218                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           701820                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           215.075401                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.829803                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        304348103                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       304348103                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    151068187                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      151068187                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    151068187                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       151068187                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    151068187                       # number of overall hits
system.cpu2.icache.overall_hits::total      151068187                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       754834                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       754834                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       754834                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        754834                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       754834                       # number of overall misses
system.cpu2.icache.overall_misses::total       754834                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  21650375916                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  21650375916                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  21650375916                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  21650375916                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  21650375916                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  21650375916                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    151823021                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    151823021                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    151823021                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    151823021                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    151823021                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    151823021                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.004972                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004972                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.004972                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004972                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.004972                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004972                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 28682.300898                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28682.300898                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 28682.300898                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28682.300898                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 28682.300898                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28682.300898                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        13407                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              359                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.345404                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        52775                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        52775                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        52775                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        52775                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        52775                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        52775                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       702059                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       702059                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       702059                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       702059                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       702059                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       702059                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  18800960275                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  18800960275                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  18800960275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  18800960275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  18800960275                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  18800960275                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.004624                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004624                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.004624                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004624                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 26779.743975                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26779.743975                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 26779.743975                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26779.743975                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 26779.743975                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26779.743975                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1589                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    274072                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   26789     37.83%     37.83% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    835      1.18%     39.01% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2030      2.87%     41.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  41153     58.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               70807                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    26789     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     835      1.49%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2030      3.62%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   26350     47.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                56004                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            802639279000     98.37%     98.37% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              455785000      0.06%     98.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1049074000      0.13%     98.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            11799444500      1.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        815943582500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.640294                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.790939                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         7      1.31%      1.31% # number of syscalls executed
system.cpu3.kern.syscall::4                         5      0.93%      2.24% # number of syscalls executed
system.cpu3.kern.syscall::17                       19      3.55%      5.79% # number of syscalls executed
system.cpu3.kern.syscall::71                       11      2.06%      7.85% # number of syscalls executed
system.cpu3.kern.syscall::73                        8      1.50%      9.35% # number of syscalls executed
system.cpu3.kern.syscall::74                      445     83.18%     92.52% # number of syscalls executed
system.cpu3.kern.syscall::75                       40      7.48%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   535                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 2006      1.62%      1.62% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 5570      4.49%      6.10% # number of callpals executed
system.cpu3.kern.callpal::tbi                      10      0.01%      6.11% # number of callpals executed
system.cpu3.kern.callpal::swpipl                61273     49.36%     55.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3195      2.57%     58.04% # number of callpals executed
system.cpu3.kern.callpal::rti                    7336      5.91%     63.95% # number of callpals executed
system.cpu3.kern.callpal::callsys                2404      1.94%     65.89% # number of callpals executed
system.cpu3.kern.callpal::imb                      10      0.01%     65.90% # number of callpals executed
system.cpu3.kern.callpal::rdunique              42335     34.10%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                124139                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            12906                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               5728                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               5728                      
system.cpu3.kern.mode_good::user                 5728                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.443825                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.614790                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      520144140500     61.43%     61.43% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        326567189500     38.57%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    5570                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          5481033                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          502.465776                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          239536885                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5481033                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.702872                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   502.465776                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.981378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1071359341                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1071359341                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    191479689                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      191479689                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     47797734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      47797734                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       102419                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       102419                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        99325                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        99325                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    239277423                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       239277423                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    239277423                       # number of overall hits
system.cpu3.dcache.overall_hits::total      239277423                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     10625066                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10625066                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     16304941                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     16304941                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        29300                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        29300                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        17752                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        17752                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     26930007                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      26930007                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     26930007                       # number of overall misses
system.cpu3.dcache.overall_misses::total     26930007                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 355113422351                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 355113422351                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 1282282777121                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 1282282777121                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    745443125                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    745443125                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    137966828                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    137966828                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       751004                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       751004                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 1637396199472                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1637396199472                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 1637396199472                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1637396199472                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    202104755                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    202104755                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     64102675                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     64102675                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       131719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       131719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       117077                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       117077                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    266207430                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    266207430                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    266207430                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    266207430                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.052572                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.052572                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.254357                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.254357                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.222443                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.222443                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.151627                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.151627                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.101162                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.101162                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.101162                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.101162                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33422.232140                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33422.232140                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78643.815830                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78643.815830                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 25441.744881                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25441.744881                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7771.903335                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7771.903335                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 60801.922535                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60801.922535                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 60801.922535                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60801.922535                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     26343175                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        98704                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           575614                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1583                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.765348                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    62.352495                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      3505711                       # number of writebacks
system.cpu3.dcache.writebacks::total          3505711                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      6558387                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6558387                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     14832240                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     14832240                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         5555                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         5555                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     21390627                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     21390627                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     21390627                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     21390627                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      4066679                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4066679                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1472701                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1472701                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        23745                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        23745                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        17695                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        17695                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      5539380                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5539380                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      5539380                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5539380                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           92                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           92                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         4503                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4503                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         4595                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4595                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 147450113660                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 147450113660                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data 140060306184                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 140060306184                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    484466497                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    484466497                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    111499172                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    111499172                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       659496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       659496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 287510419844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 287510419844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 287510419844                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 287510419844                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     14283001                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     14283001                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    989164008                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    989164008                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data   1003447009                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total   1003447009                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.020122                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020122                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.022974                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022974                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.180270                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.180270                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.151140                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.151140                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.020809                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020809                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.020809                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020809                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 36258.114707                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36258.114707                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 95104.373654                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95104.373654                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 20402.884692                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20402.884692                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6301.168240                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6301.168240                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 51902.996336                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 51902.996336                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 51902.996336                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 51902.996336                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 155250.010870                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155250.010870                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 219667.778814                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 219667.778814                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 218378.021545                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 218378.021545                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           802462                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.841471                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          143798574                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           802462                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           179.196740                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.841471                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999690                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        290433152                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       290433152                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    143954337                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      143954337                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    143954337                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       143954337                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    143954337                       # number of overall hits
system.cpu3.icache.overall_hits::total      143954337                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       860848                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       860848                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       860848                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        860848                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       860848                       # number of overall misses
system.cpu3.icache.overall_misses::total       860848                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  22002564705                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  22002564705                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  22002564705                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  22002564705                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  22002564705                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  22002564705                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    144815185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    144815185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    144815185                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    144815185                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    144815185                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    144815185                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005944                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005944                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005944                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005944                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005944                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005944                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 25559.175029                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25559.175029                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 25559.175029                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25559.175029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 25559.175029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25559.175029                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        13966                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              354                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.451977                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        58066                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        58066                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        58066                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        58066                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        58066                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        58066                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       802782                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       802782                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       802782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       802782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       802782                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       802782                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  19026720189                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  19026720189                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  19026720189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  19026720189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  19026720189                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  19026720189                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.005543                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005543                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.005543                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005543                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.005543                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005543                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 23700.980078                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23700.980078                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 23700.980078                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23700.980078                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 23700.980078                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23700.980078                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2456                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2456                       # Transaction distribution
system.iobus.trans_dist::WriteReq              135556                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18244                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       117312                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        30666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         9600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        40788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  276024                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       122664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         5400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       129557                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7510416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7510416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7639973                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             30466000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               264000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              106000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             7800000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           685158037                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            22544000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           117925364                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               117618                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117618                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1058562                       # Number of tag accesses
system.iocache.tags.data_accesses             1058562                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          306                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              306                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       117312                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       117312                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          306                       # number of demand (read+write) misses
system.iocache.demand_misses::total               306                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          306                       # number of overall misses
system.iocache.overall_misses::total              306                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     38154112                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     38154112                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  26923735561                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  26923735561                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     38154112                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     38154112                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     38154112                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     38154112                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          306                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            306                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       117312                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       117312                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          306                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             306                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          306                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            306                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124686.640523                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124686.640523                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 229505.383601                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 229505.383601                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124686.640523                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124686.640523                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124686.640523                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124686.640523                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        279298                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                40259                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.937529                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          306                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       117312                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       117312                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          306                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          306                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          306                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21865488                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21865488                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  20822160913                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  20822160913                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21865488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21865488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21865488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21865488                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71455.843137                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71455.843137                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 177493.870303                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 177493.870303                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71455.843137                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71455.843137                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71455.843137                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71455.843137                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9570813                       # number of replacements
system.l2.tags.tagsinuse                 16215.514331                       # Cycle average of tags in use
system.l2.tags.total_refs                    22916166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9570813                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.394380                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8430.706130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        15.658498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        11.323037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.439676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.278035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         8.686367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.182179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        15.128462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.684987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   261.330966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1417.183026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   231.379649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1627.932543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   578.083574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1458.303933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   309.006783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1845.206486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.514569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.015950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.086498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.014122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.099361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.035283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.089008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.018860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.112622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12098                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993347                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 613309476                       # Number of tag accesses
system.l2.tags.data_accesses                613309476                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       427418                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      2685876                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       516151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      2750259                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       579630                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      3318578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       690807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      2884279                       # number of ReadReq hits
system.l2.ReadReq_hits::total                13852998                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         13673789                       # number of Writeback hits
system.l2.Writeback_hits::total              13673789                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         2251                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         2299                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         2233                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         2750                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9533                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          926                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         1039                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          875                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         1105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3945                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        41255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        56910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        57081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        75256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                230502                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       427418                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2727131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       516151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2807169                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       579630                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      3375659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       690807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2959535                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14083500                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       427418                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2727131                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       516151                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2807169                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       579630                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      3375659                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       690807                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2959535                       # number of overall hits
system.l2.overall_hits::total                14083500                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       108631                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      1024187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst       103496                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      1091274                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       122054                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       972583                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       111485                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      1144001                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4677711                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         3738                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3540                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         5437                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         5779                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18494                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1401                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         1693                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         1802                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         1912                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6808                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1185813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      1246240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1139737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      1364137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4935927                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       108631                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2210000                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       103496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2337514                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       122054                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2112320                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       111485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      2508138                       # number of demand (read+write) misses
system.l2.demand_misses::total                9613638                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       108631                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2210000                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       103496                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2337514                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       122054                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2112320                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       111485                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      2508138                       # number of overall misses
system.l2.overall_misses::total               9613638                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  10744802999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 102237473427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst  10210247843                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 107812388639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  11974085361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  97471710483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  10925474045                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 112835305407                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    464211488204                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     22149392                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     17458514                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     23258848                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     26639757                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     89506511                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      4854860                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      5500346                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      5003356                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      5634333                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     20992895                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data 119569282325                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 126791413381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 116435313961                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data 137414127225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  500210136892                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  10744802999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 221806755752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  10210247843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 234603802020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  11974085361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 213907024444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  10925474045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 250249432632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     964421625096                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  10744802999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 221806755752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  10210247843                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 234603802020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  11974085361                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 213907024444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  10925474045                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 250249432632                       # number of overall miss cycles
system.l2.overall_miss_latency::total    964421625096                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       536049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      3710063                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       619647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      3841533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       701684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      4291161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       802292                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      4028280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            18530709                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     13673789                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          13673789                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         5989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         5839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         7670                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         8529                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            28027                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         2327                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         2732                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2677                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         3017                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          10753                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1227068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1303150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1196818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1439393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5166429                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       536049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4937131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       619647                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5144683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       701684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5487979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       802292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      5467673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23697138                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       536049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4937131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       619647                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5144683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       701684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5487979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       802292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      5467673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23697138                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.202651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.276056                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.167024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.284073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.173944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.226648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.138958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.283992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.252430                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.624144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.606268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.708866                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.677571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.659864                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.602063                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.619693                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.673142                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.633742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.633126                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.966379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.956329                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.952306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.947717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955385                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.202651                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.447628                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.167024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.454355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.173944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.384899                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.138958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.458721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.405688                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.202651                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.447628                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.167024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.454355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.173944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.384899                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.138958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.458721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.405688                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 98911.019865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 99823.053238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 98653.550311                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 98794.976000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 98104.817220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 100219.426499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 97999.498094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 98632.173754                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 99239.026995                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5925.466025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4931.783616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  4277.882656                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4609.752033                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4839.759435                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3465.281941                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3248.875369                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  2776.557159                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  2946.826883                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3083.562720                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 100833.168742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 101739.162104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 102159.808764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 100733.377384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101340.667496                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 98911.019865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 100365.047852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 98653.550311                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 100364.661782                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 98104.817220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 101266.391666                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 97999.498094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 99774.985520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100318.071587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 98911.019865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 100365.047852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 98653.550311                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 100364.661782                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 98104.817220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 101266.391666                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 97999.498094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 99774.985520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100318.071587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6821130                       # number of writebacks
system.l2.writebacks::total                   6821130                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        12058                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         5777                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        12706                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         6328                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        11455                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         5283                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        13242                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         6304                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              73153                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        12058                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         5777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        12706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         6328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        11455                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         5284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        13242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         6304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               73154                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        12058                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         5777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        12706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         6328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        11455                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         5284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        13242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         6304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              73154                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        96573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      1018410                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        90790                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      1084946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       110599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       967300                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        98243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      1137697                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4604558                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3738                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3540                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         5437                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         5779                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18494                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         1401                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data         1693                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         1802                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data         1912                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6808                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data      1185813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data      1246240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      1139736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data      1364137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4935926                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        96573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      2204223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        90790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      2331186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       110599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2107036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        98243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      2501834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9540484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        96573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      2204223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        90790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      2331186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       110599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2107036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        98243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      2501834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9540484                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          122                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1896                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           92                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2150                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         3403                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         3883                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         6455                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         4503                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        18244                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         3525                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         3923                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         8351                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         4595                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        20394                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   8500566751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  88927335571                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   7985822157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  93621398609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   9620023639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  84851560765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   8570417205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  97989243339                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 400066368036                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     68024055                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     63887175                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     97937473                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    103955606                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    333804309                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     25211814                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data     30629092                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     32439224                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data     34282841                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    122562971                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data 104817003671                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data 111303138113                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 102267567279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data 120459947275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 438847656338                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   8500566751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 193744339242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   7985822157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 204924536722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   9620023639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 187119128044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   8570417205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 218449190614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 838914024374                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   8500566751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 193744339242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   7985822157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 204924536722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   9620023639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 187119128044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   8570417205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 218449190614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 838914024374                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     21751500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      5646500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    287666500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     12992500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    328057000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    704318500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    810202500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1195857500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    929516000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3639894500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    726070000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    815849000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data   1483524000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    942508500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3967951500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.180157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.146519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.282425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.157619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.225417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.122453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.282427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.248483                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.624144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.606268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.708866                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.677571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.659864                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.602063                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.619693                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.673142                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.633742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.633126                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.966379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.956329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.952305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.947717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955384                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.180157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.446458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.146519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.453125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.157619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.383937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.122453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.457568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.402601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.180157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.446458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.146519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.453125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.157619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.383937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.122453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.457568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.402601                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88022.187889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87319.778450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87959.270371                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86291.298008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 86981.108681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87720.004926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 87236.924819                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86129.473260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 86884.858012                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18197.981541                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18047.224576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18013.145669                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17988.511161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18049.329999                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17995.584582                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18091.607797                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18001.789123                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17930.356172                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18002.786575                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 88392.523670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 89311.158455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 89729.171737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 88304.875005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88908.880793                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88022.187889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 87896.886677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87959.270371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87905.699812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 86981.108681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 88806.801613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 87236.924819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87315.621506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87932.019421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88022.187889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 87896.886677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87959.270371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87905.699812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 86981.108681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 88806.801613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 87236.924819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87315.621506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87932.019421                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 178290.983607                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 141162.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 151722.837553                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 141222.826087                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 152584.651163                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 206969.879518                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 208653.747103                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 185260.650658                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 206421.496780                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 199511.866915                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 205977.304965                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 207965.587561                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 177646.269908                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 205116.104461                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 194564.651368                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4607013                       # Transaction distribution
system.membus.trans_dist::ReadResp            4606973                       # Transaction distribution
system.membus.trans_dist::WriteReq              18244                       # Transaction distribution
system.membus.trans_dist::WriteResp             18244                       # Transaction distribution
system.membus.trans_dist::Writeback           6938442                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       117312                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       117312                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            87179                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          57255                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           26055                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4935855                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4935174                       # Transaction distribution
system.membus.trans_dist::BadAddressError           43                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       352242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       352242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        40789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26071188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           86                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     26112063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26464305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     15015936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     15015936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       129558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1047061120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1047190678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1062206614                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           119856                       # Total snoops (count)
system.membus.snoop_fanout::samples          16762447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                16762447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16762447                       # Request fanout histogram
system.membus.reqLayer0.occupancy            44151397                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         47466068592                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               50000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119705636                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        50735515795                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      121488252                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     99122808                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       524751                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     66006284                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       54580535                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    82.689907                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1706808                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        30988                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           223255436                       # DTB read hits
system.switch_cpus0.dtb.read_misses            304026                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  307                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       220303359                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           60123843                       # DTB write hits
system.switch_cpus0.dtb.write_misses            78042                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 193                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       57339240                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           283379279                       # DTB hits
system.switch_cpus0.dtb.data_misses            382068                       # DTB misses
system.switch_cpus0.dtb.data_acv                  500                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       277642599                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          133992163                       # ITB hits
system.switch_cpus0.itb.fetch_misses            38770                       # ITB misses
system.switch_cpus0.itb.fetch_acv               11113                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      134030933                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               658368748                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    148669780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1338054104                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          121488252                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     56287343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            490396736                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1788178                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              4320                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        94180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1675153                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        52553                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          696                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        136655983                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       322059                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes             22                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    641787507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.084886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.242068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       429653708     66.95%     66.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         8064058      1.26%     68.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        13047941      2.03%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         9653706      1.50%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        29445747      4.59%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         5200660      0.81%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        18223081      2.84%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         6180576      0.96%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       122318030     19.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    641787507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.184529                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032378                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       110182506                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    337820595                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        161367632                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     31555339                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        861435                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     17868669                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        33068                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1322722552                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79852                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        861435                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       121350072                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      115066450                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     76880719                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        180004608                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    147624223                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1318546736                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     13670509                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25792938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      37037432                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      59208180                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1050004061                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1794608814                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1542461260                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    251327511                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1033997939                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        16006189                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      5285293                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        98766                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        165292473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    223480350                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     61011145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     35228779                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     23708831                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1229217654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1961116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1224873906                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       117663                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18910896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     10516489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1670091                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    641787507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.908535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.242033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    288020904     44.88%     44.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     67371982     10.50%     55.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     63538199      9.90%     65.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     62788644      9.78%     75.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     57084289      8.89%     83.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     43303770      6.75%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     32620514      5.08%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14993136      2.34%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     12066069      1.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    641787507                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4752588     10.93%     10.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       1420912      3.27%     14.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       161997      0.37%     14.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp        13272      0.03%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult     14040220     32.30%     46.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv     18738651     43.11%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3906439      8.99%     99.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       429151      0.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass      1625982      0.13%      0.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    774639853     63.24%     63.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     25671355      2.10%     65.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     85464549      6.98%     72.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      7951672      0.65%     73.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      2439096      0.20%     73.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     36796399      3.00%     76.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      4577382      0.37%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    224031541     18.29%     94.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     60293076      4.92%     99.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1383001      0.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1224873906                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.860468                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           43463230                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035484                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2658277209                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1025069573                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1001012293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    476839003                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    225083984                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    220700263                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    1011728863                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      254982291                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     30584710                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3533022                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        68463                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1597367                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          334                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1412530                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        861435                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       24467242                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     11738512                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1314637877                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       498980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    223480350                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     61011145                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1801381                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        721523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     10638418                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        68463                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       283217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       444381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       727598                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1223935259                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    223637489                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       938647                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             83459107                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           283852277                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       112287257                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          60214788                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.859042                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1222282288                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1221712556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        884618271                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1055482757                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.855666                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.838117                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     18504887                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       291026                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       689735                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    638922798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.026384                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.007001                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    354787852     55.53%     55.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     72652107     11.37%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     38506964      6.03%     72.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     19648104      3.08%     76.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     14185793      2.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     15809868      2.47%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     13551962      2.12%     82.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      9252787      1.45%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    100527361     15.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    638922798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1294703028                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1294703028                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             279361129                       # Number of memory references committed
system.switch_cpus0.commit.loads            219947342                       # Number of loads committed
system.switch_cpus0.commit.membars             124800                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         110995270                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         219565674                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       1063638467                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1485848                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     84061046      6.49%      6.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    767742177     59.30%     65.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     25653049      1.98%     67.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     67.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     84889649      6.56%     74.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      7876980      0.61%     74.94% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      2439072      0.19%     75.13% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     36644332      2.83%     77.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4521568      0.35%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    220072142     17.00%     95.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     59420013      4.59%     99.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1383000      0.11%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1294703028                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events    100527361                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1850069834                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2629281802                       # The number of ROB writes
system.switch_cpus0.timesIdled                 341478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16581241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           973069399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1212267958                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1212267958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.543088                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.543088                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.841321                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.841321                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1531805391                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      860919101                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        248752122                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       179905935                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      284918541                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       1594692                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      120765030                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     98023339                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       586682                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     69458627                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       55935196                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.530236                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1811252                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        35224                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           225902852                       # DTB read hits
system.switch_cpus1.dtb.read_misses            342313                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  229                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       222087975                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           61654515                       # DTB write hits
system.switch_cpus1.dtb.write_misses            83883                       # DTB write misses
system.switch_cpus1.dtb.write_acv                 155                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       57797822                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           287557367                       # DTB hits
system.switch_cpus1.dtb.data_misses            426196                       # DTB misses
system.switch_cpus1.dtb.data_acv                  384                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       279885797                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          134817458                       # ITB hits
system.switch_cpus1.itb.fetch_misses           143480                       # ITB misses
system.switch_cpus1.itb.fetch_acv               11829                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      134960938                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               676186577                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    151869449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1348824613                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          120765030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     57746448                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            493276645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2010882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              9890                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       101695                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     13547055                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        48535                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          558                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        138343039                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       324775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             52                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    659859268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.044110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.218832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       445265333     67.48%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         8224620      1.25%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        13492090      2.04%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         9945556      1.51%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        29992346      4.55%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5454994      0.83%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        18506326      2.80%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         6327189      0.96%     81.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       122650814     18.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    659859268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.178597                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994752                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112991433                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    350877896                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        162904565                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     32118879                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        966495                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     18099566                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        39380                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1335310727                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        93137                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        966495                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       124308837                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      120084414                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     81032246                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        181908844                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    151558432                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1331244600                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     13903337                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25862769                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      37094205                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      62553608                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1058488618                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1811450699                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1556589253                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    254031488                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1041221295                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        17267323                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      5564890                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       123792                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        167587424                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    226200367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     62650725                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     35487288                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     23752334                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1241044762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1973165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1236284603                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       132461                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20363074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     11544940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1610152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    659859268                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.873558                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.234883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    302242542     45.80%     45.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     68486632     10.38%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     64475734      9.77%     65.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     63357185      9.60%     75.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     57334815      8.69%     84.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     43726743      6.63%     90.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     33043161      5.01%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14996641      2.27%     98.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     12195815      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    659859268                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4861621     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult       1363142      3.09%     14.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       151682      0.34%     14.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp        12516      0.03%     14.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     14.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult     14367212     32.58%     47.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv     18792651     42.62%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3986566      9.04%     98.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       557416      1.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass      1642440      0.13%      0.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    780211209     63.11%     63.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     25661747      2.08%     65.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     65.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     86234740      6.98%     72.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      8034526      0.65%     72.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      2463643      0.20%     73.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     37228164      3.01%     76.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      4585087      0.37%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    226795193     18.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     61844399      5.00%     99.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1583455      0.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1236284603                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.828319                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           44092806                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.035666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2694657148                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1035705813                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1009806307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    481996593                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    227741021                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    223040653                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1020974041                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      257760928                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     30733625                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3895129                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        70630                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1782164                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          159                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1568531                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        966495                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       26418934                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     14768841                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1327036257                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       526553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    226200367                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     62650725                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1765441                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        737164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     13643095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        70630                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       320369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       500404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       820773                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1235294099                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    226339140                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       990504                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             84018330                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           288094758                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       114084013                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          61755618                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.826854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1233466612                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1232846960                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        890550189                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1063360474                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.823235                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.837487                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     19976660                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       363013                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       775626                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    656767779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.987817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.989259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    369752424     56.30%     56.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     73508550     11.19%     67.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     39094604      5.95%     73.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     19899311      3.03%     76.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     14368525      2.19%     78.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     15969626      2.43%     81.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13622198      2.07%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      9337202      1.42%     84.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    101215339     15.41%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    656767779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1305534235                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1305534235                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             283173799                       # Number of memory references committed
system.switch_cpus1.commit.loads            222305238                       # Number of loads committed
system.switch_cpus1.commit.membars             162625                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         112679387                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         221826433                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1072496752                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1561546                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     84521814      6.47%      6.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    772809005     59.19%     65.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     25642705      1.96%     67.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     85625428      6.56%     74.19% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      7957539      0.61%     74.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      2463605      0.19%     74.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     37063712      2.84%     77.83% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      4523583      0.35%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    222467863     17.04%     95.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     60875526      4.66%     99.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1583455      0.12%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1305534235                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events    101215339                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1879318878                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2654115929                       # The number of ROB writes
system.switch_cpus1.timesIdled                 382018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16327309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           955555580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1222654853                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1222654853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.553048                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.553048                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.808162                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.808162                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1544982465                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      866707449                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        251301102                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       181895906                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      288162078                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       1739571                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      141478445                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    113405260                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       665942                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     80658524                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       60012323                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    74.402952                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4166831                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        36017                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           237954183                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1396749                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  528                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       234490839                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           72553819                       # DTB write hits
system.switch_cpus2.dtb.write_misses           119203                       # DTB write misses
system.switch_cpus2.dtb.write_acv                 305                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       68691630                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           310508002                       # DTB hits
system.switch_cpus2.dtb.data_misses           1515952                       # DTB misses
system.switch_cpus2.dtb.data_acv                  833                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       303182469                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          147782586                       # ITB hits
system.switch_cpus2.itb.fetch_misses            51354                       # ITB misses
system.switch_cpus2.itb.fetch_acv               11048                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      147833940                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               752908182                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    167683996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1468063906                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          141478445                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     64179154                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            562646689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4153614                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              2727                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       111966                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1912593                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       134025                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          552                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        151823029                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       854850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             19                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    734569355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.998537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.190200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       499295747     67.97%     67.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         9241354      1.26%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        17281335      2.35%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        10415449      1.42%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        30180589      4.11%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         7438863      1.01%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        21322215      2.90%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         7986850      1.09%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       131406953     17.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    734569355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.187909                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.949858                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       122548123                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    402012585                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        171767467                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     36208155                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2033025                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     20235064                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44297                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1416006137                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       110034                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2033025                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       136148223                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      122264171                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    117178308                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        192685308                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    164260320                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1404069209                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents     12388180                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      29037838                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      47110679                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      57337887                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1096586596                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1883214836                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1570379254                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    312088285                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1028417097                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        68169502                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     11372919                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       156861                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        191344540                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    241669495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     77347004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     39901091                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     24965119                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1297659928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      6676319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1276315543                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       159152                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     88963429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41287960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      6221840                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    734569355                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.737502                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.177123                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    351872208     47.90%     47.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     83371562     11.35%     59.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     71701673      9.76%     69.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     65066888      8.86%     77.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     58734968      8.00%     85.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     43660731      5.94%     91.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     32443905      4.42%     96.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15306346      2.08%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     12411074      1.69%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    734569355                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4563626      9.08%      9.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       1267563      2.52%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       198798      0.40%     12.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp        12651      0.03%     12.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt         4476      0.01%     12.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult     14353438     28.57%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv     24281523     48.33%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       4780575      9.52%     98.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       777990      1.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass      1478353      0.12%      0.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    773226951     60.58%     60.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     23428666      1.84%     62.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     98280308      7.70%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     10659918      0.84%     71.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      2962560      0.23%     71.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     39630803      3.11%     74.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      7318571      0.57%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    240034302     18.81%     93.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     72792349      5.70%     99.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      6502762      0.51%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1276315543                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.695181                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           50240640                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.039364                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2762713390                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1078840616                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1005763716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    574886843                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    314530855                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    265707328                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1017562048                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      307515782                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     40326886                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     18797580                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         8460                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        76239                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     11188437                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2928                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1373789                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2033025                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       32682302                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     16469932                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1394283569                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       513195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    241669495                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     77347004                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6412017                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        766865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     15607433                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        76239                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       363868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1053643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1417511                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1274972286                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    239496339                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1343257                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             89947322                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           312185085                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       117326803                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          72688746                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693397                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1273234507                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1271471044                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        886142654                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1066499976                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.688746                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.830889                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     89133523                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       454479                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1352173                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    722024789                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.799707                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.882389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    427224299     59.17%     59.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     81742897     11.32%     70.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     40824128      5.65%     76.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     19806014      2.74%     78.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14959204      2.07%     80.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     15795656      2.19%     83.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     13151569      1.82%     84.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      9268747      1.28%     86.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     99252275     13.75%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    722024789                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   1299433134                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1299433134                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             289030484                       # Number of memory references committed
system.switch_cpus2.commit.loads            222871917                       # Number of loads committed
system.switch_cpus2.commit.membars             209531                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         112086704                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         245508151                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       1053091142                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3001101                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     85538656      6.58%      6.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    744233269     57.27%     63.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     23410522      1.80%     65.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     92700757      7.13%     72.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     10038131      0.77%     73.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      2961821      0.23%     73.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     38802228      2.99%     76.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      5996647      0.46%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    223081448     17.17%     94.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     66166897      5.09%     99.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      6502758      0.50%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1299433134                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     99252275                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          2003274138                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2789681522                       # The number of ROB writes
system.switch_cpus2.timesIdled                 429218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18338827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           878979594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         1215372822                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1215372822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.619487                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.619487                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.614238                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.614238                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1544377936                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      856769475                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        292882613                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       215692991                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      353212059                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       3707968                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      127320852                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    103218455                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       689971                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     70985282                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       58907455                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    82.985449                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        2037093                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        44084                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           235265581                       # DTB read hits
system.switch_cpus3.dtb.read_misses            374875                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  305                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       230293836                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           65112102                       # DTB write hits
system.switch_cpus3.dtb.write_misses            91814                       # DTB write misses
system.switch_cpus3.dtb.write_acv                 159                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       60204918                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           300377683                       # DTB hits
system.switch_cpus3.dtb.data_misses            466689                       # DTB misses
system.switch_cpus3.dtb.data_acv                  464                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       290498754                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          140347209                       # ITB hits
system.switch_cpus3.itb.fetch_misses           186908                       # ITB misses
system.switch_cpus3.itb.fetch_acv               15345                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      140534117                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               715983613                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    162036490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1405547265                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          127320852                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     60944548                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            517519559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        2350454                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             10287                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       101896                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     17372008                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        53679                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          469                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        144815190                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       382013                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             76                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    698269615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.012901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.201887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       474252374     67.92%     67.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         8694753      1.25%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        14190400      2.03%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        10442074      1.50%     72.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        31362155      4.49%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         5796407      0.83%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        19421297      2.78%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         6694187      0.96%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       127415968     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    698269615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.177826                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.963100                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       121209644                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    372356679                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        170178667                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     33402650                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1121975                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     19027289                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        53816                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1390574802                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       119633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1121975                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       133078379                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      125985536                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     88895930                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        189908981                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    159278814                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1385954968                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents     13963039                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      27894230                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      40068998                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      64402310                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1100267578                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1884896442                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1616694011                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    267348842                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1081262742                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        19004836                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      6060089                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       166237                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        175349531                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    235664574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66223717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     36809646                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     25015312                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1292098947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      2369210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1286813218                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       147841                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22648292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     12803292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1886325                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    698269615                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.842860                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224326                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    324106074     46.42%     46.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     73074822     10.47%     56.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     67614928      9.68%     66.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     66153815      9.47%     76.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     59649175      8.54%     84.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     45371175      6.50%     91.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     34235608      4.90%     95.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15331272      2.20%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12732746      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    698269615                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4986784     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult       1390278      2.96%     13.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       187638      0.40%     13.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp        14406      0.03%     13.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult     15344708     32.63%     46.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv     20154088     42.86%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     89.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4265724      9.07%     98.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       681662      1.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass      1684290      0.13%      0.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    809695259     62.92%     63.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     26304866      2.04%     65.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     65.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     90525087      7.03%     72.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      8416943      0.65%     72.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      2526068      0.20%     72.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     39328229      3.06%     76.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv      4870695      0.38%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    236293200     18.36%     94.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     65330590      5.08%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1837991      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1286813218                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.797266                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           47025288                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.036544                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2811728437                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1077672999                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1048551520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    507340743                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    239518710                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    234474603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1060531182                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      271623034                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     31715864                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4369064                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         8522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        80488                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      1991962                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          763                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      1697843                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1121975                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       29162038                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     17004392                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1381312251                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       588364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    235664574                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     66223717                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2090659                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        788072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     15797113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        80488                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       374920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       590318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       965238                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1285704783                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    235754899                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1108435                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             86844094                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           300980418                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       119623652                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          65225519                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.795718                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1283707146                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1283026123                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        923582246                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1103223145                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.791977                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.837167                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     22306167                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       482885                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       910791                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    694784310                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.953715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.970590                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    394681360     56.81%     56.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     77861833     11.21%     68.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     41225384      5.93%     73.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     20698944      2.98%     76.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     14873070      2.14%     79.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     16656526      2.40%     81.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     14153076      2.04%     83.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      9765281      1.41%     84.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8    104868836     15.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    694784310                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1357410454                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1357410454                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             295527265                       # Number of memory references committed
system.switch_cpus3.commit.loads            231295510                       # Number of loads committed
system.switch_cpus3.commit.membars             214574                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         118049128                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         233197644                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1113921954                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1729032                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     87274870      6.43%      6.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    801550551     59.05%     65.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult     26285134      1.94%     67.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     67.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     89884523      6.62%     74.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      8336015      0.61%     74.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      2526019      0.19%     74.84% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     39157597      2.88%     77.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv      4805315      0.35%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    231510084     17.06%     95.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     64242356      4.73%     99.86% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1837990      0.14%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1357410454                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events    104868836                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1967679138                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2762923064                       # The number of ROB writes
system.switch_cpus3.timesIdled                 479841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17713998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           915903779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1271819865                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1271819865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.562960                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.562960                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.776325                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.776325                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1603743378                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      898142085                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        264402218                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       191260973                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      302735692                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       1958215                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           18745643                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          18745296                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             18244                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            18244                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         13673789                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       117815                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           95959                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         61200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         157159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5183232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5183232                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           43                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1072414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13102646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1239670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     13650204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1403745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     14885181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1605074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     14575343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              61534277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     34307136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    516723658                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     39657408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    536924432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     44907904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    593669392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     51346688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    574329708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2391866326                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          465982                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         37896121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.003117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055743                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               37778000     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 118121      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37896121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32572612594                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         826942733                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7864482433                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         952414218                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8217811773                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1078355965                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8687855245                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1228491549                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        8743171845                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002627                       # Number of seconds simulated
sim_ticks                                  2626815500                       # Number of ticks simulated
final_tick                               3111692296500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              447804522                       # Simulator instruction rate (inst/s)
host_op_rate                                447804236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              233009685                       # Simulator tick rate (ticks/s)
host_mem_usage                                 798576                       # Number of bytes of host memory used
host_seconds                                    11.27                       # Real time elapsed on the host
sim_insts                                  5048281337                       # Number of instructions simulated
sim_ops                                    5048281337                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        84864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       547584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         8896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       265664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       647296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        25472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        83136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1663488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        84864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       265664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        25472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        376576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1071616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1071616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16744                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16744                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     32306799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    208459254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       219277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3386610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    101135386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    246418525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      9696912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     31648968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             633271731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     32306799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       219277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    101135386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      9696912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        143358374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       407952519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            407952519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       407952519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     32306799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    208459254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       219277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3386610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    101135386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    246418525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      9696912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     31648968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041224250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       25992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16744                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16744                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1663040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1072000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1663488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1071616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           96                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1015                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2626822000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16744                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.346514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.900750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.640717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10815     61.80%     61.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3966     22.66%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1059      6.05%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          461      2.63%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          301      1.72%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.06%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          131      0.75%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      0.55%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          485      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17500                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.464251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.617860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.214147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             60      5.88%      5.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           798     78.16%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           131     12.83%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            19      1.86%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.59%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.29%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1021                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.405485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              848     83.06%     83.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.86%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              112     10.97%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      2.55%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.20%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.98%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.29%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1021                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    575938750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1063157500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  129925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22164.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40914.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       633.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       408.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    633.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    407.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5778                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      61466.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23187162600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12651725625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             38087251800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            23012307360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          55544923200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         305918507520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         241899123000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           700301001105                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            823.481977                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    282345500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      87620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2260971750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22461410160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12255729750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36808668000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            22897300320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          55544923200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         305546736420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         242225238000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           697740005850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            820.470510                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    337514750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      87620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2206357750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1610                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     422     47.36%     47.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.34%     47.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      3      0.34%     48.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     48.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    462     51.85%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 891                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      420     49.65%     49.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.35%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       3      0.35%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.12%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     419     49.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  846                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2722854500     95.51%     95.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2242000      0.08%     95.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1021000      0.04%     95.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 407500      0.01%     95.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              124280000      4.36%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2850805000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.995261                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.906926                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.949495                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.31%      0.31% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      5.48%      5.79% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  778     80.37%     86.16% # number of callpals executed
system.cpu0.kern.callpal::rdps                     10      1.03%     87.19% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.10%     87.29% # number of callpals executed
system.cpu0.kern.callpal::rti                     106     10.95%     98.24% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.55%     99.79% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   968                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              158                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.613924                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.761719                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2976861500     93.14%     93.14% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           219277000      6.86%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12524                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          456.379040                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             170394                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13036                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.071034                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   456.379040                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.891365                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.891365                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           835565                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          835565                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        93573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          93573                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        42325                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         42325                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1477                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1477                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1395                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1395                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       135898                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          135898                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       135898                       # number of overall hits
system.cpu0.dcache.overall_hits::total         135898                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15810                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15810                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        50795                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        50795                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          281                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          281                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           47                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66605                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66605                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    855654263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    855654263                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3621836740                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3621836740                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      8771750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8771750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       390505                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       390505                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4477491003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4477491003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4477491003                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4477491003                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       109383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       109383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        93120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1442                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1442                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       202503                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       202503                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       202503                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       202503                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.144538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144538                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.545479                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.545479                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.159841                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159841                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.032594                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032594                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.328909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328909                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.328909                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328909                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54121.079254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54121.079254                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 71303.016832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71303.016832                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 31216.192171                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31216.192171                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8308.617021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8308.617021                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 67224.547752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67224.547752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 67224.547752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67224.547752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       278517                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4775                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.328168                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8151                       # number of writebacks
system.cpu0.dcache.writebacks::total             8151                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10054                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        43870                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43870                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          127                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        53924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        53924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        53924                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        53924                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5756                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5756                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6925                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6925                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          154                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          154                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           47                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12681                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12681                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12681                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12681                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          111                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          111                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          396                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          396                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    292686504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    292686504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    557868130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    557868130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      3656250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3656250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       319995                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       319995                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    850554634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    850554634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    850554634                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    850554634                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64074500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64074500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24834500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     24834500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     88909000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     88909000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074366                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074366                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.087600                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.087600                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.032594                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032594                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.062621                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.062621                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.062621                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.062621                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50848.940931                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50848.940931                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 80558.574729                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80558.574729                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 23741.883117                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23741.883117                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6808.404255                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6808.404255                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 67073.151486                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67073.151486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 67073.151486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67073.151486                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224822.807018                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224822.807018                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223734.234234                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223734.234234                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224517.676768                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224517.676768                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6681                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.947605                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             132897                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7192                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.478448                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.947605                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999898                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           234357                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          234357                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       106200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         106200                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       106200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          106200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       106200                       # number of overall hits
system.cpu0.icache.overall_hits::total         106200                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7637                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7637                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7637                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7637                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7637                       # number of overall misses
system.cpu0.icache.overall_misses::total         7637                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    218529465                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    218529465                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    218529465                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    218529465                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    218529465                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    218529465                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       113837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       113837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       113837                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       113837                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       113837                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       113837                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.067087                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.067087                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.067087                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.067087                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.067087                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.067087                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 28614.569203                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28614.569203                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 28614.569203                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28614.569203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 28614.569203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28614.569203                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          500                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    19.230769                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          954                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          954                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          954                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          954                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          954                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          954                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6683                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6683                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    173045029                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    173045029                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    173045029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    173045029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    173045029                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    173045029                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.058707                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058707                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.058707                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058707                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.058707                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058707                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 25893.315726                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25893.315726                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 25893.315726                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25893.315726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 25893.315726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25893.315726                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       221                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      94     43.72%     43.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      3      1.40%     45.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.47%     45.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    117     54.42%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 215                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       94     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       3      1.57%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.52%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      93     48.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  191                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              2477928500     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 927000      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 483500      0.02%     99.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                9496500      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          2488835500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.794872                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.888372                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  207     95.39%     95.39% # number of callpals executed
system.cpu1.kern.callpal::rdps                      6      2.76%     98.16% # number of callpals executed
system.cpu1.kern.callpal::rti                       4      1.84%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   217                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              124                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          411.883019                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              44629                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              538                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.953532                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   411.883019                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.804459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.804459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            26884                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           26884                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         4558                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4558                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         1616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1616                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           24                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         6174                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6174                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         6174                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6174                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          321                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          321                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           73                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           31                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          394                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           394                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          394                       # number of overall misses
system.cpu1.dcache.overall_misses::total          394                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     21978250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21978250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3729752                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3729752                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       718250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       718250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       169502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       169502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     25708002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     25708002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     25708002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     25708002                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         4879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         1689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         6568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         6568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6568                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.065792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065792                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043221                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.563636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.563636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.547619                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.547619                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.059988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.059988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.059988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.059988                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 68468.068536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68468.068536                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 51092.493151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51092.493151                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 23169.354839                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23169.354839                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7369.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7369.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65248.736041                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65248.736041                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65248.736041                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65248.736041                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu1.dcache.writebacks::total               61                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          158                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           23                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           29                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           23                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          213                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          213                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     11275500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     11275500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2249497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2249497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       663750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       663750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       134998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       134998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     13524997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     13524997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     13524997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     13524997                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       898500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       898500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       898500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       898500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.033408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.029603                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029603                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.527273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.527273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.547619                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.547619                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.032430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.032430                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032430                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 69174.846626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69174.846626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 44989.940000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44989.940000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 22887.931034                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22887.931034                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5869.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5869.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 63497.638498                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63497.638498                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 63497.638498                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63497.638498                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224625                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224625                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224625                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224625                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              120                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              62599                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              631                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            99.206022                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          511                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6386                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6386                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         3000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3000                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         3000                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3000                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         3000                       # number of overall hits
system.cpu1.icache.overall_hits::total           3000                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          133                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           133                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          133                       # number of overall misses
system.cpu1.icache.overall_misses::total          133                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2687996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2687996                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2687996                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2687996                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2687996                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2687996                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         3133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         3133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         3133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3133                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.042451                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.042451                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.042451                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.042451                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.042451                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.042451                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 20210.496241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20210.496241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 20210.496241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20210.496241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 20210.496241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20210.496241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          120                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          120                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          120                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          120                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2370254                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2370254                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2370254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2370254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2370254                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2370254                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.038302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.038302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.038302                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.038302                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.038302                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.038302                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 19752.116667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19752.116667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 19752.116667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19752.116667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 19752.116667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19752.116667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      9625                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3537     49.45%     49.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      3      0.04%     49.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     49.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3611     50.49%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7152                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3537     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       3      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3536     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7077                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1716911000     75.28%     75.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1144500      0.05%     75.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1297000      0.06%     75.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              561429000     24.62%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2280781500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.979230                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.989513                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      5.26%     10.53% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     26.32%     36.84% # number of syscalls executed
system.cpu2.kern.syscall::6                         2     10.53%     47.37% # number of syscalls executed
system.cpu2.kern.syscall::19                        2     10.53%     57.89% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      5.26%     63.16% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      5.26%     68.42% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      5.26%     73.68% # number of syscalls executed
system.cpu2.kern.syscall::73                        2     10.53%     84.21% # number of syscalls executed
system.cpu2.kern.syscall::75                        2     10.53%     94.74% # number of syscalls executed
system.cpu2.kern.syscall::130                       1      5.26%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    19                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   35      0.44%      0.45% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      0.47% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7090     88.13%     88.60% # number of callpals executed
system.cpu2.kern.callpal::rdps                      6      0.07%     88.68% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     88.69% # number of callpals executed
system.cpu2.kern.callpal::rti                      58      0.72%     89.41% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      0.39%     89.79% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.06%     89.86% # number of callpals executed
system.cpu2.kern.callpal::rdunique                816     10.14%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8045                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               94                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 55                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 56                      
system.cpu2.kern.mode_good::user                   55                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.595745                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.744966                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1434627000     73.21%     73.21% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           524983500     26.79%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      35                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            38864                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          494.187329                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             837007                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            39296                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.300056                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   494.187329                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.965210                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965210                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3586890                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3586890                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       523398                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         523398                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       243520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        243520                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11117                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11117                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12680                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12680                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       766918                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          766918                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       766918                       # number of overall hits
system.cpu2.dcache.overall_hits::total         766918                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        65826                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        65826                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        28234                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        28234                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2115                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2115                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94060                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94060                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94060                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94060                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3163503428                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3163503428                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1089644513                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1089644513                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    106586250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    106586250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       373001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       373001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4253147941                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4253147941                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4253147941                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4253147941                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       589224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       589224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       271754                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       271754                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        13232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        13232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       860978                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       860978                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       860978                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       860978                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.111716                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.111716                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.103895                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.103895                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.159840                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.159840                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004866                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004866                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.109248                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.109248                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.109248                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.109248                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48058.569988                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48058.569988                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38593.345364                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38593.345364                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 50395.390071                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50395.390071                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6016.145161                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6016.145161                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45217.392526                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45217.392526                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45217.392526                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45217.392526                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       106046                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2702                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             5045                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    21.020020                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.878788                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        31192                       # number of writebacks
system.cpu2.dcache.writebacks::total            31192                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        40284                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        40284                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        15873                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        15873                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          669                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          669                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        56157                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56157                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        56157                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56157                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        25542                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        25542                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        12361                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12361                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1446                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1446                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           62                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37903                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37903                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            8                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            8                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            8                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            8                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    911153265                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    911153265                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    316013278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    316013278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     58719250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     58719250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       279999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       279999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1227166543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1227166543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1227166543                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1227166543                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1790000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1790000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      1790000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1790000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.043349                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043349                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.045486                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045486                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.109281                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.109281                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004866                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004866                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.044023                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.044023                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.044023                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.044023                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35672.745478                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35672.745478                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25565.348920                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25565.348920                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 40608.056708                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40608.056708                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4516.112903                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4516.112903                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 32376.501675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32376.501675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 32376.501675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32376.501675                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            11460                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.938039                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             645378                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11972                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            53.907284                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.938039                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999879                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1073070                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1073070                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       517591                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         517591                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       517591                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          517591                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       517591                       # number of overall hits
system.cpu2.icache.overall_hits::total         517591                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        13210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13210                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        13210                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        13210                       # number of overall misses
system.cpu2.icache.overall_misses::total        13210                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    558999440                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    558999440                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    558999440                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    558999440                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    558999440                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    558999440                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       530801                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       530801                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       530801                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       530801                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       530801                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       530801                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.024887                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.024887                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.024887                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.024887                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.024887                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.024887                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42316.384557                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42316.384557                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42316.384557                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42316.384557                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42316.384557                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42316.384557                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2088                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1742                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1742                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1742                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1742                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1742                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        11468                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11468                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        11468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        11468                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11468                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    451102551                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    451102551                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    451102551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    451102551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    451102551                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    451102551                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.021605                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.021605                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.021605                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.021605                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.021605                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.021605                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39335.764824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39335.764824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 39335.764824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39335.764824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 39335.764824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39335.764824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       853                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     110     42.15%     42.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      3      1.15%     43.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.15%     44.44% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    145     55.56%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 261                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      110     48.89%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       3      1.33%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.33%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     109     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  225                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2388742500     98.75%     98.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1044000      0.04%     98.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2390500      0.10%     98.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               26822500      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2418999500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.751724                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.862069                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.30%      0.30% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     17.16%     17.46% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.48%     18.93% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  184     54.44%     73.37% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      2.07%     75.44% # number of callpals executed
system.cpu3.kern.callpal::rti                      72     21.30%     96.75% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.66%     99.41% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.59%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   338                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              130                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.515385                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.680203                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2146475000     98.22%     98.22% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38976500      1.78%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2553                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          446.979172                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              61442                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3022                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.331568                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   446.979172                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.873006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           209333                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          209333                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25548                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25548                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10396                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10396                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          525                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          525                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          477                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          477                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35944                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35944                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35944                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35944                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7200                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7200                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7327                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7327                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           89                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           89                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           31                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14527                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14527                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14527                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14527                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    269334240                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    269334240                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    455183500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    455183500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4195500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4195500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       287003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       287003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    724517740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    724517740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    724517740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    724517740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32748                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32748                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        50471                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        50471                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        50471                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        50471                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.219861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.219861                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.413418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.413418                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.144951                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.144951                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.061024                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.061024                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.287829                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.287829                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.287829                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.287829                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 37407.533333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 37407.533333                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62124.129930                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62124.129930                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 47140.449438                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 47140.449438                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9258.161290                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9258.161290                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 49873.872100                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49873.872100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 49873.872100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49873.872100                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        49097                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1467                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    33.467621                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1414                       # number of writebacks
system.cpu3.dcache.writebacks::total             1414                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5180                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5180                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         6279                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6279                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           41                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11459                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11459                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11459                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11459                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         2020                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2020                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1048                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1048                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           31                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3068                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3068                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3068                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3068                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     76010507                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     76010507                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     70931289                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     70931289                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       240497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       240497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    146941796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    146941796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    146941796                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    146941796                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1342500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1342500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1342500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1342500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.061683                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.061683                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.059132                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.059132                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.078176                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.078176                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.061024                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.061024                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.060787                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.060787                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.060787                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.060787                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 37628.963861                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37628.963861                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67682.527672                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67682.527672                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 31020.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31020.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7757.967742                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7757.967742                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 47894.979140                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47894.979140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 47894.979140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47894.979140                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223750                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2286                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             197887                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2798                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            70.724446                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            69188                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           69188                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30925                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30925                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30925                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30925                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30925                       # number of overall hits
system.cpu3.icache.overall_hits::total          30925                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2526                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2526                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2526                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2526                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2526                       # number of overall misses
system.cpu3.icache.overall_misses::total         2526                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     71132213                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     71132213                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     71132213                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     71132213                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     71132213                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     71132213                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        33451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        33451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        33451                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        33451                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        33451                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        33451                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.075513                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.075513                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.075513                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.075513                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.075513                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.075513                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 28160.020982                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28160.020982                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 28160.020982                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28160.020982                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 28160.020982                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28160.020982                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          240                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          240                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          240                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          240                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          240                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2286                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2286                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2286                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2286                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2286                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2286                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     58789782                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     58789782                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     58789782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     58789782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     58789782                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     58789782                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.068339                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.068339                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.068339                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.068339                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.068339                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.068339                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 25717.314961                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25717.314961                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 25717.314961                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25717.314961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 25717.314961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25717.314961                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  285                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 285                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 129                       # Transaction distribution
system.iobus.trans_dist::WriteResp                129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          610                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      610                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                47000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              699000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25899                       # number of replacements
system.l2.tags.tagsinuse                 16252.314549                       # Cycle average of tags in use
system.l2.tags.total_refs                      288847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.868642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5455.442879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   584.520905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   761.075759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   139.867043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   444.240494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2692.646097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  5407.748080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   163.108295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   603.664997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.332974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.035676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.046452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.027114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.164346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.330063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.036845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1904575                       # Number of tag accesses
system.l2.tags.data_accesses                  1904575                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5342                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2808                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          110                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           39                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         7299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        18644                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1870                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1303                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   37415                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40818                       # number of Writeback hits
system.l2.Writeback_hits::total                 40818                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  292                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        10034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11480                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           40                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         7299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28678                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1870                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1535                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48895                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5342                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4021                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          110                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           40                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         7299                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28678                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1870                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1535                       # number of overall hits
system.l2.overall_hits::total                   48895                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1340                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2950                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         4168                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          415                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          643                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17747                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8314                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8565                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          139                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1299                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26061                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1340                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8565                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          139                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4168                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10125                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          415                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1299                       # number of overall misses
system.l2.overall_misses::total                 26061                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    110144500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    259601250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1085250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     11254000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    362752000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    741822750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     36794000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     61193250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1584647000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       311491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       811474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        94497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1217462                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       124996                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    536483742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1973500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    191245000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     65517000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     795219242                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    110144500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    796084992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1085250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    362752000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    933067750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     36794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    126710250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2379866242                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    110144500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    796084992                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1085250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13227500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    362752000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    933067750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     36794000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    126710250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2379866242                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        11467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        26748                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1946                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               55162                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40818                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40818                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              365                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        12055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19794                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6682                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        11467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        38803                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2285                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74956                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6682                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        11467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        38803                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2285                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74956                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.200539                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.512331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.363478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.302976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.181619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.330421                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.321725                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.173469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.070312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.822349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.956522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.167648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.738739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.420026                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.200539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.680518                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.083333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.776536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.363478                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.260933                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.181619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.458363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.347684                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.200539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.680518                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.083333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.776536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.363478                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.260933                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.181619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.458363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.347684                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82197.388060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 88000.423729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       108525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 96188.034188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87032.629559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 91537.851678                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 88660.240964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 95168.351477                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89290.978757                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 12459.640000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 23866.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 10499.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16677.561644                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 10416.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15499.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6299.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8333.066667                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 95544.744791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 89704.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94628.896586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 99873.475610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95648.212894                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82197.388060                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 92946.292119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       108525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95161.870504                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87032.629559                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 92154.839506                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 88660.240964                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 97544.457275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91319.068416                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82197.388060                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 92946.292119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       108525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95161.870504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87032.629559                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 92154.839506                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 88660.240964                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 97544.457275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91319.068416                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16744                       # number of writebacks
system.l2.writebacks::total                     16744                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 60                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  60                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 60                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         4151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8094                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          398                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17687                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            73                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8314                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         4151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         4151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26001                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          111                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            8                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          396                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            8                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          414                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     92740250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    222627250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       909750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9799000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    309462750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    640464250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     30622500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     53201250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1359827000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       446522                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        91503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       605532                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       161508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1305065                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       113005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        39501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        95503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       283511                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    467085758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1698500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    166130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     57440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    692354258                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     92740250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    689713008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       909750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    309462750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    806594250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     30622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    110641250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2052181258                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     92740250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    689713008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       909750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    309462750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    806594250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     30622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    110641250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2052181258                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60084000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     60084000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23390500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1686000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1264500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     27185500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     83474500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1686000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1264500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     87269500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.198444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.512157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.075000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.750000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.361995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.302602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.174179                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.330421                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.320637                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.173469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.070312                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.822349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.956522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.167648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.738739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420026                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.198444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.680439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.075000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.776536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.361995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.260676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.174179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.458363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.346884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.198444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.680439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.075000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.776536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.361995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.260676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.174179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.458363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.346884                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69939.856712                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75492.455070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83752.136752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74551.373163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79128.274030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 76940.954774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82739.113530                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76882.851812                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17860.880000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18300.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17809.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17945.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17877.602740                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18834.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19750.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19100.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18900.733333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 83185.353161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77204.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82201.880257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 87560.975610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83275.710609                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69939.856712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 80536.315740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 82715.827338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74551.373163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79742.387543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 76940.954774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 85174.172440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78927.012730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69939.856712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 80536.315740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 82715.827338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74551.373163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79742.387543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 76940.954774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 85174.172440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78927.012730                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210821.052632                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210821.052632                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210725.225225                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211125                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210740.310078                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210794.191919                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211125                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210795.893720                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               17972                       # Transaction distribution
system.membus.trans_dist::ReadResp              17971                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::Writeback             16744                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              238                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            151                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              96                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8336                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8306                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        69243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        70073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2735104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2735714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2735714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              323                       # Total snoops (count)
system.membus.snoop_fanout::samples             43570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   43570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               43570                       # Request fanout histogram
system.membus.reqLayer0.occupancy              610999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           117740499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          138579664                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         163064                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       133025                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7102                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       115891                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          64025                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    55.245878                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          11058                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          192                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              131193                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1535                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45572                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             100094                       # DTB write hits
system.switch_cpus0.dtb.write_misses              973                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18615                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              231287                       # DTB hits
system.switch_cpus0.dtb.data_misses              2508                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64187                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              41507                       # ITB hits
system.switch_cpus0.itb.fetch_misses              540                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  10                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          42047                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1437072                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       244598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                852786                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             163064                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        75083                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1038040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          19724                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        15607                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          137                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           113837                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1308585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.651686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.927910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1142629     87.32%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11516      0.88%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           23006      1.76%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           14040      1.07%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           32886      2.51%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            8079      0.62%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11766      0.90%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6701      0.51%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           57962      4.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1308585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.113470                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.593419                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          183507                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       988577                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           100271                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27086                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          9144                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8302                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          734                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        731611                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          9144                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          196492                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         503621                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       315036                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           113295                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       170997                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        697528                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          516                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         27322                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          6977                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        115964                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       464064                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       909335                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       906367                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2634                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       339805                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          124251                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18151                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2079                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           178764                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       131426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       106850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        30853                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        17196                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            643353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        17087                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           606899                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1191                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       155072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        95170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        11123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1308585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.463783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.183575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1055605     80.67%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       107182      8.19%     88.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        48713      3.72%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        37815      2.89%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        27897      2.13%     97.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        17749      1.36%     98.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         8701      0.66%     99.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3077      0.24%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1846      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1308585                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1416      6.76%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         10721     51.18%     57.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8811     42.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.07%      0.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       352511     58.08%     58.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          573      0.09%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1176      0.19%     58.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       139167     22.93%     81.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       102157     16.83%     98.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10633      1.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        606899                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.422316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              20948                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034516                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2536588                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       812114                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       570795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7933                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4008                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        623263                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4129                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5510                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        35865                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        12071                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        17431                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          9144                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         281183                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       191911                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       672600                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         2902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       131426                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       106850                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        13000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       189983                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8827                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       598592                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       133226                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         8306                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12160                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              234479                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           82434                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            101253                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.416536                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                579494                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               574583                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           286123                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           391727                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.399829                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.730414                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       150959                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7994                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1283193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.401324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.304714                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1094306     85.28%     85.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        87108      6.79%     92.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        33029      2.57%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        16138      1.26%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        18719      1.46%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6261      0.49%     97.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         4847      0.38%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4147      0.32%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        18638      1.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1283193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       514976                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        514976                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                190340                       # Number of memory references committed
system.switch_cpus0.commit.loads                95561                       # Number of loads committed
system.switch_cpus0.commit.membars               3263                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             69787                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           494933                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7326                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10066      1.95%      1.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       298666     58.00%     59.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          536      0.10%     60.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        98824     19.19%     79.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        94852     18.42%     97.94% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10633      2.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       514976                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        18638                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1922137                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1357495                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 128487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             4266196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             505364                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               505364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.843637                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.843637                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.351662                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.351662                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          801564                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         391724                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2532                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          30676                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8815                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           6280                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         5357                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          212                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         4677                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           3433                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    73.401753                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            349                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                5020                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               1944                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                6964                       # DTB hits
system.switch_cpus1.dtb.data_misses                 8                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                399                       # ITB hits
system.switch_cpus1.itb.fetch_misses              274                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            673                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   47534                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         5839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 25432                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               6280                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         3782                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                10344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            890                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        29355                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           92                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             3133                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           91                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        46127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.551347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.700931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           40209     87.17%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             311      0.67%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            2196      4.76%     92.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             359      0.78%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             718      1.56%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             370      0.80%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             221      0.48%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             340      0.74%     96.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8            1403      3.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        46127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.132116                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.535028                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            5741                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        34451                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             5312                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          183                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           440                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          176                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         24040                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           32                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           440                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            6104                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            296                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        32950                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             5141                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         1196                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts         22582                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents             7                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents             3                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents             7                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands        14500                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        25114                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        25110                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps        12042                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            2458                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             4341                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         5295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         2158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          506                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          273                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded             19944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued            19471                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           52                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         4277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined         1442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        46127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.422117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.022913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        36948     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         3460      7.50%     87.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         3353      7.27%     94.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3         1095      2.37%     97.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          677      1.47%     98.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          379      0.82%     99.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6          117      0.25%     99.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           69      0.15%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           29      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        46127                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             14      4.07%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           219     63.66%     67.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          111     32.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu        11335     58.21%     58.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           26      0.13%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         5213     26.77%     85.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite         2001     10.28%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          896      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total         19471                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.409623                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                344                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        85465                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        26021                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses        19013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses         19815                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           77                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          419                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           440                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            296                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts        22015                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         5295                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         2158                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1685                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          445                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts        19153                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         5028                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          318                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  280                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                6976                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            3618                       # Number of branches executed
system.switch_cpus1.iew.exec_stores              1948                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.402933                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                 19058                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                19013                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             8557                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            10881                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.399987                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.786417                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         4494                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          428                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        45387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.385771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.139042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        37834     83.36%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         3114      6.86%     90.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2         2517      5.55%     95.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          699      1.54%     97.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          325      0.72%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          213      0.47%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          258      0.57%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           65      0.14%     99.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          362      0.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        45387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        17509                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         17509                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  6276                       # Number of memory references committed
system.switch_cpus1.commit.loads                 4537                       # Number of loads committed
system.switch_cpus1.commit.membars                 81                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              3394                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            16846                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          271                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           51      0.29%      0.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        10182     58.15%     58.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           23      0.13%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         4618     26.38%     84.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite         1739      9.93%     94.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          896      5.12%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        17509                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          362                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               66972                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              44742                       # The number of ROB writes
system.switch_cpus1.timesIdled                     54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   1407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             4930137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              17458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                17458                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.722763                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.722763                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.367274                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.367274                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads           22838                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes          13216                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          21715                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           547                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         976198                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       838967                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        18681                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       731644                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         248894                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    34.018457                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          50029                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          350                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              645013                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3050                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    7                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          122977                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             325055                       # DTB write hits
system.switch_cpus2.dtb.write_misses              723                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  38                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          70636                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              970068                       # DTB hits
system.switch_cpus2.dtb.data_misses              3773                       # DTB misses
system.switch_cpus2.dtb.data_acv                   45                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          193613                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             165735                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1356                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  55                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         167091                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3915941                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       766598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               4671729                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             976198                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       298923                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2652200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          66766                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          638                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        30963                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           48                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           530804                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        13368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      3483954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.340927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.716402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2667838     76.58%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           57332      1.65%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           82713      2.37%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           53367      1.53%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          102085      2.93%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           52492      1.51%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           50949      1.46%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           25048      0.72%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          392130     11.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      3483954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.249288                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.193003                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          593479                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2182096                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           614385                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        62460                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         31534                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        53471                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1884                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       4100629                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5580                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         31534                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          634230                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         334799                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1665582                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           633965                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       183844                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       3966869                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         8627                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18280                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         13528                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         61218                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      2944084                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5163406                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5154338                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         8242                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      2378843                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          565246                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        83394                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        14528                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           414162                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       667178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       355659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112525                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        40467                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           3701163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       117826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          3541804                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         5324                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       723512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       366543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        76843                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      3483954                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016605                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.832228                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2306547     66.20%     66.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       363008     10.42%     76.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       230770      6.62%     83.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       168740      4.84%     88.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       150230      4.31%     92.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        99853      2.87%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        79033      2.27%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        49531      1.42%     98.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        36242      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      3483954                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          37637     44.11%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     44.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         30487     35.73%     79.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17203     20.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         1532      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      2469461     69.72%     69.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         9548      0.27%     70.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     70.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         3871      0.11%     70.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     70.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         2253      0.06%     70.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     70.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          765      0.02%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       679343     19.18%     89.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       331393      9.36%     98.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        43635      1.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       3541804                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.904458                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              85327                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.024091                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     10633508                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      4533796                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      3444799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        24705                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        12633                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        12194                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       3613184                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          12415                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19095                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       119457                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3996                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        71096                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2375                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        24673                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         31534                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         123578                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        43934                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      3866296                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       667178                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       355659                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        96416                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          2069                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        41573                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3996                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         8296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        20122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28418                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      3503810                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       649446                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        37994                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                47307                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              975409                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          489870                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            325963                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.894756                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               3465907                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              3456993                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          2098378                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2710090                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.882800                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.774284                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       729166                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        26457                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      3368960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.928288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.112738                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2439011     72.40%     72.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       407335     12.09%     84.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       134170      3.98%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        53071      1.58%     90.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55085      1.64%     91.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        34913      1.04%     92.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21279      0.63%     93.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        22869      0.68%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       201227      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      3368960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      3127366                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       3127366                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                832284                       # Number of memory references committed
system.switch_cpus2.commit.loads               547721                       # Number of loads committed
system.switch_cpus2.commit.membars              19784                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            439590                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             12031                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          3034221                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        39441                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        33415      1.07%      1.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2182188     69.78%     70.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         8885      0.28%     71.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     71.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         3865      0.12%     71.25% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     71.25% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         2252      0.07%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     71.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          765      0.02%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       567505     18.15%     89.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       284855      9.11%     98.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        43634      1.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      3127366                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       201227                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             7003721                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            7828706                       # The number of ROB writes
system.switch_cpus2.timesIdled                   7250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 431987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              619163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            3095483                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              3095483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.265050                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.265050                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.790483                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.790483                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4679030                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2653745                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             8107                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            7900                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          95926                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         47724                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          47048                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        39182                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1929                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        37236                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          18826                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    50.558599                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2770                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          133                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               45129                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1024                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3444                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19310                       # DTB write hits
system.switch_cpus3.dtb.write_misses              182                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1252                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               64439                       # DTB hits
system.switch_cpus3.dtb.data_misses              1206                       # DTB misses
system.switch_cpus3.dtb.data_acv                   38                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4696                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7846                       # ITB hits
system.switch_cpus3.itb.fetch_misses              551                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8397                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  337894                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        78507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                253884                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              47048                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        21596                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               191936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6942                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        19230                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          102                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            33451                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       293443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.865190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.194498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          244947     83.47%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2714      0.92%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            8273      2.82%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2619      0.89%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8698      2.96%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1741      0.59%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5479      1.87%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1380      0.47%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17592      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       293443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.139239                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.751372                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           64466                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       186477                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34412                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4839                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3249                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2017                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        210189                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          768                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3249                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           67775                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          39092                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       111965                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            35977                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        35385                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        197129                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           455                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           499                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         24399                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       134433                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       236298                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       236016                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          204                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       106969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           27464                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10221                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          818                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38240                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        38003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        20858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6089                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         4319                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            178456                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         6802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           181160                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        35879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4683                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       293443                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.617360                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.295078                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       220669     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        24935      8.50%     83.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        14947      5.09%     88.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14467      4.93%     93.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        13092      4.46%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2748      0.94%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1671      0.57%     99.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          516      0.18%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          398      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       293443                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             97      1.28%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5422     71.62%     72.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2052     27.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       105892     58.45%     58.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          126      0.07%     58.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     58.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           26      0.01%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        48568     26.81%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        19890     10.98%     96.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6649      3.67%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        181160                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.536144                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7571                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041792                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       662889                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       220921                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       164143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          778                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          435                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          339                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        188312                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            413                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          693                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8763                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2549                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        12659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3249                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10051                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        23181                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       189451                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1237                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        38003                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        20858                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5503                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        22977                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          221                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2833                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       178986                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        46728                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2174                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4193                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               66420                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           24131                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             19692                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.529711                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                166307                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               164482                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74403                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            92537                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.486786                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.804035                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        35149                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2119                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2560                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       286761                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530867                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.540898                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       231627     80.77%     80.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        26538      9.25%     90.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        11662      4.07%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2989      1.04%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2445      0.85%     95.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1544      0.54%     96.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1436      0.50%     97.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          873      0.30%     97.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7647      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       286761                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       152232                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        152232                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 47549                       # Number of memory references committed
system.switch_cpus3.commit.loads                29240                       # Number of loads committed
system.switch_cpus3.commit.membars               1111                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21252                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           146240                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1546                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2859      1.88%      1.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        93914     61.69%     63.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          110      0.07%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        30351     19.94%     83.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        18322     12.04%     95.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6649      4.37%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       152232                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7647                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              459795                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             381528                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  44451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             4499894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             149379                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               149379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.261991                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.261991                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.442088                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.442088                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          223891                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         118674                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              182                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             169                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          26982                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4545                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              55991                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             55990                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               129                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              129                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            40818                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             522                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           163                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19872                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        34454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        22935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       109627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                193257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       427648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1327655                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        15392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       733888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4479659                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       146240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       271920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7410082                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             915                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           117495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 117495    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             117495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           99630998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10292719                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20778280                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            182746                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            378255                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18006947                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          60479517                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3511218                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4710505                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
