TimeQuest Timing Analyzer report for AudioPlayer
Tue Jul 26 17:45:21 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'RESET'
 13. Slow 1200mV 85C Model Setup: 'clock_switch_out:inst5|clk_out'
 14. Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'clock_switch_out:inst5|clk_out'
 20. Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Hold: 'RESET'
 26. Slow 1200mV 85C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 85C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'RESET'
 44. Slow 1200mV 0C Model Setup: 'clock_switch_out:inst5|clk_out'
 45. Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Hold: 'clock_switch_out:inst5|clk_out'
 51. Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 53. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Hold: 'RESET'
 57. Slow 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Slow 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 62. Slow 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 63. Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 64. Slow 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'RESET'
 74. Fast 1200mV 0C Model Setup: 'clock_switch_out:inst5|clk_out'
 75. Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 76. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 80. Fast 1200mV 0C Model Hold: 'clock_switch_out:inst5|clk_out'
 81. Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 83. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 85. Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Hold: 'RESET'
 87. Fast 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 89. Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[2]'
 93. Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 94. Fast 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; AudioPlayer                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------+-------------------------------------------------------+
; CLK_24576                                         ; Base      ; 40.690  ; 24.58 MHz  ; 0.000 ; 20.345 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                     ; { CLK_24576 }                                         ;
; CLK_225792                                        ; Base      ; 44.288  ; 22.58 MHz  ; 0.000 ; 22.144 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                     ; { CLK_225792 }                                        ;
; clock_switch_out:inst5|clk_out                    ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                     ; { clock_switch_out:inst5|clk_out }                    ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 162.760 ; 6.14 MHz   ; 0.000 ; 81.380 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLK_24576  ; inst7|altpll_component|auto_generated|pll1|inclk[0] ; { inst7|altpll_component|auto_generated|pll1|clk[0] } ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 122.070 ; 8.19 MHz   ; 0.000 ; 61.035 ; 50.00      ; 3         ; 1           ;       ;        ;           ;            ; false    ; CLK_24576  ; inst7|altpll_component|auto_generated|pll1|inclk[0] ; { inst7|altpll_component|auto_generated|pll1|clk[1] } ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 108.506 ; 9.22 MHz   ; 0.000 ; 54.253 ; 50.00      ; 8         ; 3           ;       ;        ;           ;            ; false    ; CLK_24576  ; inst7|altpll_component|auto_generated|pll1|inclk[0] ; { inst7|altpll_component|auto_generated|pll1|clk[2] } ;
; inst7|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 81.380  ; 12.29 MHz  ; 0.000 ; 40.690 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_24576  ; inst7|altpll_component|auto_generated|pll1|inclk[0] ; { inst7|altpll_component|auto_generated|pll1|clk[3] } ;
; inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 88.576  ; 11.29 MHz  ; 0.000 ; 44.288 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_225792 ; inst|altpll_component|auto_generated|pll1|inclk[0]  ; { inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 118.101 ; 8.47 MHz   ; 0.000 ; 59.050 ; 50.00      ; 8         ; 3           ;       ;        ;           ;            ; false    ; CLK_225792 ; inst|altpll_component|auto_generated|pll1|inclk[0]  ; { inst|altpll_component|auto_generated|pll1|clk[1] }  ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; Generated ; 177.152 ; 5.64 MHz   ; 0.000 ; 88.576 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLK_225792 ; inst|altpll_component|auto_generated|pll1|inclk[0]  ; { inst|altpll_component|auto_generated|pll1|clk[2] }  ;
; RESET                                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                     ; { RESET }                                             ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 86.55 MHz  ; 86.55 MHz       ; RESET                                             ;                                                ;
; 239.23 MHz ; 239.23 MHz      ; clock_switch_out:inst5|clk_out                    ;                                                ;
; 513.87 MHz ; 402.09 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 532.77 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1]  ; limit due to minimum period restriction (tmin) ;
; 560.85 MHz ; 402.09 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 730.99 MHz ; 402.09 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
; 867.3 MHz  ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; RESET                                             ; -10.554 ; -10.554       ;
; clock_switch_out:inst5|clk_out                    ; -3.180  ; -81.257       ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 107.138 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 116.224 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 120.124 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 160.977 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 175.999 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock_switch_out:inst5|clk_out                    ; 0.452 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.453 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 0.454 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.212 ; 0.000         ;
; RESET                                             ; 2.825 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; -3.075 ; -6.150        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; -2.744 ; -5.488        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; -2.474 ; -4.612        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; -2.473 ; -4.946        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; -2.212 ; -2.212        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 1.813 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 1.879 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.928 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 2.161 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.259 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RESET                                             ; -3.000 ; -3.000        ;
; clock_switch_out:inst5|clk_out                    ; -1.487 ; -53.532       ;
; CLK_24576                                         ; 20.279 ; 0.000         ;
; CLK_225792                                        ; 22.078 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 53.974 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 58.770 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 60.755 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 81.100 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 88.297 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RESET'                                                                                                                                                                    ;
+---------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -10.554 ; clock_switch_in:inst4|data_out[1]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.973     ; 8.771      ;
; -10.543 ; clock_switch_in:inst4|data_out[6]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.779     ; 8.954      ;
; -10.500 ; clock_switch_in:inst4|data_out[0]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.781     ; 8.909      ;
; -8.554  ; clock_switch_in:inst4|data_out[5]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.973     ; 6.771      ;
; -8.527  ; clock_switch_in:inst4|data_out[7]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.780     ; 6.937      ;
; -8.263  ; clock_switch_in:inst4|data_out[2]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.781     ; 6.672      ;
; -7.420  ; clock_4:inst11|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 2.422      ; 8.944      ;
; -7.082  ; clock_2:inst10|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 2.422      ; 8.606      ;
; -6.960  ; clock_2:inst14|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.500        ; 2.426      ; 8.986      ;
; -6.834  ; clock_2:inst12|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 2.430      ; 8.384      ;
; -6.606  ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; 0.004        ; 6.397      ; 12.187     ;
; -6.515  ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; 0.004        ; 6.397      ; 12.096     ;
; -6.243  ; clock_4:inst6|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.500        ; 2.455      ; 8.298      ;
; -6.156  ; clock_switch_in:inst4|data_out[4]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.760     ; 4.586      ;
; -6.045  ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 6.397      ; 12.042     ;
; -6.020  ; clock_switch_in:inst4|data_out[3]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.758     ; 4.452      ;
; -5.891  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 6.374      ; 11.385     ;
; -5.651  ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 6.374      ; 11.127     ;
; -5.604  ; clock_4:inst13|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 2.430      ; 7.154      ;
; -5.569  ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.020        ; 6.374      ; 11.143     ;
; -5.496  ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.924        ; 6.397      ; 11.917     ;
; -5.463  ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.500        ; 6.397      ; 11.460     ;
; -5.336  ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.040        ; 6.374      ; 10.850     ;
; -5.168  ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.500        ; 6.374      ; 11.142     ;
; -5.055  ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.001        ; 6.374      ; 10.530     ;
; -5.034  ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.010        ; 6.374      ; 10.598     ;
; -4.950  ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.450        ; 6.397      ; 10.897     ;
; -4.712  ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.465        ; 6.374      ; 10.651     ;
; -3.914  ; clock_4:inst3|count[0]                            ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 2.450      ; 5.964      ;
; -3.913  ; clock_4:inst3|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 2.450      ; 5.963      ;
+---------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_switch_out:inst5|clk_out'                                                                                                 ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -3.180 ; LED:inst2|count[1]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 4.098      ;
; -3.123 ; LED:inst2|count[0]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 4.041      ;
; -3.091 ; LED:inst2|count[1]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 4.009      ;
; -3.082 ; LED:inst2|count[0]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 4.000      ;
; -3.061 ; LED:inst2|count[1]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.979      ;
; -3.032 ; LED:inst2|count[3]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.950      ;
; -2.993 ; LED:inst2|count[0]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.911      ;
; -2.978 ; LED:inst2|count[2]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.896      ;
; -2.977 ; LED:inst2|count[0]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.895      ;
; -2.945 ; LED:inst2|count[1]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.863      ;
; -2.943 ; LED:inst2|count[3]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.861      ;
; -2.937 ; LED:inst2|count[2]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.855      ;
; -2.926 ; LED:inst2|count[7]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.845      ;
; -2.915 ; LED:inst2|count[1]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.833      ;
; -2.913 ; LED:inst2|count[3]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.831      ;
; -2.891 ; LED:inst2|count[1]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.809      ;
; -2.887 ; LED:inst2|count[5]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.805      ;
; -2.876 ; LED:inst2|count[1]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.794      ;
; -2.848 ; LED:inst2|count[2]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.766      ;
; -2.847 ; LED:inst2|count[0]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.765      ;
; -2.832 ; LED:inst2|count[4]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.750      ;
; -2.832 ; LED:inst2|count[2]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.750      ;
; -2.831 ; LED:inst2|count[0]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.749      ;
; -2.799 ; LED:inst2|count[1]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.717      ;
; -2.798 ; LED:inst2|count[5]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.716      ;
; -2.797 ; LED:inst2|count[3]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.715      ;
; -2.793 ; LED:inst2|count[0]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.711      ;
; -2.792 ; LED:inst2|count[4]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.710      ;
; -2.785 ; LED:inst2|count[22] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.705      ;
; -2.778 ; LED:inst2|count[0]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.696      ;
; -2.775 ; LED:inst2|count[2]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.694      ;
; -2.769 ; LED:inst2|count[1]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.687      ;
; -2.768 ; LED:inst2|count[5]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.686      ;
; -2.767 ; LED:inst2|count[3]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.685      ;
; -2.745 ; LED:inst2|count[7]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.663      ;
; -2.745 ; LED:inst2|count[4]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.664      ;
; -2.743 ; LED:inst2|count[3]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.661      ;
; -2.728 ; LED:inst2|count[0]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.646      ;
; -2.728 ; LED:inst2|count[3]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.646      ;
; -2.703 ; LED:inst2|count[4]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.621      ;
; -2.702 ; LED:inst2|count[2]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.620      ;
; -2.701 ; LED:inst2|count[0]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.619      ;
; -2.686 ; LED:inst2|count[4]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.604      ;
; -2.686 ; LED:inst2|count[2]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.604      ;
; -2.685 ; LED:inst2|count[0]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.603      ;
; -2.684 ; LED:inst2|count[6]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.602      ;
; -2.668 ; LED:inst2|count[0]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.587      ;
; -2.661 ; LED:inst2|count[31] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.581      ;
; -2.656 ; LED:inst2|count[7]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.574      ;
; -2.654 ; LED:inst2|count[6]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.572      ;
; -2.653 ; LED:inst2|count[1]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.571      ;
; -2.652 ; LED:inst2|count[5]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.570      ;
; -2.651 ; LED:inst2|count[3]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.569      ;
; -2.648 ; LED:inst2|count[2]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.566      ;
; -2.633 ; LED:inst2|count[2]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.551      ;
; -2.630 ; LED:inst2|count[23] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.550      ;
; -2.626 ; LED:inst2|count[7]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.544      ;
; -2.623 ; LED:inst2|count[1]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.541      ;
; -2.622 ; LED:inst2|count[5]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.540      ;
; -2.621 ; LED:inst2|count[3]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.539      ;
; -2.618 ; LED:inst2|count[1]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.536      ;
; -2.615 ; LED:inst2|count[11] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.534      ;
; -2.598 ; LED:inst2|count[9]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.516      ;
; -2.598 ; LED:inst2|count[5]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.516      ;
; -2.598 ; LED:inst2|count[30] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.518      ;
; -2.592 ; LED:inst2|count[0]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.511      ;
; -2.589 ; LED:inst2|count[29] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.509      ;
; -2.583 ; LED:inst2|count[5]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.501      ;
; -2.583 ; LED:inst2|count[2]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.501      ;
; -2.567 ; LED:inst2|count[7]  ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.486      ;
; -2.566 ; LED:inst2|count[3]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.485      ;
; -2.565 ; LED:inst2|count[6]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.483      ;
; -2.560 ; LED:inst2|count[7]  ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.479      ;
; -2.560 ; LED:inst2|count[20] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.480      ;
; -2.558 ; LED:inst2|count[1]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.477      ;
; -2.557 ; LED:inst2|count[4]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.475      ;
; -2.556 ; LED:inst2|count[2]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.474      ;
; -2.555 ; LED:inst2|count[0]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.473      ;
; -2.552 ; LED:inst2|count[5]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.471      ;
; -2.549 ; LED:inst2|count[1]  ; LED:inst2|count[14] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.468      ;
; -2.542 ; LED:inst2|count[17] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.462      ;
; -2.541 ; LED:inst2|count[8]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.459      ;
; -2.540 ; LED:inst2|count[4]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.458      ;
; -2.540 ; LED:inst2|count[2]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.458      ;
; -2.539 ; LED:inst2|count[0]  ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.457      ;
; -2.538 ; LED:inst2|count[6]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.456      ;
; -2.523 ; LED:inst2|count[2]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.442      ;
; -2.522 ; LED:inst2|count[16] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.442      ;
; -2.510 ; LED:inst2|count[7]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.428      ;
; -2.509 ; LED:inst2|count[9]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.427      ;
; -2.507 ; LED:inst2|count[1]  ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.425      ;
; -2.507 ; LED:inst2|count[6]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.426      ;
; -2.506 ; LED:inst2|count[5]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.424      ;
; -2.505 ; LED:inst2|count[3]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.423      ;
; -2.503 ; LED:inst2|count[4]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.421      ;
; -2.501 ; LED:inst2|count[8]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.419      ;
; -2.496 ; LED:inst2|count[21] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.081     ; 3.416      ;
; -2.494 ; LED:inst2|count[15] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.082     ; 3.413      ;
; -2.488 ; LED:inst2|count[4]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.406      ;
; -2.487 ; LED:inst2|count[13] ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.083     ; 3.405      ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                           ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 107.138 ; clock_2:inst10|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.081     ; 1.288      ;
; 107.568 ; clock_2:inst10|clk_out ; clock_2:inst10|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.081     ; 0.858      ;
; 107.568 ; clock_4:inst11|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.081     ; 0.858      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 116.224 ; clock_4:inst6|count[0] ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.084     ; 1.794      ;
; 117.163 ; clock_4:inst6|count[0] ; clock_4:inst6|count[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.081     ; 0.858      ;
; 117.164 ; clock_4:inst6|clk_out  ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.080     ; 0.858      ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 120.124 ; clock_2:inst14|clk_out ; clock_2:inst14|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 122.070      ; -0.181     ; 1.766      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 160.977 ; clock_2:inst12|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.080     ; 1.704      ;
; 161.823 ; clock_2:inst12|clk_out ; clock_2:inst12|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.080     ; 0.858      ;
; 161.823 ; clock_4:inst13|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.080     ; 0.858      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                          ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 175.999 ; clock_4:inst3|count[0] ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.081     ; 1.073      ;
; 176.214 ; clock_4:inst3|count[0] ; clock_4:inst3|count[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.081     ; 0.858      ;
; 176.214 ; clock_4:inst3|clk_out  ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.081     ; 0.858      ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_switch_out:inst5|clk_out'                                                                                                 ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.452 ; LED:inst2|leda[3]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LED:inst2|leda[2]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LED:inst2|leda[1]   ; LED:inst2|leda[1]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LED:inst2|leda[0]   ; LED:inst2|leda[0]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.712 ; LED:inst2|leda[0]   ; LED:inst2|leda[1]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.006      ;
; 0.759 ; LED:inst2|count[15] ; LED:inst2|count[15] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; LED:inst2|count[3]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; LED:inst2|count[19] ; LED:inst2|count[19] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; LED:inst2|count[11] ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; LED:inst2|count[5]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; LED:inst2|count[1]  ; LED:inst2|count[1]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; LED:inst2|count[27] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; LED:inst2|count[29] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; LED:inst2|count[21] ; LED:inst2|count[21] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; LED:inst2|count[31] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; LED:inst2|count[9]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; LED:inst2|count[7]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; LED:inst2|count[6]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; LED:inst2|count[2]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; LED:inst2|count[25] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; LED:inst2|count[23] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; LED:inst2|count[22] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; LED:inst2|count[4]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; LED:inst2|count[30] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; LED:inst2|count[10] ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; LED:inst2|count[8]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; LED:inst2|count[24] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; LED:inst2|count[28] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; LED:inst2|count[26] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; LED:inst2|leda[2]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.772 ; LED:inst2|leda[0]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; LED:inst2|leda[1]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.067      ;
; 1.114 ; LED:inst2|count[1]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; LED:inst2|count[3]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; LED:inst2|count[5]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; LED:inst2|count[21] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; LED:inst2|count[29] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; LED:inst2|count[9]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; LED:inst2|count[7]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; LED:inst2|count[27] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; LED:inst2|count[23] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; LED:inst2|count[25] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; LED:inst2|count[2]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; LED:inst2|count[0]  ; LED:inst2|count[1]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; LED:inst2|count[6]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; LED:inst2|count[4]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; LED:inst2|count[22] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; LED:inst2|count[10] ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; LED:inst2|count[30] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; LED:inst2|count[8]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; LED:inst2|count[26] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; LED:inst2|count[28] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; LED:inst2|count[24] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; LED:inst2|count[0]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; LED:inst2|count[2]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; LED:inst2|count[6]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; LED:inst2|count[4]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; LED:inst2|count[22] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; LED:inst2|count[8]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; LED:inst2|count[28] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; LED:inst2|count[26] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; LED:inst2|count[24] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.152 ; LED:inst2|leda[0]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.446      ;
; 1.154 ; LED:inst2|leda[1]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.448      ;
; 1.245 ; LED:inst2|count[1]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; LED:inst2|count[3]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.539      ;
; 1.246 ; LED:inst2|count[19] ; LED:inst2|count[21] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; LED:inst2|count[5]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; LED:inst2|count[21] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; LED:inst2|count[9]  ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; LED:inst2|count[29] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; LED:inst2|count[7]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; LED:inst2|count[27] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; LED:inst2|count[25] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; LED:inst2|count[23] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.542      ;
; 1.254 ; LED:inst2|count[1]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; LED:inst2|count[3]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; LED:inst2|count[19] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; LED:inst2|count[5]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; LED:inst2|count[21] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; LED:inst2|count[7]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; LED:inst2|count[27] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; LED:inst2|count[25] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; LED:inst2|count[23] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.551      ;
; 1.263 ; LED:inst2|count[0]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.557      ;
; 1.263 ; LED:inst2|count[2]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.557      ;
; 1.263 ; LED:inst2|count[6]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; LED:inst2|count[4]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; LED:inst2|count[22] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; LED:inst2|count[8]  ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; LED:inst2|count[28] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; LED:inst2|count[26] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; LED:inst2|count[24] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.560      ;
; 1.272 ; LED:inst2|count[0]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.566      ;
; 1.272 ; LED:inst2|count[2]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.566      ;
; 1.272 ; LED:inst2|count[6]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; LED:inst2|count[4]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; LED:inst2|count[22] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.567      ;
; 1.275 ; LED:inst2|count[26] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.569      ;
; 1.275 ; LED:inst2|count[24] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.082      ; 1.569      ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                          ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; clock_4:inst11|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; clock_2:inst10|clk_out ; clock_2:inst10|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.766 ; clock_2:inst10|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; clock_4:inst3|clk_out  ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; clock_4:inst3|count[0] ; clock_4:inst3|count[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.695 ; clock_4:inst3|count[0] ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.988      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.454 ; clock_4:inst13|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; clock_2:inst12|clk_out ; clock_2:inst12|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 1.208 ; clock_2:inst12|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.500      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                         ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.454 ; clock_4:inst6|clk_out  ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; clock_4:inst6|count[0] ; clock_4:inst6|count[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 1.301 ; clock_4:inst6|count[0] ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.590      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.212 ; clock_2:inst14|clk_out ; clock_2:inst14|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 1.605      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RESET'                                                                                                                                                                   ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.825 ; clock_4:inst3|count[0]                            ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 2.967      ; 5.372      ;
; 2.879 ; clock_4:inst3|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 2.967      ; 5.426      ;
; 3.261 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.000        ; 6.710      ; 10.051     ;
; 3.268 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; -0.001       ; 6.710      ; 10.057     ;
; 3.393 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; -0.010       ; 6.710      ; 10.123     ;
; 3.441 ; clock_4:inst13|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 2.946      ; 6.447      ;
; 3.542 ; clock_2:inst12|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 2.946      ; 6.548      ;
; 3.803 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 6.710      ; 10.573     ;
; 3.850 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 6.710      ; 10.640     ;
; 3.864 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.535       ; 6.710      ; 10.119     ;
; 3.915 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.000        ; 6.710      ; 10.655     ;
; 4.068 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.550       ; 6.733      ; 10.331     ;
; 4.130 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.076       ; 6.733      ; 10.867     ;
; 4.280 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; -0.004       ; 6.733      ; 11.039     ;
; 4.320 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.500       ; 6.710      ; 10.610     ;
; 4.371 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; -0.004       ; 6.733      ; 11.130     ;
; 4.582 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.500       ; 6.733      ; 10.895     ;
; 4.667 ; clock_2:inst10|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 2.939      ; 7.686      ;
; 4.681 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 6.733      ; 10.994     ;
; 4.800 ; clock_4:inst6|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.500       ; 2.971      ; 7.351      ;
; 4.966 ; clock_4:inst11|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 2.939      ; 7.985      ;
; 5.406 ; clock_switch_in:inst4|data_out[3]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.510     ; 3.896      ;
; 5.474 ; clock_2:inst14|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.500       ; 2.943      ; 7.997      ;
; 5.549 ; clock_switch_in:inst4|data_out[4]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.512     ; 4.037      ;
; 5.881 ; clock_switch_in:inst4|data_out[0]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.532     ; 4.349      ;
; 6.079 ; clock_switch_in:inst4|data_out[2]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.531     ; 4.548      ;
; 6.164 ; clock_switch_in:inst4|data_out[5]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.716     ; 4.448      ;
; 6.170 ; clock_switch_in:inst4|data_out[6]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.530     ; 4.640      ;
; 6.297 ; clock_switch_in:inst4|data_out[7]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.531     ; 4.766      ;
; 6.500 ; clock_switch_in:inst4|data_out[1]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.716     ; 4.784      ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -3.075 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; -0.043     ; 3.013      ;
; -3.075 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; -0.043     ; 3.013      ;
; -3.030 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.043     ; 2.948      ;
; -3.030 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.043     ; 2.948      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                     ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.744 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.036     ; 2.651      ;
; -2.744 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.036     ; 2.651      ;
; -2.708 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.036     ; 2.615      ;
; -2.708 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.036     ; 2.615      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                     ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.474 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.601        ; -0.068     ; 2.948      ;
; -2.140 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.068     ; 3.013      ;
; -2.138 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.601        ; -0.065     ; 2.615      ;
; -1.775 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.065     ; 2.651      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                     ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.473 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.652        ; -0.064     ; 3.002      ;
; -2.473 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.652        ; -0.064     ; 3.002      ;
; -2.171 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.064     ; 3.048      ;
; -2.171 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.064     ; 3.048      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                     ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.212 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.570        ; -0.040     ; 2.683      ;
; -1.828 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.040     ; 2.729      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                     ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.813 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 2.525      ;
; 1.813 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 2.525      ;
; 1.850 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 2.562      ;
; 1.850 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 2.562      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                     ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.879 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.361      ; 2.562      ;
; 2.230 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.357      ; 2.909      ;
; 2.241 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.399       ; 0.361      ; 2.525      ;
; 2.565 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.399       ; 0.357      ; 2.845      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                     ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.928 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 2.636      ;
; 2.312 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; -0.430       ; 0.386      ; 2.590      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.161 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.382      ; 2.845      ;
; 2.161 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.382      ; 2.845      ;
; 2.205 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 2.909      ;
; 2.205 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 2.909      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                     ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.259 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.362      ; 2.943      ;
; 2.259 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.362      ; 2.943      ;
; 2.561 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; -0.348       ; 0.362      ; 2.897      ;
; 2.561 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; -0.348       ; 0.362      ; 2.897      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 91.4 MHz   ; 91.4 MHz        ; RESET                                             ;                                                ;
; 265.46 MHz ; 265.46 MHz      ; clock_switch_out:inst5|clk_out                    ;                                                ;
; 554.94 MHz ; 402.09 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 561.48 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1]  ; limit due to minimum period restriction (tmin) ;
; 594.18 MHz ; 402.09 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 810.37 MHz ; 402.09 MHz      ; inst7|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
; 933.71 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; RESET                                             ; -9.941  ; -9.941        ;
; clock_switch_out:inst5|clk_out                    ; -2.767  ; -69.452       ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 107.272 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 116.320 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 120.268 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 161.077 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 176.081 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock_switch_out:inst5|clk_out                    ; 0.401 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 0.401 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.402 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.118 ; 0.000         ;
; RESET                                             ; 2.660 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; -2.777 ; -5.554        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; -2.474 ; -4.948        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; -2.067 ; -3.828        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; -2.063 ; -4.126        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; -1.830 ; -1.830        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 1.521 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 1.677 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.735 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 1.837 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.032 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RESET                                             ; -3.000 ; -3.000        ;
; clock_switch_out:inst5|clk_out                    ; -1.487 ; -53.976       ;
; CLK_24576                                         ; 20.288 ; 0.000         ;
; CLK_225792                                        ; 22.087 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 53.971 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 58.769 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 60.752 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 81.098 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 88.295 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RESET'                                                                                                                                                                    ;
+--------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -9.941 ; clock_switch_in:inst4|data_out[6]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.590     ; 8.598      ;
; -9.934 ; clock_switch_in:inst4|data_out[1]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.768     ; 8.413      ;
; -9.892 ; clock_switch_in:inst4|data_out[0]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.593     ; 8.546      ;
; -7.977 ; clock_switch_in:inst4|data_out[5]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.768     ; 6.456      ;
; -7.954 ; clock_switch_in:inst4|data_out[7]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.591     ; 6.610      ;
; -7.725 ; clock_switch_in:inst4|data_out[2]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.592     ; 6.380      ;
; -7.362 ; clock_4:inst11|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 2.076      ; 8.597      ;
; -7.035 ; clock_2:inst10|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 2.076      ; 8.270      ;
; -6.891 ; clock_2:inst14|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.500        ; 2.079      ; 8.627      ;
; -6.734 ; clock_2:inst12|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 2.083      ; 7.994      ;
; -6.605 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; 0.004        ; 5.589      ; 11.435     ;
; -6.401 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; 0.004        ; 5.589      ; 11.231     ;
; -6.152 ; clock_4:inst6|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.500        ; 2.104      ; 7.913      ;
; -6.055 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 5.589      ; 11.301     ;
; -5.904 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 5.570      ; 10.651     ;
; -5.731 ; clock_switch_in:inst4|data_out[4]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.576     ; 4.402      ;
; -5.666 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 5.570      ; 10.395     ;
; -5.633 ; clock_4:inst13|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 2.083      ; 6.893      ;
; -5.605 ; clock_switch_in:inst4|data_out[3]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -1.574     ; 4.278      ;
; -5.596 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.020        ; 5.570      ; 10.423     ;
; -5.458 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.500        ; 5.589      ; 10.704     ;
; -5.394 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.924        ; 5.589      ; 11.064     ;
; -5.196 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.500        ; 5.570      ; 10.423     ;
; -4.856 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.040        ; 5.570      ; 9.623      ;
; -4.606 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.001        ; 5.570      ; 9.334      ;
; -4.586 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.010        ; 5.570      ; 9.403      ;
; -4.472 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.450        ; 5.589      ; 9.668      ;
; -4.246 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.465        ; 5.570      ; 9.438      ;
; -3.969 ; clock_4:inst3|count[0]                            ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 2.100      ; 5.726      ;
; -3.969 ; clock_4:inst3|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 2.100      ; 5.726      ;
+--------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_switch_out:inst5|clk_out'                                                                                                  ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.767 ; LED:inst2|count[1]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.695      ;
; -2.677 ; LED:inst2|count[0]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.605      ;
; -2.662 ; LED:inst2|count[7]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.591      ;
; -2.651 ; LED:inst2|count[0]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.579      ;
; -2.638 ; LED:inst2|count[3]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.566      ;
; -2.604 ; LED:inst2|count[1]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.532      ;
; -2.565 ; LED:inst2|count[1]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.493      ;
; -2.551 ; LED:inst2|count[2]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.479      ;
; -2.538 ; LED:inst2|count[2]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.467      ;
; -2.526 ; LED:inst2|count[2]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.454      ;
; -2.525 ; LED:inst2|count[0]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.453      ;
; -2.517 ; LED:inst2|count[1]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.445      ;
; -2.514 ; LED:inst2|count[0]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.442      ;
; -2.513 ; LED:inst2|count[5]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.441      ;
; -2.495 ; LED:inst2|count[22] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.425      ;
; -2.493 ; LED:inst2|count[1]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.421      ;
; -2.479 ; LED:inst2|count[4]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.408      ;
; -2.478 ; LED:inst2|count[1]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.406      ;
; -2.475 ; LED:inst2|count[3]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.403      ;
; -2.439 ; LED:inst2|count[1]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.367      ;
; -2.436 ; LED:inst2|count[3]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.364      ;
; -2.427 ; LED:inst2|count[0]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.355      ;
; -2.426 ; LED:inst2|count[4]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.354      ;
; -2.403 ; LED:inst2|count[0]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.331      ;
; -2.400 ; LED:inst2|count[4]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.328      ;
; -2.400 ; LED:inst2|count[2]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.328      ;
; -2.399 ; LED:inst2|count[0]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.327      ;
; -2.396 ; LED:inst2|count[31] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.326      ;
; -2.391 ; LED:inst2|count[7]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.319      ;
; -2.388 ; LED:inst2|count[2]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.316      ;
; -2.388 ; LED:inst2|count[3]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.316      ;
; -2.388 ; LED:inst2|count[0]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.316      ;
; -2.384 ; LED:inst2|count[11] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.313      ;
; -2.379 ; LED:inst2|count[0]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.307      ;
; -2.374 ; LED:inst2|count[23] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.304      ;
; -2.373 ; LED:inst2|count[0]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.302      ;
; -2.369 ; LED:inst2|count[0]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.298      ;
; -2.364 ; LED:inst2|count[3]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.292      ;
; -2.352 ; LED:inst2|count[1]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.280      ;
; -2.350 ; LED:inst2|count[5]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.278      ;
; -2.349 ; LED:inst2|count[3]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.277      ;
; -2.342 ; LED:inst2|count[29] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.272      ;
; -2.332 ; LED:inst2|count[30] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.262      ;
; -2.322 ; LED:inst2|count[5]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.251      ;
; -2.319 ; LED:inst2|count[3]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.248      ;
; -2.313 ; LED:inst2|count[1]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.241      ;
; -2.311 ; LED:inst2|count[5]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.239      ;
; -2.310 ; LED:inst2|count[3]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.238      ;
; -2.308 ; LED:inst2|count[6]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.236      ;
; -2.301 ; LED:inst2|count[2]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.229      ;
; -2.296 ; LED:inst2|count[7]  ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.225      ;
; -2.289 ; LED:inst2|count[7]  ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.218      ;
; -2.277 ; LED:inst2|count[2]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.205      ;
; -2.274 ; LED:inst2|count[4]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.202      ;
; -2.274 ; LED:inst2|count[2]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.202      ;
; -2.273 ; LED:inst2|count[0]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.201      ;
; -2.270 ; LED:inst2|count[6]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.198      ;
; -2.265 ; LED:inst2|count[9]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.193      ;
; -2.263 ; LED:inst2|count[4]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.191      ;
; -2.263 ; LED:inst2|count[5]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.191      ;
; -2.262 ; LED:inst2|count[2]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.190      ;
; -2.262 ; LED:inst2|count[0]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.190      ;
; -2.259 ; LED:inst2|count[1]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.187      ;
; -2.254 ; LED:inst2|count[6]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.183      ;
; -2.254 ; LED:inst2|count[2]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.182      ;
; -2.253 ; LED:inst2|count[1]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.182      ;
; -2.248 ; LED:inst2|count[2]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.177      ;
; -2.243 ; LED:inst2|count[15] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.172      ;
; -2.239 ; LED:inst2|count[5]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.167      ;
; -2.238 ; LED:inst2|count[20] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.168      ;
; -2.228 ; LED:inst2|count[7]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.156      ;
; -2.226 ; LED:inst2|count[1]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.154      ;
; -2.224 ; LED:inst2|count[5]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.152      ;
; -2.223 ; LED:inst2|count[3]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.151      ;
; -2.222 ; LED:inst2|count[17] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.152      ;
; -2.220 ; LED:inst2|count[21] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.150      ;
; -2.218 ; LED:inst2|count[25] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.148      ;
; -2.205 ; LED:inst2|count[16] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.135      ;
; -2.204 ; LED:inst2|count[1]  ; LED:inst2|count[14] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.133      ;
; -2.189 ; LED:inst2|count[7]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.117      ;
; -2.187 ; LED:inst2|count[1]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.115      ;
; -2.185 ; LED:inst2|count[5]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.113      ;
; -2.184 ; LED:inst2|count[3]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.112      ;
; -2.176 ; LED:inst2|count[4]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.104      ;
; -2.175 ; LED:inst2|count[8]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.103      ;
; -2.172 ; LED:inst2|count[2]  ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.101      ;
; -2.166 ; LED:inst2|count[13] ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.094      ;
; -2.166 ; LED:inst2|count[27] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.096      ;
; -2.165 ; LED:inst2|count[2]  ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.094      ;
; -2.162 ; LED:inst2|count[7]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.090      ;
; -2.160 ; LED:inst2|count[26] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.072     ; 3.090      ;
; -2.157 ; LED:inst2|count[14] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.086      ;
; -2.152 ; LED:inst2|count[4]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.080      ;
; -2.150 ; LED:inst2|count[12] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.073     ; 3.079      ;
; -2.149 ; LED:inst2|count[8]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.077      ;
; -2.148 ; LED:inst2|count[4]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.076      ;
; -2.148 ; LED:inst2|count[2]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.076      ;
; -2.147 ; LED:inst2|count[0]  ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.075      ;
; -2.145 ; LED:inst2|count[6]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.073      ;
; -2.144 ; LED:inst2|count[6]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.074     ; 3.072      ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                            ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 107.272 ; clock_2:inst10|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.073     ; 1.163      ;
; 107.665 ; clock_2:inst10|clk_out ; clock_2:inst10|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.073     ; 0.770      ;
; 107.665 ; clock_4:inst11|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.073     ; 0.770      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 116.320 ; clock_4:inst6|count[0] ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.077     ; 1.706      ;
; 117.260 ; clock_4:inst6|clk_out  ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.073     ; 0.770      ;
; 117.261 ; clock_4:inst6|count[0] ; clock_4:inst6|count[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.072     ; 0.770      ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 120.268 ; clock_2:inst14|clk_out ; clock_2:inst14|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 122.070      ; -0.160     ; 1.644      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 161.077 ; clock_2:inst12|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.073     ; 1.612      ;
; 161.919 ; clock_2:inst12|clk_out ; clock_2:inst12|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.073     ; 0.770      ;
; 161.919 ; clock_4:inst13|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.073     ; 0.770      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                           ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 176.081 ; clock_4:inst3|count[0] ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.072     ; 1.001      ;
; 176.312 ; clock_4:inst3|count[0] ; clock_4:inst3|count[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.072     ; 0.770      ;
; 176.312 ; clock_4:inst3|clk_out  ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.072     ; 0.770      ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_switch_out:inst5|clk_out'                                                                                                  ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.401 ; LED:inst2|leda[3]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LED:inst2|leda[2]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LED:inst2|leda[1]   ; LED:inst2|leda[1]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LED:inst2|leda[0]   ; LED:inst2|leda[0]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.641 ; LED:inst2|leda[0]   ; LED:inst2|leda[1]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.909      ;
; 0.703 ; LED:inst2|count[15] ; LED:inst2|count[15] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; LED:inst2|count[5]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; LED:inst2|count[3]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; LED:inst2|count[29] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; LED:inst2|count[21] ; LED:inst2|count[21] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; LED:inst2|count[19] ; LED:inst2|count[19] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; LED:inst2|count[11] ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; LED:inst2|count[27] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; LED:inst2|count[6]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; LED:inst2|count[1]  ; LED:inst2|count[1]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; LED:inst2|count[31] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LED:inst2|count[22] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LED:inst2|count[9]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LED:inst2|count[7]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; LED:inst2|count[25] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; LED:inst2|count[23] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; LED:inst2|count[2]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; LED:inst2|count[10] ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; LED:inst2|count[4]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; LED:inst2|leda[2]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; LED:inst2|count[28] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; LED:inst2|count[30] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; LED:inst2|count[26] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; LED:inst2|count[8]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; LED:inst2|count[24] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.980      ;
; 0.718 ; LED:inst2|leda[0]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; LED:inst2|leda[1]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 1.025 ; LED:inst2|count[6]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; LED:inst2|count[5]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LED:inst2|count[0]  ; LED:inst2|count[1]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LED:inst2|count[3]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LED:inst2|count[22] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; LED:inst2|count[4]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; LED:inst2|count[2]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; LED:inst2|count[21] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; LED:inst2|count[29] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; LED:inst2|count[10] ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; LED:inst2|count[8]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; LED:inst2|count[27] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; LED:inst2|count[28] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; LED:inst2|count[26] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; LED:inst2|count[30] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; LED:inst2|count[24] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; LED:inst2|count[1]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; LED:inst2|count[9]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; LED:inst2|count[7]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; LED:inst2|count[25] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; LED:inst2|count[23] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.040 ; LED:inst2|count[6]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; LED:inst2|count[22] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; LED:inst2|count[0]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; LED:inst2|count[2]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; LED:inst2|count[4]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; LED:inst2|count[28] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; LED:inst2|count[26] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; LED:inst2|count[8]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; LED:inst2|count[24] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.314      ;
; 1.073 ; LED:inst2|leda[0]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.341      ;
; 1.077 ; LED:inst2|leda[1]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.345      ;
; 1.119 ; LED:inst2|count[3]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; LED:inst2|count[19] ; LED:inst2|count[21] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; LED:inst2|count[5]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; LED:inst2|count[27] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; LED:inst2|count[29] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; LED:inst2|count[21] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.389      ;
; 1.124 ; LED:inst2|count[1]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.392      ;
; 1.126 ; LED:inst2|count[9]  ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; LED:inst2|count[7]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; LED:inst2|count[25] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; LED:inst2|count[23] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.396      ;
; 1.147 ; LED:inst2|count[6]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; LED:inst2|count[5]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; LED:inst2|count[3]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; LED:inst2|count[0]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; LED:inst2|count[22] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; LED:inst2|count[19] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; LED:inst2|count[21] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; LED:inst2|count[2]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; LED:inst2|count[4]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; LED:inst2|count[27] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; LED:inst2|count[8]  ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; LED:inst2|count[26] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; LED:inst2|count[28] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; LED:inst2|count[1]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; LED:inst2|count[24] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; LED:inst2|count[7]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; LED:inst2|count[25] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; LED:inst2|count[23] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.422      ;
; 1.155 ; LED:inst2|count[14] ; LED:inst2|count[15] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.423      ;
; 1.162 ; LED:inst2|count[6]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; LED:inst2|count[22] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; LED:inst2|count[18] ; LED:inst2|count[19] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.432      ;
; 1.164 ; LED:inst2|count[0]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.432      ;
; 1.165 ; LED:inst2|count[2]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.433      ;
; 1.166 ; LED:inst2|count[4]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.073      ; 1.434      ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_4:inst13|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; clock_2:inst12|clk_out ; clock_2:inst12|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 1.068 ; clock_2:inst12|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.336      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                           ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_4:inst11|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; clock_2:inst10|clk_out ; clock_2:inst10|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.710 ; clock_2:inst10|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_4:inst6|clk_out  ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.417 ; clock_4:inst6|count[0] ; clock_4:inst6|count[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 1.162 ; clock_4:inst6|count[0] ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.425      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                          ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_4:inst3|clk_out  ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; clock_4:inst3|count[0] ; clock_4:inst3|count[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.629 ; clock_4:inst3|count[0] ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.896      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.118 ; clock_2:inst14|clk_out ; clock_2:inst14|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.160      ; 1.473      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RESET'                                                                                                                                                                    ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.660 ; clock_4:inst3|count[0]                            ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 2.555      ; 4.795      ;
; 2.715 ; clock_4:inst3|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 2.555      ; 4.850      ;
; 2.958 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.000        ; 5.866      ; 8.904      ;
; 2.968 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; -0.001       ; 5.866      ; 8.913      ;
; 3.093 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; -0.010       ; 5.866      ; 8.979      ;
; 3.143 ; clock_4:inst13|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 2.539      ; 5.742      ;
; 3.230 ; clock_2:inst12|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 2.539      ; 5.829      ;
; 3.551 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.535       ; 5.866      ; 8.962      ;
; 3.741 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.076       ; 5.885      ; 9.630      ;
; 3.744 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.550       ; 5.885      ; 9.159      ;
; 3.879 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; -0.004       ; 5.885      ; 9.790      ;
; 3.968 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 5.866      ; 9.894      ;
; 3.985 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 5.866      ; 9.931      ;
; 4.059 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.000        ; 5.866      ; 9.955      ;
; 4.079 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; -0.004       ; 5.885      ; 9.990      ;
; 4.260 ; clock_2:inst10|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 2.532      ; 6.872      ;
; 4.400 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 5.885      ; 9.865      ;
; 4.474 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.500       ; 5.866      ; 9.920      ;
; 4.475 ; clock_4:inst6|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.500       ; 2.560      ; 6.615      ;
; 4.531 ; clock_4:inst11|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 2.532      ; 7.143      ;
; 4.705 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.500       ; 5.885      ; 10.170     ;
; 4.838 ; clock_switch_in:inst4|data_out[3]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.352     ; 3.486      ;
; 4.970 ; clock_switch_in:inst4|data_out[4]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.354     ; 3.616      ;
; 5.021 ; clock_2:inst14|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.500       ; 2.535      ; 7.136      ;
; 5.245 ; clock_switch_in:inst4|data_out[0]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.370     ; 3.875      ;
; 5.447 ; clock_switch_in:inst4|data_out[2]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.370     ; 4.077      ;
; 5.515 ; clock_switch_in:inst4|data_out[5]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.539     ; 3.976      ;
; 5.525 ; clock_switch_in:inst4|data_out[6]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.368     ; 4.157      ;
; 5.648 ; clock_switch_in:inst4|data_out[7]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.369     ; 4.279      ;
; 5.835 ; clock_switch_in:inst4|data_out[1]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -1.539     ; 4.296      ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.777 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.089      ; 2.848      ;
; -2.777 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.089      ; 2.848      ;
; -2.627 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.089      ; 2.678      ;
; -2.627 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; 0.089      ; 2.678      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.474 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; 0.096      ; 2.514      ;
; -2.474 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; 0.096      ; 2.514      ;
; -2.337 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; 0.096      ; 2.377      ;
; -2.337 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; 0.096      ; 2.377      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.067 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.601        ; 0.068      ; 2.678      ;
; -1.838 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.068      ; 2.848      ;
; -1.761 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.601        ; 0.073      ; 2.377      ;
; -1.499 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.073      ; 2.514      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.063 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.652        ; 0.073      ; 2.730      ;
; -2.063 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.652        ; 0.073      ; 2.730      ;
; -1.868 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.073      ; 2.883      ;
; -1.868 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.073      ; 2.883      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.830 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.570        ; 0.093      ; 2.435      ;
; -1.561 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.093      ; 2.596      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.521 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 2.297      ;
; 1.521 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 2.297      ;
; 1.653 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 2.429      ;
; 1.653 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.471      ; 2.429      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.677 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 2.429      ;
; 1.944 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.399       ; 0.447      ; 2.297      ;
; 2.002 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 2.750      ;
; 2.237 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.399       ; 0.443      ; 2.586      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.735 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 2.508      ;
; 2.010 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; -0.430       ; 0.468      ; 2.353      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.837 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.464      ; 2.586      ;
; 1.837 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.464      ; 2.586      ;
; 1.981 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 2.750      ;
; 1.981 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 2.750      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.032 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.447      ; 2.784      ;
; 2.032 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.447      ; 2.784      ;
; 2.232 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; -0.348       ; 0.447      ; 2.636      ;
; 2.232 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; -0.348       ; 0.447      ; 2.636      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; RESET                                             ; -4.220  ; -4.220        ;
; clock_switch_out:inst5|clk_out                    ; -0.842  ; -15.705       ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 107.903 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 117.242 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 121.258 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 161.968 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 176.640 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock_switch_out:inst5|clk_out                    ; 0.185 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 0.186 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.186 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.494 ; 0.000         ;
; RESET                                             ; 0.758 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[0] ; -1.901 ; -3.802        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; -1.750 ; -3.500        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; -1.333 ; -2.499        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; -1.314 ; -2.628        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; -1.213 ; -1.213        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.817 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 0.833 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.839 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.963 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.999 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RESET                                             ; -3.000 ; -3.006        ;
; clock_switch_out:inst5|clk_out                    ; -1.000 ; -36.000       ;
; CLK_24576                                         ; 19.939 ; 0.000         ;
; CLK_225792                                        ; 21.738 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; 54.051 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; 58.849 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; 60.832 ; 0.000         ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; 81.178 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; 88.374 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RESET'                                                                                                                                                                    ;
+--------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.220 ; clock_switch_in:inst4|data_out[6]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.854     ; 4.020      ;
; -4.200 ; clock_switch_in:inst4|data_out[0]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.856     ; 3.998      ;
; -4.159 ; clock_switch_in:inst4|data_out[1]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.935     ; 3.878      ;
; -3.264 ; clock_switch_in:inst4|data_out[5]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.935     ; 2.983      ;
; -3.231 ; clock_switch_in:inst4|data_out[7]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.855     ; 3.030      ;
; -3.120 ; clock_switch_in:inst4|data_out[2]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.856     ; 2.918      ;
; -2.833 ; clock_4:inst11|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 1.573      ; 3.972      ;
; -2.709 ; clock_2:inst10|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 1.573      ; 3.848      ;
; -2.541 ; clock_2:inst12|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 1.579      ; 3.704      ;
; -2.458 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; 0.004        ; 3.461      ; 5.567      ;
; -2.358 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; 0.004        ; 3.461      ; 5.467      ;
; -2.350 ; clock_2:inst14|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.500        ; 1.576      ; 3.990      ;
; -2.193 ; clock_switch_in:inst4|data_out[4]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.848     ; 1.999      ;
; -2.188 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.040        ; 3.447      ; 5.239      ;
; -2.133 ; clock_switch_in:inst4|data_out[3]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 1.000        ; -0.846     ; 1.941      ;
; -2.099 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.001        ; 3.447      ; 5.111      ;
; -2.017 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.010        ; 3.447      ; 5.118      ;
; -2.010 ; clock_4:inst6|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.500        ; 1.593      ; 3.667      ;
; -1.940 ; clock_4:inst13|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 1.579      ; 3.103      ;
; -1.883 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 3.461      ; 5.408      ;
; -1.792 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.450        ; 3.461      ; 5.267      ;
; -1.773 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.020        ; 3.447      ; 4.804      ;
; -1.697 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.002        ; 3.447      ; 4.710      ;
; -1.646 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.465        ; 3.447      ; 5.122      ;
; -1.595 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.020        ; 3.447      ; 4.706      ;
; -1.548 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.924        ; 3.461      ; 5.497      ;
; -1.325 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; 0.500        ; 3.461      ; 4.850      ;
; -1.195 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; 0.500        ; 3.447      ; 4.706      ;
; -0.984 ; clock_4:inst3|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 1.589      ; 2.637      ;
; -0.981 ; clock_4:inst3|count[0]                            ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; 0.500        ; 1.589      ; 2.634      ;
+--------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_switch_out:inst5|clk_out'                                                                                                  ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.842 ; LED:inst2|count[1]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.790      ;
; -0.841 ; LED:inst2|count[1]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.789      ;
; -0.838 ; LED:inst2|count[1]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.786      ;
; -0.828 ; LED:inst2|count[0]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.776      ;
; -0.793 ; LED:inst2|count[0]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.741      ;
; -0.790 ; LED:inst2|count[0]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.738      ;
; -0.774 ; LED:inst2|count[1]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.722      ;
; -0.771 ; LED:inst2|count[3]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.719      ;
; -0.770 ; LED:inst2|count[1]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.718      ;
; -0.770 ; LED:inst2|count[3]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.718      ;
; -0.767 ; LED:inst2|count[3]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.715      ;
; -0.761 ; LED:inst2|count[2]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.709      ;
; -0.760 ; LED:inst2|count[0]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.708      ;
; -0.726 ; LED:inst2|count[2]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.674      ;
; -0.723 ; LED:inst2|count[2]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.671      ;
; -0.722 ; LED:inst2|count[0]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.670      ;
; -0.708 ; LED:inst2|count[1]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.656      ;
; -0.706 ; LED:inst2|count[1]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.654      ;
; -0.703 ; LED:inst2|count[5]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.651      ;
; -0.703 ; LED:inst2|count[3]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.651      ;
; -0.702 ; LED:inst2|count[1]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.650      ;
; -0.702 ; LED:inst2|count[5]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.650      ;
; -0.699 ; LED:inst2|count[5]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.647      ;
; -0.699 ; LED:inst2|count[3]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.647      ;
; -0.697 ; LED:inst2|count[1]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.645      ;
; -0.693 ; LED:inst2|count[4]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.641      ;
; -0.693 ; LED:inst2|count[2]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.641      ;
; -0.692 ; LED:inst2|count[0]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.640      ;
; -0.660 ; LED:inst2|count[0]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.608      ;
; -0.658 ; LED:inst2|count[4]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.606      ;
; -0.655 ; LED:inst2|count[4]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; LED:inst2|count[2]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.603      ;
; -0.654 ; LED:inst2|count[0]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.602      ;
; -0.649 ; LED:inst2|count[0]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.597      ;
; -0.639 ; LED:inst2|count[7]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.587      ;
; -0.638 ; LED:inst2|count[1]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.586      ;
; -0.638 ; LED:inst2|count[7]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.586      ;
; -0.637 ; LED:inst2|count[3]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.585      ;
; -0.635 ; LED:inst2|count[7]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.583      ;
; -0.635 ; LED:inst2|count[5]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.583      ;
; -0.635 ; LED:inst2|count[3]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.583      ;
; -0.634 ; LED:inst2|count[1]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.582      ;
; -0.631 ; LED:inst2|count[5]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.579      ;
; -0.631 ; LED:inst2|count[3]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.579      ;
; -0.626 ; LED:inst2|count[3]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.574      ;
; -0.625 ; LED:inst2|count[6]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.573      ;
; -0.625 ; LED:inst2|count[4]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.573      ;
; -0.625 ; LED:inst2|count[2]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.573      ;
; -0.624 ; LED:inst2|count[0]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.572      ;
; -0.621 ; LED:inst2|count[1]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.569      ;
; -0.607 ; LED:inst2|count[7]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.038     ; 1.556      ;
; -0.607 ; LED:inst2|count[0]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.555      ;
; -0.593 ; LED:inst2|count[2]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.541      ;
; -0.589 ; LED:inst2|count[6]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.537      ;
; -0.587 ; LED:inst2|count[4]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.535      ;
; -0.587 ; LED:inst2|count[2]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.535      ;
; -0.586 ; LED:inst2|count[6]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.534      ;
; -0.586 ; LED:inst2|count[0]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.534      ;
; -0.582 ; LED:inst2|count[2]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.530      ;
; -0.571 ; LED:inst2|count[1]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; LED:inst2|count[9]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.519      ;
; -0.571 ; LED:inst2|count[7]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.519      ;
; -0.570 ; LED:inst2|count[1]  ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.518      ;
; -0.570 ; LED:inst2|count[9]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.518      ;
; -0.569 ; LED:inst2|count[5]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.517      ;
; -0.567 ; LED:inst2|count[9]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.515      ;
; -0.567 ; LED:inst2|count[7]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.515      ;
; -0.567 ; LED:inst2|count[5]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.515      ;
; -0.567 ; LED:inst2|count[3]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.515      ;
; -0.566 ; LED:inst2|count[1]  ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.514      ;
; -0.565 ; LED:inst2|count[22] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.037     ; 1.515      ;
; -0.563 ; LED:inst2|count[5]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.511      ;
; -0.563 ; LED:inst2|count[3]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.511      ;
; -0.558 ; LED:inst2|count[5]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.506      ;
; -0.557 ; LED:inst2|count[8]  ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.505      ;
; -0.557 ; LED:inst2|count[6]  ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.505      ;
; -0.557 ; LED:inst2|count[4]  ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.505      ;
; -0.557 ; LED:inst2|count[2]  ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.505      ;
; -0.557 ; LED:inst2|count[0]  ; LED:inst2|count[13] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.038     ; 1.506      ;
; -0.556 ; LED:inst2|count[0]  ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.504      ;
; -0.550 ; LED:inst2|count[3]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.498      ;
; -0.549 ; LED:inst2|count[1]  ; LED:inst2|count[14] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.038     ; 1.498      ;
; -0.541 ; LED:inst2|count[2]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.038     ; 1.490      ;
; -0.540 ; LED:inst2|count[2]  ; LED:inst2|count[17] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.488      ;
; -0.527 ; LED:inst2|count[4]  ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.038     ; 1.476      ;
; -0.525 ; LED:inst2|count[4]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.473      ;
; -0.522 ; LED:inst2|count[8]  ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.470      ;
; -0.521 ; LED:inst2|count[13] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.469      ;
; -0.520 ; LED:inst2|count[13] ; LED:inst2|count[20] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.468      ;
; -0.519 ; LED:inst2|count[8]  ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.467      ;
; -0.519 ; LED:inst2|count[4]  ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.467      ;
; -0.519 ; LED:inst2|count[2]  ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.467      ;
; -0.518 ; LED:inst2|count[6]  ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.466      ;
; -0.518 ; LED:inst2|count[0]  ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.466      ;
; -0.517 ; LED:inst2|count[13] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.465      ;
; -0.514 ; LED:inst2|count[4]  ; LED:inst2|count[18] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.462      ;
; -0.509 ; LED:inst2|count[17] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.037     ; 1.459      ;
; -0.508 ; LED:inst2|count[31] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.037     ; 1.458      ;
; -0.508 ; LED:inst2|count[20] ; LED:inst2|count[0]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.037     ; 1.458      ;
; -0.505 ; LED:inst2|count[7]  ; LED:inst2|count[16] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 1.000        ; -0.039     ; 1.453      ;
+--------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                            ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 107.903 ; clock_2:inst10|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.037     ; 0.553      ;
; 108.097 ; clock_2:inst10|clk_out ; clock_2:inst10|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.037     ; 0.359      ;
; 108.097 ; clock_4:inst11|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 108.506      ; -0.037     ; 0.359      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 117.242 ; clock_4:inst6|count[0] ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.041     ; 0.805      ;
; 117.692 ; clock_4:inst6|count[0] ; clock_4:inst6|count[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.037     ; 0.359      ;
; 117.692 ; clock_4:inst6|clk_out  ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 118.101      ; -0.037     ; 0.359      ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 121.258 ; clock_2:inst14|clk_out ; clock_2:inst14|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 122.070      ; -0.085     ; 0.714      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 161.968 ; clock_2:inst12|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.037     ; 0.742      ;
; 162.351 ; clock_2:inst12|clk_out ; clock_2:inst12|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.037     ; 0.359      ;
; 162.351 ; clock_4:inst13|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 162.760      ; -0.037     ; 0.359      ;
+---------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                           ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 176.640 ; clock_4:inst3|count[0] ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.037     ; 0.462      ;
; 176.743 ; clock_4:inst3|count[0] ; clock_4:inst3|count[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.037     ; 0.359      ;
; 176.743 ; clock_4:inst3|clk_out  ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 177.152      ; -0.037     ; 0.359      ;
+---------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_switch_out:inst5|clk_out'                                                                                                  ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.185 ; LED:inst2|leda[3]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; LED:inst2|leda[2]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; LED:inst2|leda[1]   ; LED:inst2|leda[1]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; LED:inst2|leda[0]   ; LED:inst2|leda[0]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.307      ;
; 0.275 ; LED:inst2|leda[0]   ; LED:inst2|leda[1]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.397      ;
; 0.301 ; LED:inst2|count[15] ; LED:inst2|count[15] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; LED:inst2|count[31] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; LED:inst2|count[5]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; LED:inst2|count[3]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; LED:inst2|count[27] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[29] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[21] ; LED:inst2|count[21] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[19] ; LED:inst2|count[19] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[11] ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[7]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[6]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; LED:inst2|count[1]  ; LED:inst2|count[1]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; LED:inst2|count[25] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; LED:inst2|count[23] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; LED:inst2|count[22] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; LED:inst2|count[9]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; LED:inst2|count[8]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; LED:inst2|count[2]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; LED:inst2|count[24] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; LED:inst2|count[30] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; LED:inst2|count[10] ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; LED:inst2|count[4]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; LED:inst2|leda[2]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; LED:inst2|count[28] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; LED:inst2|count[26] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.428      ;
; 0.309 ; LED:inst2|leda[1]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; LED:inst2|leda[0]   ; LED:inst2|leda[2]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.432      ;
; 0.451 ; LED:inst2|count[5]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; LED:inst2|count[3]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; LED:inst2|count[21] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; LED:inst2|count[7]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; LED:inst2|count[1]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; LED:inst2|count[29] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; LED:inst2|count[27] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; LED:inst2|count[23] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; LED:inst2|count[9]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; LED:inst2|count[25] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.575      ;
; 0.461 ; LED:inst2|leda[0]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; LED:inst2|count[6]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; LED:inst2|count[0]  ; LED:inst2|count[1]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; LED:inst2|count[2]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; LED:inst2|count[22] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; LED:inst2|count[8]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; LED:inst2|count[30] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; LED:inst2|count[4]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; LED:inst2|count[10] ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; LED:inst2|count[24] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; LED:inst2|leda[1]   ; LED:inst2|leda[3]   ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; LED:inst2|count[26] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; LED:inst2|count[28] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; LED:inst2|count[6]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; LED:inst2|count[0]  ; LED:inst2|count[2]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; LED:inst2|count[2]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; LED:inst2|count[22] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; LED:inst2|count[8]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; LED:inst2|count[4]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; LED:inst2|count[24] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; LED:inst2|count[28] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; LED:inst2|count[26] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.589      ;
; 0.514 ; LED:inst2|count[5]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; LED:inst2|count[3]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.636      ;
; 0.515 ; LED:inst2|count[19] ; LED:inst2|count[21] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; LED:inst2|count[1]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; LED:inst2|count[21] ; LED:inst2|count[23] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; LED:inst2|count[7]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; LED:inst2|count[29] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; LED:inst2|count[27] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; LED:inst2|count[9]  ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.638      ;
; 0.516 ; LED:inst2|count[23] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.638      ;
; 0.516 ; LED:inst2|count[25] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.638      ;
; 0.517 ; LED:inst2|count[5]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.639      ;
; 0.517 ; LED:inst2|count[3]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.639      ;
; 0.518 ; LED:inst2|count[19] ; LED:inst2|count[22] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; LED:inst2|count[1]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; LED:inst2|count[21] ; LED:inst2|count[24] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; LED:inst2|count[7]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; LED:inst2|count[27] ; LED:inst2|count[30] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; LED:inst2|count[23] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.641      ;
; 0.519 ; LED:inst2|count[25] ; LED:inst2|count[28] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.641      ;
; 0.526 ; LED:inst2|count[18] ; LED:inst2|count[19] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.648      ;
; 0.527 ; LED:inst2|count[0]  ; LED:inst2|count[3]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; LED:inst2|count[6]  ; LED:inst2|count[9]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.649      ;
; 0.528 ; LED:inst2|count[2]  ; LED:inst2|count[5]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; LED:inst2|count[8]  ; LED:inst2|count[11] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; LED:inst2|count[22] ; LED:inst2|count[25] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; LED:inst2|count[4]  ; LED:inst2|count[7]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; LED:inst2|count[24] ; LED:inst2|count[27] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; LED:inst2|count[28] ; LED:inst2|count[31] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; LED:inst2|count[26] ; LED:inst2|count[29] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; LED:inst2|count[0]  ; LED:inst2|count[4]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; LED:inst2|count[6]  ; LED:inst2|count[10] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; LED:inst2|count[14] ; LED:inst2|count[15] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; LED:inst2|count[2]  ; LED:inst2|count[6]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; LED:inst2|count[22] ; LED:inst2|count[26] ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; LED:inst2|count[4]  ; LED:inst2|count[8]  ; clock_switch_out:inst5|clk_out ; clock_switch_out:inst5|clk_out ; 0.000        ; 0.038      ; 0.654      ;
+-------+---------------------+---------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; clock_4:inst13|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_2:inst12|clk_out ; clock_2:inst12|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.473 ; clock_2:inst12|clk_out ; clock_4:inst13|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                           ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; clock_4:inst11|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_2:inst10|clk_out ; clock_2:inst10|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.306 ; clock_2:inst10|clk_out ; clock_4:inst11|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; clock_4:inst6|clk_out  ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_4:inst6|count[0] ; clock_4:inst6|count[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.521 ; clock_4:inst6|count[0] ; clock_4:inst6|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.638      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                          ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; clock_4:inst3|clk_out  ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_4:inst3|count[0] ; clock_4:inst3|count[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.268 ; clock_4:inst3|count[0] ; clock_4:inst3|clk_out  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
+-------+------------------------+------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.494 ; clock_2:inst14|clk_out ; clock_2:inst14|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.663      ;
+-------+------------------------+------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RESET'                                                                                                                                                                    ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.758 ; clock_4:inst13|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 1.825      ; 2.643      ;
; 0.794 ; clock_4:inst3|count[0]                            ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 1.834      ; 2.208      ;
; 0.794 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 3.607      ; 4.461      ;
; 0.813 ; clock_2:inst12|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; -0.020       ; 1.825      ; 2.698      ;
; 0.818 ; clock_4:inst3|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 1.834      ; 2.232      ;
; 0.822 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 3.607      ; 4.509      ;
; 0.868 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; 0.000        ; 3.607      ; 4.505      ;
; 1.151 ; inst7|altpll_component|auto_generated|pll1|clk[0] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET       ; 0.000        ; 3.607      ; 4.838      ;
; 1.188 ; inst7|altpll_component|auto_generated|pll1|clk[2] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; -0.001       ; 3.607      ; 4.874      ;
; 1.241 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; -0.004       ; 3.620      ; 4.887      ;
; 1.258 ; inst7|altpll_component|auto_generated|pll1|clk[3] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET       ; -0.010       ; 3.607      ; 4.885      ;
; 1.294 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.500       ; 3.607      ; 4.481      ;
; 1.301 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.076       ; 3.620      ; 4.925      ;
; 1.346 ; inst|altpll_component|auto_generated|pll1|clk[0]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET       ; -0.004       ; 3.620      ; 4.992      ;
; 1.396 ; clock_2:inst10|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 1.819      ; 3.295      ;
; 1.415 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.500       ; 3.620      ; 4.615      ;
; 1.522 ; clock_4:inst11|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET       ; 0.000        ; 1.819      ; 3.421      ;
; 1.631 ; inst|altpll_component|auto_generated|pll1|clk[2]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET       ; -0.500       ; 3.620      ; 4.831      ;
; 1.720 ; inst7|altpll_component|auto_generated|pll1|clk[1] ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.535       ; 3.607      ; 4.872      ;
; 1.731 ; clock_4:inst6|clk_out                             ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.500       ; 1.838      ; 3.149      ;
; 1.841 ; inst|altpll_component|auto_generated|pll1|clk[1]  ; clock_switch_out:inst5|clk_out ; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET       ; -0.550       ; 3.620      ; 4.991      ;
; 1.995 ; clock_2:inst14|clk_out                            ; clock_switch_out:inst5|clk_out ; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET       ; -0.500       ; 1.821      ; 3.396      ;
; 2.431 ; clock_switch_in:inst4|data_out[3]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.733     ; 1.698      ;
; 2.483 ; clock_switch_in:inst4|data_out[4]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.735     ; 1.748      ;
; 2.558 ; clock_switch_in:inst4|data_out[0]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.743     ; 1.815      ;
; 2.680 ; clock_switch_in:inst4|data_out[2]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.743     ; 1.937      ;
; 2.684 ; clock_switch_in:inst4|data_out[6]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.741     ; 1.943      ;
; 2.718 ; clock_switch_in:inst4|data_out[5]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.819     ; 1.899      ;
; 2.739 ; clock_switch_in:inst4|data_out[7]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.742     ; 1.997      ;
; 2.851 ; clock_switch_in:inst4|data_out[1]                 ; clock_switch_out:inst5|clk_out ; RESET                                             ; RESET       ; 0.000        ; -0.818     ; 2.033      ;
+-------+---------------------------------------------------+--------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.901 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.147     ; 1.701      ;
; -1.901 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.147     ; 1.701      ;
; -1.442 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; -0.147     ; 1.262      ;
; -1.442 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; -0.147     ; 1.262      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.750 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.141     ; 1.538      ;
; -1.750 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.141     ; 1.538      ;
; -1.328 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.141     ; 1.116      ;
; -1.328 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.002        ; -0.141     ; 1.116      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.333 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.601        ; -0.160     ; 1.701      ;
; -1.166 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.601        ; -0.156     ; 1.538      ;
; -0.495 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.160     ; 1.262      ;
; -0.345 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.156     ; 1.116      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.314 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.652        ; -0.156     ; 1.737      ;
; -1.314 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.652        ; -0.156     ; 1.737      ;
; -0.519 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.156     ; 1.290      ;
; -0.519 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.156     ; 1.290      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.213 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.570        ; -0.143     ; 1.567      ;
; -0.352 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.136      ;
+--------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.817 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.076      ;
; 0.817 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.076      ;
; 1.234 ; RESET     ; clock_2:inst10|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.493      ;
; 1.234 ; RESET     ; clock_4:inst11|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.493      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.833 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.076      ;
; 0.977 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.216      ;
; 1.649 ; RESET     ; clock_4:inst6|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.399       ; 0.049      ; 1.493      ;
; 1.809 ; RESET     ; clock_4:inst6|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.399       ; 0.045      ; 1.649      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[1]'                                                                      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.839 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.095      ;
; 1.694 ; RESET     ; clock_2:inst14|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[1] ; -0.430       ; 0.062      ; 1.520      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst7|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.963 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.216      ;
; 0.963 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.216      ;
; 1.416 ; RESET     ; clock_2:inst12|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.059      ; 1.649      ;
; 1.416 ; RESET     ; clock_4:inst13|clk_out ; RESET        ; inst7|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.059      ; 1.649      ;
+-------+-----------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.999 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.242      ;
; 0.999 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.242      ;
; 1.788 ; RESET     ; clock_4:inst3|count[0] ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; -0.348       ; 0.049      ; 1.683      ;
; 1.788 ; RESET     ; clock_4:inst3|clk_out  ; RESET        ; inst|altpll_component|auto_generated|pll1|clk[2] ; -0.348       ; 0.049      ; 1.683      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -10.554 ; 0.185 ; -3.075   ; 0.817   ; -3.000              ;
;  CLK_225792                                        ; N/A     ; N/A   ; N/A      ; N/A     ; 21.738              ;
;  CLK_24576                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 19.939              ;
;  RESET                                             ; -10.554 ; 0.758 ; N/A      ; N/A     ; -3.000              ;
;  clock_switch_out:inst5|clk_out                    ; -3.180  ; 0.185 ; N/A      ; N/A     ; -1.487              ;
;  inst7|altpll_component|auto_generated|pll1|clk[0] ; 160.977 ; 0.186 ; -3.075   ; 0.963   ; 81.098              ;
;  inst7|altpll_component|auto_generated|pll1|clk[1] ; 120.124 ; 0.494 ; -2.212   ; 0.839   ; 60.752              ;
;  inst7|altpll_component|auto_generated|pll1|clk[2] ; 107.138 ; 0.186 ; -2.744   ; 0.817   ; 53.971              ;
;  inst|altpll_component|auto_generated|pll1|clk[1]  ; 116.224 ; 0.186 ; -2.474   ; 0.833   ; 58.769              ;
;  inst|altpll_component|auto_generated|pll1|clk[2]  ; 175.999 ; 0.186 ; -2.473   ; 0.999   ; 88.295              ;
; Design-wide TNS                                    ; -91.811 ; 0.0   ; -23.408  ; 0.0     ; -56.976             ;
;  CLK_225792                                        ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK_24576                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  RESET                                             ; -10.554 ; 0.000 ; N/A      ; N/A     ; -3.006              ;
;  clock_switch_out:inst5|clk_out                    ; -81.257 ; 0.000 ; N/A      ; N/A     ; -53.976             ;
;  inst7|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; -6.150   ; 0.000   ; 0.000               ;
;  inst7|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; -2.212   ; 0.000   ; 0.000               ;
;  inst7|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000 ; -5.488   ; 0.000   ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1]  ; 0.000   ; 0.000 ; -4.612   ; 0.000   ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.000   ; 0.000 ; -4.946   ; 0.000   ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; next                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reg_add                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_24576               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_225792              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock_switch_out:inst5|clk_out                    ; clock_switch_out:inst5|clk_out                    ; 922      ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; inst|altpll_component|auto_generated|pll1|clk[1]  ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; inst|altpll_component|auto_generated|pll1|clk[2]  ; 3        ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET                                             ; 0        ; 0        ; 6        ; 3        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET                                             ; 0        ; 0        ; 2        ; 1        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET                                             ; 0        ; 0        ; 3        ; 1        ;
; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET                                             ; 0        ; 0        ; 1        ; 1        ;
; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET                                             ; 0        ; 0        ; 1        ; 1        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET                                             ; 0        ; 0        ; 2        ; 1        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET                                             ; 0        ; 0        ; 3        ; 1        ;
; RESET                                             ; RESET                                             ; 0        ; 0        ; 0        ; 34       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock_switch_out:inst5|clk_out                    ; clock_switch_out:inst5|clk_out                    ; 922      ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; inst|altpll_component|auto_generated|pll1|clk[1]  ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; inst|altpll_component|auto_generated|pll1|clk[2]  ; 3        ; 0        ; 0        ; 0        ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; RESET                                             ; 0        ; 0        ; 6        ; 3        ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; RESET                                             ; 0        ; 0        ; 2        ; 1        ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; RESET                                             ; 0        ; 0        ; 3        ; 1        ;
; inst7|altpll_component|auto_generated|pll1|clk[3] ; RESET                                             ; 0        ; 0        ; 1        ; 1        ;
; inst|altpll_component|auto_generated|pll1|clk[0]  ; RESET                                             ; 0        ; 0        ; 1        ; 1        ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; RESET                                             ; 0        ; 0        ; 2        ; 1        ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; RESET                                             ; 0        ; 0        ; 3        ; 1        ;
; RESET                                             ; RESET                                             ; 0        ; 0        ; 0        ; 34       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; RESET      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; RESET      ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; RESET      ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 2        ; 2        ; 0        ; 0        ;
; RESET      ; inst|altpll_component|auto_generated|pll1|clk[1]  ; 2        ; 2        ; 0        ; 0        ;
; RESET      ; inst|altpll_component|auto_generated|pll1|clk[2]  ; 2        ; 2        ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; RESET      ; inst7|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; RESET      ; inst7|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; RESET      ; inst7|altpll_component|auto_generated|pll1|clk[2] ; 2        ; 2        ; 0        ; 0        ;
; RESET      ; inst|altpll_component|auto_generated|pll1|clk[1]  ; 2        ; 2        ; 0        ; 0        ;
; RESET      ; inst|altpll_component|auto_generated|pll1|clk[2]  ; 2        ; 2        ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLK_24576                                         ; CLK_24576                                         ; Base      ; Constrained ;
; CLK_225792                                        ; CLK_225792                                        ; Base      ; Constrained ;
; RESET                                             ; RESET                                             ; Base      ; Constrained ;
; clock_switch_out:inst5|clk_out                    ; clock_switch_out:inst5|clk_out                    ; Base      ; Constrained ;
; inst7|altpll_component|auto_generated|pll1|clk[0] ; inst7|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst7|altpll_component|auto_generated|pll1|clk[1] ; inst7|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; inst7|altpll_component|auto_generated|pll1|clk[2] ; inst7|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; inst7|altpll_component|auto_generated|pll1|clk[3] ; inst7|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[1]  ; inst|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[2]  ; inst|altpll_component|auto_generated|pll1|clk[2]  ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; next       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reg_add    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; next       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reg_add    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Jul 26 17:45:19 2016
Info: Command: quartus_sta AudioPlayer -c AudioPlayer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AudioPlayer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.690 -waveform {0.000 20.345} -name CLK_24576 CLK_24576
    Info (332110): create_clock -period 44.288 -waveform {0.000 22.144} -name CLK_225792 CLK_225792
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[2]} {inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst7|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {inst7|altpll_component|auto_generated|pll1|clk[0]} {inst7|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst7|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -duty_cycle 50.00 -name {inst7|altpll_component|auto_generated|pll1|clk[1]} {inst7|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst7|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name {inst7|altpll_component|auto_generated|pll1|clk[2]} {inst7|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst7|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst7|altpll_component|auto_generated|pll1|clk[3]} {inst7|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_switch_out:inst5|clk_out clock_switch_out:inst5|clk_out
    Info (332105): create_clock -period 1.000 -name RESET RESET
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.554             -10.554 RESET 
    Info (332119):    -3.180             -81.257 clock_switch_out:inst5|clk_out 
    Info (332119):   107.138               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   116.224               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   120.124               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   160.977               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   175.999               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clock_switch_out:inst5|clk_out 
    Info (332119):     0.453               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.212               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.825               0.000 RESET 
Info (332146): Worst-case recovery slack is -3.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.075              -6.150 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.744              -5.488 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.474              -4.612 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.473              -4.946 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.212              -2.212 inst7|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.813               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.879               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.928               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.161               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.259               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 RESET 
    Info (332119):    -1.487             -53.532 clock_switch_out:inst5|clk_out 
    Info (332119):    20.279               0.000 CLK_24576 
    Info (332119):    22.078               0.000 CLK_225792 
    Info (332119):    53.974               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    58.770               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    60.755               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    81.100               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    88.297               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.941              -9.941 RESET 
    Info (332119):    -2.767             -69.452 clock_switch_out:inst5|clk_out 
    Info (332119):   107.272               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   116.320               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   120.268               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   161.077               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   176.081               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clock_switch_out:inst5|clk_out 
    Info (332119):     0.401               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.118               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.660               0.000 RESET 
Info (332146): Worst-case recovery slack is -2.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.777              -5.554 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.474              -4.948 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.067              -3.828 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.063              -4.126 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.830              -1.830 inst7|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.521               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.677               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.735               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.837               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.032               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 RESET 
    Info (332119):    -1.487             -53.976 clock_switch_out:inst5|clk_out 
    Info (332119):    20.288               0.000 CLK_24576 
    Info (332119):    22.087               0.000 CLK_225792 
    Info (332119):    53.971               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    58.769               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    60.752               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    81.098               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    88.295               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.220              -4.220 RESET 
    Info (332119):    -0.842             -15.705 clock_switch_out:inst5|clk_out 
    Info (332119):   107.903               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   117.242               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   121.258               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   161.968               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   176.640               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 clock_switch_out:inst5|clk_out 
    Info (332119):     0.186               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.494               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.758               0.000 RESET 
Info (332146): Worst-case recovery slack is -1.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.901              -3.802 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.750              -3.500 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.333              -2.499 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.314              -2.628 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.213              -1.213 inst7|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.817               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.833               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.839               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.963               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.999               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.006 RESET 
    Info (332119):    -1.000             -36.000 clock_switch_out:inst5|clk_out 
    Info (332119):    19.939               0.000 CLK_24576 
    Info (332119):    21.738               0.000 CLK_225792 
    Info (332119):    54.051               0.000 inst7|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    58.849               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    60.832               0.000 inst7|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    81.178               0.000 inst7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    88.374               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 778 megabytes
    Info: Processing ended: Tue Jul 26 17:45:21 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


