Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 14:04:26 -0000
Received: from icoremail.net (unknown [209.85.215.173])
	by mail-app2 (Coremail) with SMTP id by_KCgC3f0GEY+1bctGZAQ--.45111S3;
	Thu, 15 Nov 2018 20:16:10 +0800 (CST)
Received: from mail-pg1-f173.google.com (unknown [209.85.215.173])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3XUl6Y+1b08JDAA--.15746S3;
	Thu, 15 Nov 2018 20:15:54 +0800 (CST)
Received: by mail-pg1-f173.google.com with SMTP id n2so1766313pgm.3
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 04:15:54 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:subject:to:cc
         :references:from:message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:sender:precedence
         :list-id;
        bh=nKnaYaT376yl2NVVvvXMGx6hInEwP7JhjKMhXhcEXsk=;
        b=mxeRNLTcDdz9NxL6jhgXC9knvKHiRFQc1F1Qsx+ephv9koDXnAYZbBiZlKbGQXB2W0
         JrVqwy7b4c1qWJEuxVd/UdzZmtskJIN7zxi4HtTsETZhZ0xjYRuNAdJLT1UsWmHseLHP
         eqzrMeyS4ahzw3FZgm52rxJ/M+83gX6uSRmDQLaznkvJKfRXWMsfBXp4rGYk9eHUWEui
         +VL35edo1hh0h+lSAKbMZw7LziCS2KLmYNJ0aN/RkRBda4MAptFQjtZl19br6DbDGBbV
         lxS3Cvwkr7jACTcUfbhWqUGBeLEGAu9S7lfWeSY37aybnog8jHzyXSrs4lYWkC6PruED
         fY1Q==
X-Gm-Message-State: AGRZ1gIhyP8pSfPmIPihuJzUTVkmXrcbo30FK8GMS/xhNGULHpOVFCQo
	ub13keK5/tiHJIgbq1EAhglEkrkIg1AC2gyHW9LnaSHS2BY2TSkmGg==
X-Received: by 2002:a63:5816:: with SMTP id m22-v6mr5493047pgb.332.1542284154533;
        Thu, 15 Nov 2018 04:15:54 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp478301pju;
        Thu, 15 Nov 2018 04:15:53 -0800 (PST)
X-Google-Smtp-Source: AJdET5csJLMuvHomn6moUyhlXf2i/faiGdPyZVzw26IRWFs+bxlNKj/AHpOsqxX2DQNxr2y8AEaK
X-Received: by 2002:a17:902:d708:: with SMTP id w8-v6mr5949536ply.72.1542284153716;
        Thu, 15 Nov 2018 04:15:53 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542284153; cv=none;
        d=google.com; s=arc-20160816;
        b=MC0Yf9kTerxTrvulAVtNpvNUTaVxSIR/4IFSrPWKB9mNo+Vo2tBvVZs3jkHCnuh4Ir
         LocKJ6ZEvxOLjRDfIr2kYTCL6o3ZZ6DOwlF9b5ALN1lHSSbDU27CEu+CBuelRI3iWrbx
         Hu3YFPW0Lte6+xIs6J70+EYcfp4oy52580zGLQJmaOcYnwoKWXtACeVnlJZAfM/9eOUi
         ZRh//iYx3W6j+aZSZqPOnp57iujuI5CxxX1mybbnJWQrPz5uYVjQdVm3p6tXVz/5/ARd
         r6kisQvlaFaziFWcsWyIULqNfkfmgUuvgVGMMKVtsalr1k+8Op+Z2fKYZxAo3va0gvbt
         hKyw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dkim-signature;
        bh=nKnaYaT376yl2NVVvvXMGx6hInEwP7JhjKMhXhcEXsk=;
        b=u1XRL1l8teVdMKgm+kPPPuUtjAyXcoRR1KmesNQYANIK0ozkOmrWywwiAToWa09r4b
         tm6OOSXNOd80LUW3XoaE1LXTmdYeCCZq8PYdqeJChsgEkDpK7JqpmHndl4qcnuWoPpj1
         5T2XfZAnvFTcdr04Afg01uivaiBfxJ5ojKR+Tg8p8NNKnKdvkXJWM7+1gQjfaZHVdbkq
         Thagda2jzCbrrGOyqN0NKS5ejpcOiFv4/2fyYPC20kokmUUl5hfavZzIMT6afzOdejfp
         n8hIoB/yNwCEJ2vx+LxIys59dM3ScFY8AJCrfg2TgjOSF8hPa0ef2oe0dvVusVVg68tW
         dGzA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@linaro.org header.s=google header.b=TmFQOGAQ;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id q14si26383027pgq.197.2018.11.15.04.15.38;
        Thu, 15 Nov 2018 04:15:53 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2388123AbeKOWWt (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 17:22:49 -0500
Received: from mail-wr1-f66.google.com ([209.85.221.66]:35205 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1729008AbeKOWWt (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 17:22:49 -0500
Received: by mail-wr1-f66.google.com with SMTP id 96so4087466wrb.2
        for <linux-kernel@vger.kernel.org>; Thu, 15 Nov 2018 04:15:11 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=nKnaYaT376yl2NVVvvXMGx6hInEwP7JhjKMhXhcEXsk=;
        b=TmFQOGAQEUpKI0Eq+CWu1GmKjH796cixnNp71hlx6YTOSu9B5/2NHpTfiGAjtNIduK
         v56tiKBWg/kooDp10FOeMd+BJq3x6AU+nxcdpsD+Z6apBlYD+JMOA1OwsgRqGI8ZLUUn
         Kq/E4tMWLGQv3Y3oFLx4mdbsAJyXpehDDZz4w=
X-Received: by 2002:adf:e7d0:: with SMTP id e16mr2560566wrn.142.1542284110076;
        Thu, 15 Nov 2018 04:15:10 -0800 (PST)
Received: from [192.168.43.165] ([37.169.112.121])
        by smtp.googlemail.com with ESMTPSA id r76-v6sm19711383wmb.21.2018.11.15.04.15.04
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Thu, 15 Nov 2018 04:15:09 -0800 (PST)
Subject: Re: [PATCH 1/2] clocksource: meson6_timer: use register names from
 the datasheet
To: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Cc: linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org,
        tglx@linutronix.de, linux-arm-kernel@lists.infradead.org,
        khilman@baylibre.com, carlo@caione.org
References: <20181028125501.17336-1-martin.blumenstingl@googlemail.com>
 <20181028125501.17336-2-martin.blumenstingl@googlemail.com>
 <6793aba9-87fc-6cf8-cada-f1fa6a1e0040@linaro.org>
 <CAFBinCBueqknBzV6PJnuSzd09=dd06gkjZG+ykr5qKLf=uRT2A@mail.gmail.com>
From: Daniel Lezcano <daniel.lezcano@linaro.org>
Message-ID: <036e5c1e-7e02-9691-3c36-4ebdc4cce727@linaro.org>
Date: Thu, 15 Nov 2018 13:15:00 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <CAFBinCBueqknBzV6PJnuSzd09=dd06gkjZG+ykr5qKLf=uRT2A@mail.gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3XUl6Y+1b08JDAA--.15746S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAr4Uury3GF47urykAFykAFb_yoW5uFy8pr
	W8GF90yr40qF13Ww12v3WqyF93ta1rGa4UWF4Igw1jyF1Yv3Z2gasrtFW5CFW8ur9Yk3W2
	vr909r1aga98A3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmIb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAKzI0EY4vE52x082I5MxkFs20E
	Y4vE44CYbxCE4x80FwCY02Avz4vEIxC_Xr1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjx
	v20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2
	jsIE14v26F4UJVW0owCYIxAIcVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64
	vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_
	Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17
	CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnI
	WIevJa73UjIFyTuYvjxUQ6pPUUUUU

On 15/11/2018 07:23, Martin Blumenstingl wrote:
> Hi Daniel,
> 
> thanks for your feedback!
> 
> On Thu, Nov 15, 2018 at 2:35 AM Daniel Lezcano
> <daniel.lezcano@linaro.org> wrote:
>>
>> On 28/10/2018 13:55, Martin Blumenstingl wrote:
>>> This makes the driver use the names from S805 datasheet for the
>>> preprocessor #defines. This makes it easier to spot that the driver
>>> currently only supports Timer A (as clockevent with interrupt support)
>>> and Timer E (as clocksource without interrupts). Timer B, C and D (which
>>> are similar to Timer A) are currently not supported by the driver.
>>>
>>> While here, this also removes the internal "CED_ID" and "CSD_ID" defines
>>> which are used to identify the timer. These IDs are not described in the
>>> datasheet and thus make it harder to compare the code to what's written
>>> in the datasheet.
>>>
>>> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
>>> ---
>>>  drivers/clocksource/meson6_timer.c | 110 ++++++++++++++++++-----------
>>>  1 file changed, 68 insertions(+), 42 deletions(-)
>>>
>>> diff --git a/drivers/clocksource/meson6_timer.c b/drivers/clocksource/meson6_timer.c
>>> index 92f20991a937..c622135bee9d 100644
>>> --- a/drivers/clocksource/meson6_timer.c
>>> +++ b/drivers/clocksource/meson6_timer.c
>>> @@ -10,6 +10,8 @@
>>>   * warranty of any kind, whether express or implied.
>>>   */
>>>
>>> +#include <linux/bitfield.h>
>>> +#include <linux/bitops.h>
>>>  #include <linux/clk.h>
>>>  #include <linux/clockchips.h>
>>>  #include <linux/interrupt.h>
>>> @@ -20,80 +22,102 @@
>>>  #include <linux/of_address.h>
>>>  #include <linux/of_irq.h>
>>>
>>> -#define CED_ID                       0
>>> -#define CSD_ID                       4
>>> -
>>> -#define TIMER_ISA_MUX                0
>>> -#define TIMER_ISA_VAL(t)     (((t) + 1) << 2)
>>> -
>>> -#define TIMER_INPUT_BIT(t)   (2 * (t))
>>> -#define TIMER_ENABLE_BIT(t)  (16 + (t))
>>> -#define TIMER_PERIODIC_BIT(t)        (12 + (t))
>>> +enum meson6_timera_input_clock {
>>> +     MESON_TIMERA_CLOCK_1US = 0x0,
>>> +     MESON_TIMERA_CLOCK_10US = 0x1,
>>> +     MESON_TIMERA_CLOCK_100US = 0x2,
>>> +     MESON_TIMERA_CLOCK_1MS = 0x3,
>>> +};
>>>
>>> -#define TIMER_CED_INPUT_MASK (3UL << TIMER_INPUT_BIT(CED_ID))
>>> -#define TIMER_CSD_INPUT_MASK (7UL << TIMER_INPUT_BIT(CSD_ID))
>>> +enum meson6_timere_input_clock {
>>> +     MESON_TIMERE_CLOCK_SYSTEM_CLOCK = 0x0,
>>> +     MESON_TIMERE_CLOCK_1US = 0x1,
>>> +     MESON_TIMERE_CLOCK_10US = 0x2,
>>> +     MESON_TIMERE_CLOCK_100US = 0x3,
>>> +     MESON_TIMERE_CLOCK_1MS = 0x4,
>>> +};
>>
>> It is not required to specify the values. The standard defines the
>> default first value is zero, and each enum has the value which is +1 of
>> the previous one.
> the idea behind this is: these are values from the datasheet so I
> wanted to make them easy to find when comparing the datasheet with the
> driver.
> I will replace the enums with simple #defines if there are no
> objections (that also makes it consistent with the other register
> values in the driver).

No objection to change them to macros :)

  -- Daniel


-- 
 <http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs

Follow Linaro:  <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
