.line 1 ""

.line 1 "/opt/netronome/p4/components/nfp_pif/me/apps/pif_app_nfd/include/config.h"























.line 1 "out/pif_design.h"














.line 24 "/opt/netronome/p4/components/nfp_pif/me/apps/pif_app_nfd/include/config.h"

.line 1 "/opt/netronome/p4/components/nfp_pif/me/apps/common/include/pif_platform.h"













































.line 25 "/opt/netronome/p4/components/nfp_pif/me/apps/pif_app_nfd/include/config.h"























































































































































































































































































































































































































































































































.line 1 "/opt/netronome/p4/components/nfp_pif/me/apps/common/src/nbi_init.uc"






.line 1 "/opt/netronome/components/flowenv/me/blocks/init/init_main.uc"

























.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"












































.line 1 "/opt/netronome/components/flowenv/me/blocks/init/init_config.h"
































































































































































































































































































































































































































































































































































































































































































































































































.line 45 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"

.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
























.line 1 "/opt/netronome/components/flowenv/me/blocks/init/init_config.h"
































































































































































































































































































































































































































































































































































































































































































































































































.line 25 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"






















































































































































































































































































.line 26 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































.line 46 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"

.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"























































.line 1 "/opt/netronome/components/flowenv/me/blocks/init/init_config.h"
































































































































































































































































































































































































































































































































































































































































































































































































.line 56 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"















































































































































.line 57 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


























































































































































































































































































































































































































































.line 47 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"

.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"




























.line 1 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"






















































.line 29 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"














































.line 48 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"
























.line 26 "/opt/netronome/components/flowenv/me/blocks/init/init_main.uc"

.begin
.macro_ref     nbi_init()
.line 55 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"


.line 58 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"

.macro_ref             Nbi_Dma_Init(0)
.line 162 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"





.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaCfg(0, 1, 0, 0, 1 )
.line 35 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCfg.CtmPollSearchEna               1 const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCfg.RateLimitEnable                0   const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCfg.CtmPollIntvl                   0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCfg.CtmPollEna                     1         const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCfg.NbiNum                         (0+1)          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaCfg
.line 173 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaRate(0, 0, 0, 0, 0 )
.line 55 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaRate.CreditRate0   0    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaRate.CreditRate1   0    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaRate.CreditRate2   0    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaRate.CreditRate3   0     const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaRate
.line 179 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaCredit(0, 3, 3, 3, 3, 3, 3, 3, 3 )
.line 78 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Credit0     3     const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Credit1     3     const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Credit2     3     const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Credit3     3     const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Threshold0  3  const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Threshold1  3  const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Threshold2  3  const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaCredit.Threshold3  3   const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaCredit
.line 189 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"





.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 0, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP0Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP0Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP0Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP0Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP0Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP0Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 203 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 1, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP1Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP1Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP1Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP1Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP1Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP1Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 213 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 2, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP2Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP2Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP2Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP2Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP2Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP2Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 223 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 3, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP3Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP3Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP3Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP3Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP3Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP3Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 233 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 4, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP4Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP4Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP4Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP4Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP4Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP4Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 243 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 5, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP5Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP5Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP5Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP5Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP5Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP5Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 253 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 6, 0, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP6Cfg.BpeHead        0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP6Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP6Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP6Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP6Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP6Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 263 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"








                    .alloc_mem nbi0_dma_bpe_credits emem global ((32+1)*4) 8


.macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg(0, 0, 32, ((64/2)-1), (512/2) )
.line 124 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe0Cfg.BufCredit   ((64/2)-1)  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe0Cfg.PktCredit   (512/2)   const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe0Cfg.Ctm         32         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe0Cfg.BpeNum      0     const
.end_macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg
.line 280 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                         Nbi_Dma_Bpe_Credits_Populate(0, 0, 32,                     (512/2),                     ((64/2)-1))
.line 146 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


                                .init nbi0_dma_bpe_credits+4 (((0 & 0x1F)<< 27) | ((32 & 0x3F) << 21) | (((512/2) & 0x7FF) << 10) | (((64/2)-1) & 0x3FF))




.end_macro_ref                         Nbi_Dma_Bpe_Credits_Populate
.line 281 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"





.macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg(0, 1, 33, ((64/2)-1), (512/2) )
.line 124 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe1Cfg.BufCredit   ((64/2)-1)  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe1Cfg.PktCredit   (512/2)   const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe1Cfg.Ctm         33         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe1Cfg.BpeNum      1     const
.end_macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg
.line 292 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                         Nbi_Dma_Bpe_Credits_Populate(0, 1, 33,                     (512/2),                     ((64/2)-1))
.line 146 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


                                .init nbi0_dma_bpe_credits+8 (((1 & 0x1F)<< 27) | ((33 & 0x3F) << 21) | (((512/2) & 0x7FF) << 10) | (((64/2)-1) & 0x3FF))




.end_macro_ref                         Nbi_Dma_Bpe_Credits_Populate
.line 293 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"





.macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg(0, 2, 34, ((64/2)-1), (512/2) )
.line 124 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe2Cfg.BufCredit   ((64/2)-1)  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe2Cfg.PktCredit   (512/2)   const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe2Cfg.Ctm         34         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe2Cfg.BpeNum      2     const
.end_macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg
.line 304 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                         Nbi_Dma_Bpe_Credits_Populate(0, 2, 34,                     (512/2),                     ((64/2)-1))
.line 146 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


                                .init nbi0_dma_bpe_credits+12 (((2 & 0x1F)<< 27) | ((34 & 0x3F) << 21) | (((512/2) & 0x7FF) << 10) | (((64/2)-1) & 0x3FF))




.end_macro_ref                         Nbi_Dma_Bpe_Credits_Populate
.line 305 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"





.macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg(0, 3, 35, ((64/2)-1), (512/2) )
.line 124 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe3Cfg.BufCredit   ((64/2)-1)  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe3Cfg.PktCredit   (512/2)   const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe3Cfg.Ctm         35         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe3Cfg.BpeNum      3     const
.end_macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg
.line 316 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                         Nbi_Dma_Bpe_Credits_Populate(0, 3, 35,                     (512/2),                     ((64/2)-1))
.line 146 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


                                .init nbi0_dma_bpe_credits+16 (((3 & 0x1F)<< 27) | ((35 & 0x3F) << 21) | (((512/2) & 0x7FF) << 10) | (((64/2)-1) & 0x3FF))




.end_macro_ref                         Nbi_Dma_Bpe_Credits_Populate
.line 317 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"





.macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg(0, 4, 36, (((((64/2))*8)/12)-1), ((((512/2))*8)/12) )
.line 124 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe4Cfg.BufCredit   (((((64/2))*8)/12)-1)  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe4Cfg.PktCredit   ((((512/2))*8)/12)   const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe4Cfg.Ctm         36         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe4Cfg.BpeNum      4     const
.end_macro_ref                         NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg
.line 328 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"
.macro_ref                         Nbi_Dma_Bpe_Credits_Populate(0, 4, 36,                     ((((512/2))*8)/12),                     (((((64/2))*8)/12)-1))
.line 146 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


                                .init nbi0_dma_bpe_credits+20 (((4 & 0x1F)<< 27) | ((36 & 0x3F) << 21) | ((((((512/2))*8)/12) & 0x7FF) << 10) | ((((((64/2))*8)/12)-1) & 0x3FF))




.end_macro_ref                         Nbi_Dma_Bpe_Credits_Populate
.line 329 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"






























.macro_ref                     NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg(0, 5, 0, (0), (0) )
.line 124 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe5Cfg.BufCredit   (0)  const
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe5Cfg.PktCredit   (0)   const
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe5Cfg.Ctm         0         const
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpe5Cfg.BpeNum      5     const
.end_macro_ref                     NbiDmaXpb_NbiDmaCsr_NbiDmaBpeCfg
.line 365 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


                    .init nbi0_dma_bpe_credits+0 (0xDADA0000 | ((0x01 & 0xFF) << 8) | (5 & 0xFF))



.macro_ref                     NbiDmaXpb_NbiDmaCsr_NbiDmaBpeChainEnd(0, 4294967280)
.line 140 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBpeChainEnd.BpeChainEnd 4294967280 const
.end_macro_ref                     NbiDmaXpb_NbiDmaCsr_NbiDmaBpeChainEnd
.line 372 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"

















































































































.macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg(0, 7, 5, 2, 0, 0, 0, 0 )
.line 103 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP7Cfg.BpeHead        5        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP7Cfg.SplitLength    2    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP7Cfg.SecBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP7Cfg.PriBList       0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP7Cfg.CtmOffset      0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.NbiDmaXpb.NbiDmaCsr.NbiDmaBP7Cfg.DropEn         0          const
.end_macro_ref                 NbiDmaXpb_NbiDmaCsr_NbiDmaBPCfg
.line 494 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_dma.uc"


.end_macro_ref             Nbi_Dma_Init
.line 60 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"
.macro_ref             Nbi_PreClassifier_Init(0)
.line 37 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
























.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,127, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg127 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,126, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg126 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,125, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg125 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,124, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg124 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,123, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg123 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,122, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg122 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,121, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg121 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,120, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg120 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,119, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg119 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,118, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg118 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,117, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg117 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,116, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg116 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,115, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg115 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,114, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg114 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,113, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg113 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,112, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg112 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,111, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg111 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,110, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg110 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,109, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg109 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,108, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg108 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,107, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg107 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,106, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg106 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,105, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg105 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,104, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg104 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,103, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg103 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,102, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg102 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,101, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg101 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,100, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg100 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,99, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg99 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,98, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg98 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,97, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg97 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,96, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg96 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,95, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg95 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,94, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg94 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,93, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg93 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,92, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg92 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,91, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg91 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,90, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg90 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,89, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg89 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,88, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg88 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,87, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg87 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,86, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg86 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,85, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg85 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,84, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg84 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,83, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg83 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,82, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg82 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,81, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg81 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,80, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg80 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,79, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg79 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,78, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg78 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,77, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg77 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,76, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg76 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,75, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg75 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,74, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg74 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,73, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg73 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,72, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg72 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,71, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg71 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,70, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg70 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,69, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg69 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,68, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg68 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,67, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg67 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,66, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg66 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,65, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg65 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,64, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg64 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,63, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg63 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,62, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg62 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,61, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg61 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,60, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg60 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,59, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg59 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,58, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg58 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,57, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg57 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,56, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg56 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,55, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg55 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,54, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg54 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,53, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg53 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,52, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg52 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,51, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg51 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,50, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg50 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,49, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg49 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,48, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg48 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,47, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg47 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,46, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg46 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,45, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg45 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,44, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg44 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,43, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg43 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,42, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg42 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,41, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg41 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,40, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg40 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,39, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg39 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,38, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg38 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,37, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg37 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,36, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg36 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,35, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg35 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,34, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg34 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,33, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg33 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,32, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg32 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,31, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg31 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,30, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg30 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,29, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg29 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,28, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg28 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,27, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg27 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,26, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg26 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,25, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg25 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,24, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg24 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,23, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg23 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,22, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg22 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,21, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg21 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,20, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg20 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,19, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg19 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,18, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg18 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,17, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg17 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,16, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg16 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,15, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg15 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,14, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg14 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,13, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg13 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,12, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg12 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,11, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg11 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,10, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg10 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,9, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg9 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,8, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg8 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,7, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg7 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,6, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg6 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,5, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg5 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,4, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg4 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,3, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg3 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,2, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg2 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,1, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg1 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 62 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"
.macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg(0,0, 17)
.line 34 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc_csr.uc"
                        .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.PktPreclassifier.Characterization.PortCfg0 17 const
.end_macro_ref                     Nbi_PktPreclassifier_Characterization_PortCfg
.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"


.line 67 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_pc.uc"





.end_macro_ref             Nbi_PreClassifier_Init
.line 61 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"


.line 64 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"


.macro_ref         Nbi_TrafficManager_Init(1)
.line 744 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"





.line 750 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                 Nbi_TrafficManager_TrafficManagerReg_TrafficManagerConfig(0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 0 )
.line 41 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.ChannelLevelSelect     1 const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.ErrPoisonEna           0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.L0ChannelMap           0       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.L1InputSelect          1      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.MiniPacketFCEnable     1 const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.NumSequencers          0      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.OOBFCEnable            0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.SchedulerEnable        1    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.Sequencer0Enable       0   const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.TrafficManagerConfig.ShaperEnable           0        const

.end_macro_ref                 Nbi_TrafficManager_TrafficManagerReg_TrafficManagerConfig
.line 762 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.line 764 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
















.macro_ref                 Nbi_TrafficManager_QCfg(0, 0, 0, 0,1023,4)
.line 86 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"


































.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 0, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig0.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig0.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig0.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig0.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig0.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig0.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 0, 0, 0)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry0.TailPointer     0     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry0.HeadPointer     0     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 0)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear0               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1, 16, 16)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1.TailPointer     16     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1.HeadPointer     16     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 2, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig2.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig2.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig2.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig2.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig2.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig2.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 2, 32, 32)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry2.TailPointer     32     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry2.HeadPointer     32     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 2)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear2               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 3, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig3.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig3.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig3.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig3.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig3.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig3.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 3, 48, 48)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry3.TailPointer     48     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry3.HeadPointer     48     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 3)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear3               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 4, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig4.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig4.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig4.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig4.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig4.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig4.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 4, 64, 64)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry4.TailPointer     64     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry4.HeadPointer     64     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 4)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear4               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 5, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig5.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig5.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig5.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig5.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig5.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig5.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 5, 80, 80)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry5.TailPointer     80     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry5.HeadPointer     80     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 5)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear5               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 6, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig6.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig6.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig6.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig6.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig6.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig6.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 6, 96, 96)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry6.TailPointer     96     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry6.HeadPointer     96     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 6)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear6               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 7, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig7.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig7.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig7.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig7.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig7.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig7.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 7, 112, 112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry7.TailPointer     112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry7.HeadPointer     112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 7)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear7               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 8, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig8.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig8.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig8.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig8.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig8.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig8.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 8, 128, 128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry8.TailPointer     128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry8.HeadPointer     128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 8)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear8               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 9, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig9.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig9.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig9.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig9.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig9.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig9.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 9, 144, 144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry9.TailPointer     144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry9.HeadPointer     144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 9)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear9               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 10, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig10.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig10.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig10.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig10.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig10.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig10.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 10, 160, 160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry10.TailPointer     160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry10.HeadPointer     160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 10)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear10               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 11, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig11.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig11.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig11.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig11.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig11.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig11.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 11, 176, 176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry11.TailPointer     176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry11.HeadPointer     176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 11)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear11               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 12, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig12.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig12.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig12.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig12.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig12.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig12.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 12, 192, 192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry12.TailPointer     192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry12.HeadPointer     192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 12)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear12               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 13, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig13.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig13.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig13.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig13.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig13.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig13.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 13, 208, 208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry13.TailPointer     208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry13.HeadPointer     208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 13)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear13               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 14, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig14.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig14.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig14.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig14.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig14.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig14.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 14, 224, 224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry14.TailPointer     224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry14.HeadPointer     224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 14)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear14               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 15, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig15.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig15.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig15.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig15.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig15.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig15.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 15, 240, 240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry15.TailPointer     240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry15.HeadPointer     240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 15)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear15               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 16, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig16.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig16.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig16.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig16.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig16.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig16.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 16, 256, 256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry16.TailPointer     256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry16.HeadPointer     256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 16)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear16               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 17, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig17.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig17.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig17.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig17.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig17.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig17.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 17, 272, 272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry17.TailPointer     272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry17.HeadPointer     272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 17)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear17               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 18, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig18.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig18.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig18.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig18.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig18.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig18.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 18, 288, 288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry18.TailPointer     288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry18.HeadPointer     288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 18)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear18               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 19, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig19.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig19.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig19.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig19.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig19.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig19.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 19, 304, 304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry19.TailPointer     304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry19.HeadPointer     304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 19)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear19               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 20, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig20.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig20.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig20.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig20.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig20.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig20.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 20, 320, 320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry20.TailPointer     320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry20.HeadPointer     320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 20)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear20               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 21, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig21.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig21.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig21.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig21.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig21.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig21.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 21, 336, 336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry21.TailPointer     336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry21.HeadPointer     336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 21)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear21               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 22, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig22.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig22.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig22.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig22.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig22.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig22.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 22, 352, 352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry22.TailPointer     352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry22.HeadPointer     352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 22)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear22               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 23, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig23.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig23.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig23.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig23.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig23.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig23.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 23, 368, 368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry23.TailPointer     368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry23.HeadPointer     368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 23)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear23               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 24, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig24.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig24.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig24.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig24.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig24.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig24.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 24, 384, 384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry24.TailPointer     384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry24.HeadPointer     384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 24)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear24               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 25, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig25.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig25.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig25.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig25.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig25.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig25.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 25, 400, 400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry25.TailPointer     400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry25.HeadPointer     400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 25)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear25               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 26, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig26.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig26.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig26.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig26.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig26.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig26.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 26, 416, 416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry26.TailPointer     416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry26.HeadPointer     416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 26)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear26               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 27, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig27.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig27.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig27.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig27.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig27.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig27.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 27, 432, 432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry27.TailPointer     432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry27.HeadPointer     432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 27)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear27               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 28, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig28.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig28.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig28.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig28.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig28.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig28.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 28, 448, 448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry28.TailPointer     448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry28.HeadPointer     448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 28)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear28               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 29, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig29.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig29.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig29.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig29.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig29.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig29.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 29, 464, 464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry29.TailPointer     464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry29.HeadPointer     464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 29)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear29               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 30, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig30.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig30.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig30.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig30.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig30.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig30.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 30, 480, 480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry30.TailPointer     480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry30.HeadPointer     480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 30)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear30               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 31, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig31.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig31.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig31.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig31.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig31.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig31.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 31, 496, 496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry31.TailPointer     496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry31.HeadPointer     496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 31)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear31               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 32, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig32.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig32.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig32.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig32.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig32.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig32.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 32, 512, 512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry32.TailPointer     512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry32.HeadPointer     512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 32)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear32               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 33, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig33.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig33.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig33.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig33.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig33.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig33.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 33, 528, 528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry33.TailPointer     528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry33.HeadPointer     528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 33)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear33               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 34, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig34.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig34.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig34.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig34.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig34.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig34.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 34, 544, 544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry34.TailPointer     544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry34.HeadPointer     544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 34)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear34               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 35, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig35.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig35.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig35.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig35.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig35.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig35.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 35, 560, 560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry35.TailPointer     560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry35.HeadPointer     560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 35)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear35               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 36, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig36.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig36.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig36.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig36.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig36.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig36.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 36, 576, 576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry36.TailPointer     576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry36.HeadPointer     576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 36)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear36               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 37, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig37.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig37.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig37.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig37.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig37.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig37.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 37, 592, 592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry37.TailPointer     592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry37.HeadPointer     592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 37)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear37               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 38, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig38.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig38.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig38.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig38.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig38.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig38.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 38, 608, 608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry38.TailPointer     608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry38.HeadPointer     608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 38)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear38               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 39, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig39.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig39.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig39.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig39.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig39.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig39.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 39, 624, 624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry39.TailPointer     624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry39.HeadPointer     624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 39)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear39               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 40, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig40.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig40.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig40.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig40.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig40.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig40.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 40, 640, 640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry40.TailPointer     640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry40.HeadPointer     640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 40)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear40               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 41, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig41.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig41.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig41.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig41.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig41.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig41.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 41, 656, 656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry41.TailPointer     656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry41.HeadPointer     656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 41)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear41               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 42, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig42.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig42.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig42.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig42.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig42.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig42.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 42, 672, 672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry42.TailPointer     672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry42.HeadPointer     672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 42)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear42               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 43, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig43.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig43.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig43.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig43.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig43.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig43.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 43, 688, 688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry43.TailPointer     688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry43.HeadPointer     688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 43)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear43               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 44, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig44.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig44.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig44.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig44.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig44.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig44.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 44, 704, 704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry44.TailPointer     704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry44.HeadPointer     704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 44)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear44               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 45, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig45.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig45.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig45.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig45.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig45.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig45.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 45, 720, 720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry45.TailPointer     720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry45.HeadPointer     720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 45)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear45               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 46, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig46.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig46.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig46.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig46.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig46.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig46.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 46, 736, 736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry46.TailPointer     736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry46.HeadPointer     736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 46)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear46               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 47, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig47.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig47.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig47.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig47.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig47.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig47.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 47, 752, 752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry47.TailPointer     752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry47.HeadPointer     752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 47)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear47               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 48, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig48.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig48.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig48.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig48.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig48.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig48.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 48, 768, 768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry48.TailPointer     768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry48.HeadPointer     768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 48)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear48               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 49, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig49.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig49.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig49.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig49.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig49.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig49.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 49, 784, 784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry49.TailPointer     784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry49.HeadPointer     784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 49)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear49               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 50, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig50.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig50.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig50.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig50.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig50.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig50.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 50, 800, 800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry50.TailPointer     800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry50.HeadPointer     800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 50)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear50               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 51, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig51.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig51.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig51.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig51.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig51.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig51.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 51, 816, 816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry51.TailPointer     816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry51.HeadPointer     816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 51)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear51               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 52, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig52.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig52.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig52.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig52.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig52.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig52.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 52, 832, 832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry52.TailPointer     832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry52.HeadPointer     832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 52)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear52               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 53, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig53.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig53.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig53.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig53.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig53.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig53.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 53, 848, 848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry53.TailPointer     848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry53.HeadPointer     848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 53)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear53               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 54, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig54.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig54.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig54.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig54.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig54.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig54.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 54, 864, 864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry54.TailPointer     864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry54.HeadPointer     864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 54)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear54               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 55, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig55.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig55.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig55.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig55.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig55.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig55.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 55, 880, 880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry55.TailPointer     880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry55.HeadPointer     880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 55)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear55               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 56, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig56.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig56.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig56.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig56.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig56.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig56.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 56, 896, 896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry56.TailPointer     896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry56.HeadPointer     896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 56)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear56               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 57, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig57.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig57.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig57.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig57.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig57.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig57.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 57, 912, 912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry57.TailPointer     912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry57.HeadPointer     912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 57)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear57               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 58, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig58.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig58.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig58.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig58.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig58.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig58.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 58, 928, 928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry58.TailPointer     928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry58.HeadPointer     928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 58)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear58               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 59, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig59.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig59.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig59.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig59.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig59.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig59.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 59, 944, 944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry59.TailPointer     944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry59.HeadPointer     944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 59)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear59               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 60, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig60.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig60.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig60.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig60.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig60.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig60.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 60, 960, 960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry60.TailPointer     960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry60.HeadPointer     960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 60)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear60               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 61, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig61.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig61.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig61.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig61.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig61.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig61.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 61, 976, 976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry61.TailPointer     976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry61.HeadPointer     976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 61)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear61               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 62, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig62.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig62.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig62.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig62.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig62.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig62.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 62, 992, 992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry62.TailPointer     992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry62.HeadPointer     992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 62)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear62               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 63, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig63.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig63.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig63.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig63.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig63.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig63.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 63, 1008, 1008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry63.TailPointer     1008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry63.HeadPointer     1008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 63)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear63               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 64, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig64.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig64.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig64.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig64.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig64.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig64.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 64, 1024, 1024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry64.TailPointer     1024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry64.HeadPointer     1024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 64)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear64               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 65, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig65.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig65.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig65.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig65.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig65.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig65.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 65, 1040, 1040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry65.TailPointer     1040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry65.HeadPointer     1040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 65)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear65               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 66, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig66.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig66.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig66.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig66.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig66.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig66.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 66, 1056, 1056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry66.TailPointer     1056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry66.HeadPointer     1056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 66)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear66               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 67, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig67.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig67.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig67.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig67.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig67.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig67.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 67, 1072, 1072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry67.TailPointer     1072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry67.HeadPointer     1072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 67)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear67               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 68, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig68.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig68.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig68.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig68.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig68.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig68.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 68, 1088, 1088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry68.TailPointer     1088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry68.HeadPointer     1088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 68)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear68               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 69, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig69.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig69.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig69.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig69.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig69.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig69.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 69, 1104, 1104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry69.TailPointer     1104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry69.HeadPointer     1104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 69)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear69               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 70, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig70.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig70.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig70.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig70.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig70.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig70.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 70, 1120, 1120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry70.TailPointer     1120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry70.HeadPointer     1120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 70)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear70               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 71, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig71.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig71.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig71.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig71.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig71.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig71.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 71, 1136, 1136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry71.TailPointer     1136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry71.HeadPointer     1136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 71)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear71               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 72, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig72.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig72.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig72.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig72.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig72.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig72.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 72, 1152, 1152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry72.TailPointer     1152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry72.HeadPointer     1152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 72)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear72               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 73, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig73.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig73.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig73.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig73.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig73.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig73.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 73, 1168, 1168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry73.TailPointer     1168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry73.HeadPointer     1168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 73)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear73               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 74, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig74.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig74.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig74.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig74.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig74.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig74.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 74, 1184, 1184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry74.TailPointer     1184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry74.HeadPointer     1184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 74)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear74               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 75, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig75.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig75.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig75.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig75.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig75.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig75.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 75, 1200, 1200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry75.TailPointer     1200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry75.HeadPointer     1200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 75)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear75               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 76, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig76.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig76.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig76.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig76.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig76.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig76.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 76, 1216, 1216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry76.TailPointer     1216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry76.HeadPointer     1216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 76)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear76               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 77, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig77.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig77.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig77.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig77.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig77.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig77.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 77, 1232, 1232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry77.TailPointer     1232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry77.HeadPointer     1232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 77)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear77               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 78, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig78.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig78.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig78.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig78.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig78.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig78.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 78, 1248, 1248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry78.TailPointer     1248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry78.HeadPointer     1248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 78)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear78               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 79, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig79.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig79.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig79.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig79.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig79.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig79.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 79, 1264, 1264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry79.TailPointer     1264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry79.HeadPointer     1264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 79)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear79               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 80, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig80.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig80.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig80.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig80.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig80.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig80.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 80, 1280, 1280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry80.TailPointer     1280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry80.HeadPointer     1280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 80)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear80               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 81, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig81.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig81.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig81.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig81.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig81.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig81.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 81, 1296, 1296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry81.TailPointer     1296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry81.HeadPointer     1296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 81)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear81               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 82, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig82.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig82.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig82.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig82.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig82.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig82.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 82, 1312, 1312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry82.TailPointer     1312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry82.HeadPointer     1312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 82)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear82               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 83, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig83.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig83.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig83.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig83.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig83.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig83.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 83, 1328, 1328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry83.TailPointer     1328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry83.HeadPointer     1328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 83)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear83               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 84, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig84.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig84.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig84.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig84.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig84.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig84.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 84, 1344, 1344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry84.TailPointer     1344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry84.HeadPointer     1344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 84)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear84               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 85, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig85.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig85.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig85.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig85.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig85.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig85.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 85, 1360, 1360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry85.TailPointer     1360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry85.HeadPointer     1360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 85)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear85               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 86, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig86.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig86.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig86.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig86.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig86.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig86.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 86, 1376, 1376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry86.TailPointer     1376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry86.HeadPointer     1376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 86)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear86               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 87, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig87.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig87.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig87.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig87.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig87.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig87.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 87, 1392, 1392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry87.TailPointer     1392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry87.HeadPointer     1392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 87)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear87               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 88, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig88.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig88.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig88.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig88.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig88.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig88.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 88, 1408, 1408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry88.TailPointer     1408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry88.HeadPointer     1408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 88)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear88               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 89, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig89.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig89.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig89.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig89.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig89.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig89.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 89, 1424, 1424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry89.TailPointer     1424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry89.HeadPointer     1424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 89)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear89               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 90, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig90.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig90.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig90.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig90.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig90.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig90.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 90, 1440, 1440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry90.TailPointer     1440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry90.HeadPointer     1440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 90)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear90               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 91, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig91.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig91.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig91.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig91.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig91.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig91.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 91, 1456, 1456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry91.TailPointer     1456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry91.HeadPointer     1456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 91)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear91               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 92, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig92.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig92.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig92.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig92.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig92.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig92.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 92, 1472, 1472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry92.TailPointer     1472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry92.HeadPointer     1472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 92)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear92               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 93, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig93.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig93.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig93.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig93.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig93.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig93.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 93, 1488, 1488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry93.TailPointer     1488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry93.HeadPointer     1488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 93)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear93               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 94, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig94.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig94.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig94.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig94.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig94.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig94.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 94, 1504, 1504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry94.TailPointer     1504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry94.HeadPointer     1504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 94)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear94               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 95, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig95.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig95.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig95.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig95.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig95.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig95.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 95, 1520, 1520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry95.TailPointer     1520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry95.HeadPointer     1520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 95)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear95               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 96, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig96.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig96.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig96.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig96.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig96.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig96.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 96, 1536, 1536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry96.TailPointer     1536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry96.HeadPointer     1536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 96)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear96               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 97, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig97.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig97.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig97.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig97.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig97.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig97.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 97, 1552, 1552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry97.TailPointer     1552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry97.HeadPointer     1552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 97)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear97               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 98, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig98.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig98.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig98.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig98.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig98.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig98.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 98, 1568, 1568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry98.TailPointer     1568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry98.HeadPointer     1568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 98)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear98               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 99, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig99.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig99.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig99.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig99.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig99.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig99.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 99, 1584, 1584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry99.TailPointer     1584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry99.HeadPointer     1584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 99)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear99               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 100, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig100.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig100.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig100.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig100.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig100.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig100.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 100, 1600, 1600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry100.TailPointer     1600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry100.HeadPointer     1600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 100)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear100               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 101, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig101.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig101.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig101.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig101.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig101.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig101.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 101, 1616, 1616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry101.TailPointer     1616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry101.HeadPointer     1616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 101)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear101               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 102, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig102.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig102.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig102.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig102.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig102.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig102.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 102, 1632, 1632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry102.TailPointer     1632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry102.HeadPointer     1632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 102)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear102               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 103, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig103.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig103.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig103.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig103.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig103.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig103.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 103, 1648, 1648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry103.TailPointer     1648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry103.HeadPointer     1648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 103)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear103               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 104, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig104.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig104.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig104.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig104.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig104.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig104.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 104, 1664, 1664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry104.TailPointer     1664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry104.HeadPointer     1664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 104)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear104               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 105, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig105.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig105.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig105.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig105.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig105.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig105.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 105, 1680, 1680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry105.TailPointer     1680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry105.HeadPointer     1680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 105)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear105               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 106, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig106.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig106.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig106.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig106.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig106.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig106.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 106, 1696, 1696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry106.TailPointer     1696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry106.HeadPointer     1696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 106)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear106               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 107, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig107.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig107.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig107.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig107.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig107.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig107.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 107, 1712, 1712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry107.TailPointer     1712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry107.HeadPointer     1712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 107)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear107               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 108, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig108.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig108.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig108.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig108.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig108.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig108.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 108, 1728, 1728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry108.TailPointer     1728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry108.HeadPointer     1728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 108)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear108               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 109, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig109.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig109.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig109.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig109.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig109.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig109.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 109, 1744, 1744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry109.TailPointer     1744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry109.HeadPointer     1744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 109)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear109               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 110, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig110.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig110.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig110.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig110.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig110.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig110.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 110, 1760, 1760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry110.TailPointer     1760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry110.HeadPointer     1760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 110)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear110               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 111, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig111.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig111.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig111.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig111.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig111.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig111.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 111, 1776, 1776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry111.TailPointer     1776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry111.HeadPointer     1776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 111)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear111               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 112, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig112.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig112.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig112.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig112.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig112.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig112.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 112, 1792, 1792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry112.TailPointer     1792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry112.HeadPointer     1792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 112)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear112               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 113, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig113.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig113.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig113.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig113.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig113.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig113.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 113, 1808, 1808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry113.TailPointer     1808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry113.HeadPointer     1808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 113)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear113               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 114, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig114.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig114.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig114.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig114.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig114.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig114.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 114, 1824, 1824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry114.TailPointer     1824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry114.HeadPointer     1824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 114)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear114               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 115, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig115.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig115.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig115.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig115.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig115.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig115.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 115, 1840, 1840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry115.TailPointer     1840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry115.HeadPointer     1840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 115)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear115               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 116, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig116.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig116.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig116.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig116.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig116.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig116.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 116, 1856, 1856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry116.TailPointer     1856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry116.HeadPointer     1856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 116)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear116               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 117, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig117.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig117.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig117.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig117.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig117.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig117.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 117, 1872, 1872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry117.TailPointer     1872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry117.HeadPointer     1872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 117)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear117               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 118, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig118.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig118.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig118.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig118.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig118.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig118.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 118, 1888, 1888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry118.TailPointer     1888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry118.HeadPointer     1888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 118)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear118               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 119, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig119.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig119.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig119.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig119.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig119.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig119.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 119, 1904, 1904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry119.TailPointer     1904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry119.HeadPointer     1904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 119)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear119               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 120, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig120.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig120.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig120.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig120.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig120.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig120.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 120, 1920, 1920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry120.TailPointer     1920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry120.HeadPointer     1920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 120)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear120               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 121, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig121.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig121.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig121.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig121.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig121.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig121.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 121, 1936, 1936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry121.TailPointer     1936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry121.HeadPointer     1936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 121)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear121               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 122, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig122.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig122.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig122.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig122.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig122.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig122.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 122, 1952, 1952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry122.TailPointer     1952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry122.HeadPointer     1952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 122)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear122               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 123, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig123.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig123.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig123.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig123.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig123.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig123.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 123, 1968, 1968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry123.TailPointer     1968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry123.HeadPointer     1968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 123)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear123               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 124, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig124.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig124.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig124.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig124.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig124.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig124.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 124, 1984, 1984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry124.TailPointer     1984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry124.HeadPointer     1984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 124)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear124               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 125, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig125.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig125.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig125.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig125.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig125.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig125.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 125, 2000, 2000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry125.TailPointer     2000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry125.HeadPointer     2000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 125)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear125               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 126, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig126.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig126.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig126.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig126.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig126.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig126.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 126, 2016, 2016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry126.TailPointer     2016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry126.HeadPointer     2016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 126)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear126               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 127, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig127.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig127.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig127.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig127.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig127.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig127.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 127, 2032, 2032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry127.TailPointer     2032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry127.HeadPointer     2032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 127)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear127               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 128, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig128.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig128.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig128.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig128.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig128.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig128.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 128, 2048, 2048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry128.TailPointer     2048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry128.HeadPointer     2048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 128)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear128               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 129, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig129.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig129.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig129.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig129.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig129.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig129.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 129, 2064, 2064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry129.TailPointer     2064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry129.HeadPointer     2064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 129)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear129               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 130, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig130.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig130.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig130.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig130.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig130.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig130.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 130, 2080, 2080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry130.TailPointer     2080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry130.HeadPointer     2080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 130)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear130               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 131, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig131.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig131.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig131.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig131.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig131.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig131.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 131, 2096, 2096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry131.TailPointer     2096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry131.HeadPointer     2096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 131)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear131               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 132, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig132.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig132.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig132.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig132.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig132.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig132.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 132, 2112, 2112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry132.TailPointer     2112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry132.HeadPointer     2112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 132)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear132               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 133, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig133.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig133.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig133.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig133.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig133.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig133.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 133, 2128, 2128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry133.TailPointer     2128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry133.HeadPointer     2128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 133)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear133               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 134, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig134.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig134.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig134.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig134.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig134.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig134.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 134, 2144, 2144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry134.TailPointer     2144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry134.HeadPointer     2144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 134)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear134               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 135, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig135.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig135.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig135.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig135.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig135.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig135.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 135, 2160, 2160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry135.TailPointer     2160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry135.HeadPointer     2160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 135)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear135               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 136, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig136.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig136.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig136.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig136.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig136.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig136.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 136, 2176, 2176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry136.TailPointer     2176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry136.HeadPointer     2176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 136)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear136               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 137, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig137.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig137.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig137.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig137.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig137.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig137.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 137, 2192, 2192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry137.TailPointer     2192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry137.HeadPointer     2192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 137)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear137               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 138, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig138.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig138.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig138.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig138.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig138.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig138.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 138, 2208, 2208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry138.TailPointer     2208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry138.HeadPointer     2208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 138)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear138               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 139, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig139.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig139.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig139.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig139.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig139.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig139.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 139, 2224, 2224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry139.TailPointer     2224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry139.HeadPointer     2224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 139)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear139               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 140, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig140.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig140.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig140.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig140.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig140.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig140.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 140, 2240, 2240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry140.TailPointer     2240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry140.HeadPointer     2240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 140)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear140               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 141, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig141.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig141.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig141.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig141.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig141.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig141.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 141, 2256, 2256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry141.TailPointer     2256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry141.HeadPointer     2256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 141)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear141               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 142, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig142.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig142.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig142.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig142.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig142.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig142.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 142, 2272, 2272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry142.TailPointer     2272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry142.HeadPointer     2272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 142)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear142               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 143, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig143.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig143.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig143.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig143.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig143.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig143.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 143, 2288, 2288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry143.TailPointer     2288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry143.HeadPointer     2288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 143)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear143               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 144, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig144.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig144.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig144.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig144.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig144.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig144.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 144, 2304, 2304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry144.TailPointer     2304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry144.HeadPointer     2304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 144)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear144               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 145, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig145.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig145.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig145.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig145.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig145.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig145.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 145, 2320, 2320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry145.TailPointer     2320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry145.HeadPointer     2320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 145)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear145               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 146, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig146.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig146.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig146.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig146.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig146.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig146.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 146, 2336, 2336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry146.TailPointer     2336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry146.HeadPointer     2336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 146)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear146               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 147, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig147.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig147.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig147.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig147.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig147.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig147.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 147, 2352, 2352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry147.TailPointer     2352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry147.HeadPointer     2352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 147)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear147               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 148, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig148.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig148.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig148.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig148.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig148.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig148.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 148, 2368, 2368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry148.TailPointer     2368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry148.HeadPointer     2368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 148)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear148               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 149, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig149.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig149.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig149.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig149.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig149.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig149.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 149, 2384, 2384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry149.TailPointer     2384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry149.HeadPointer     2384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 149)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear149               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 150, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig150.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig150.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig150.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig150.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig150.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig150.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 150, 2400, 2400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry150.TailPointer     2400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry150.HeadPointer     2400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 150)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear150               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 151, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig151.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig151.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig151.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig151.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig151.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig151.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 151, 2416, 2416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry151.TailPointer     2416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry151.HeadPointer     2416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 151)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear151               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 152, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig152.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig152.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig152.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig152.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig152.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig152.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 152, 2432, 2432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry152.TailPointer     2432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry152.HeadPointer     2432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 152)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear152               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 153, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig153.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig153.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig153.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig153.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig153.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig153.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 153, 2448, 2448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry153.TailPointer     2448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry153.HeadPointer     2448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 153)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear153               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 154, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig154.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig154.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig154.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig154.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig154.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig154.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 154, 2464, 2464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry154.TailPointer     2464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry154.HeadPointer     2464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 154)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear154               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 155, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig155.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig155.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig155.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig155.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig155.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig155.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 155, 2480, 2480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry155.TailPointer     2480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry155.HeadPointer     2480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 155)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear155               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 156, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig156.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig156.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig156.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig156.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig156.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig156.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 156, 2496, 2496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry156.TailPointer     2496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry156.HeadPointer     2496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 156)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear156               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 157, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig157.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig157.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig157.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig157.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig157.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig157.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 157, 2512, 2512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry157.TailPointer     2512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry157.HeadPointer     2512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 157)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear157               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 158, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig158.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig158.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig158.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig158.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig158.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig158.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 158, 2528, 2528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry158.TailPointer     2528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry158.HeadPointer     2528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 158)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear158               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 159, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig159.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig159.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig159.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig159.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig159.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig159.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 159, 2544, 2544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry159.TailPointer     2544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry159.HeadPointer     2544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 159)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear159               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 160, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig160.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig160.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig160.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig160.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig160.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig160.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 160, 2560, 2560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry160.TailPointer     2560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry160.HeadPointer     2560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 160)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear160               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 161, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig161.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig161.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig161.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig161.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig161.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig161.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 161, 2576, 2576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry161.TailPointer     2576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry161.HeadPointer     2576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 161)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear161               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 162, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig162.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig162.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig162.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig162.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig162.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig162.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 162, 2592, 2592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry162.TailPointer     2592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry162.HeadPointer     2592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 162)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear162               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 163, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig163.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig163.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig163.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig163.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig163.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig163.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 163, 2608, 2608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry163.TailPointer     2608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry163.HeadPointer     2608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 163)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear163               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 164, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig164.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig164.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig164.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig164.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig164.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig164.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 164, 2624, 2624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry164.TailPointer     2624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry164.HeadPointer     2624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 164)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear164               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 165, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig165.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig165.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig165.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig165.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig165.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig165.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 165, 2640, 2640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry165.TailPointer     2640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry165.HeadPointer     2640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 165)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear165               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 166, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig166.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig166.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig166.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig166.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig166.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig166.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 166, 2656, 2656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry166.TailPointer     2656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry166.HeadPointer     2656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 166)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear166               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 167, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig167.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig167.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig167.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig167.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig167.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig167.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 167, 2672, 2672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry167.TailPointer     2672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry167.HeadPointer     2672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 167)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear167               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 168, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig168.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig168.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig168.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig168.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig168.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig168.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 168, 2688, 2688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry168.TailPointer     2688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry168.HeadPointer     2688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 168)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear168               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 169, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig169.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig169.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig169.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig169.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig169.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig169.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 169, 2704, 2704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry169.TailPointer     2704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry169.HeadPointer     2704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 169)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear169               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 170, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig170.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig170.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig170.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig170.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig170.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig170.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 170, 2720, 2720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry170.TailPointer     2720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry170.HeadPointer     2720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 170)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear170               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 171, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig171.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig171.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig171.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig171.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig171.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig171.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 171, 2736, 2736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry171.TailPointer     2736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry171.HeadPointer     2736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 171)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear171               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 172, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig172.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig172.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig172.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig172.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig172.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig172.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 172, 2752, 2752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry172.TailPointer     2752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry172.HeadPointer     2752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 172)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear172               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 173, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig173.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig173.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig173.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig173.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig173.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig173.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 173, 2768, 2768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry173.TailPointer     2768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry173.HeadPointer     2768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 173)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear173               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 174, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig174.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig174.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig174.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig174.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig174.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig174.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 174, 2784, 2784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry174.TailPointer     2784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry174.HeadPointer     2784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 174)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear174               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 175, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig175.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig175.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig175.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig175.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig175.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig175.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 175, 2800, 2800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry175.TailPointer     2800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry175.HeadPointer     2800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 175)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear175               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 176, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig176.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig176.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig176.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig176.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig176.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig176.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 176, 2816, 2816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry176.TailPointer     2816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry176.HeadPointer     2816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 176)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear176               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 177, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig177.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig177.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig177.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig177.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig177.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig177.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 177, 2832, 2832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry177.TailPointer     2832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry177.HeadPointer     2832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 177)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear177               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 178, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig178.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig178.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig178.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig178.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig178.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig178.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 178, 2848, 2848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry178.TailPointer     2848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry178.HeadPointer     2848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 178)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear178               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 179, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig179.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig179.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig179.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig179.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig179.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig179.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 179, 2864, 2864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry179.TailPointer     2864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry179.HeadPointer     2864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 179)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear179               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 180, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig180.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig180.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig180.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig180.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig180.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig180.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 180, 2880, 2880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry180.TailPointer     2880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry180.HeadPointer     2880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 180)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear180               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 181, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig181.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig181.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig181.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig181.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig181.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig181.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 181, 2896, 2896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry181.TailPointer     2896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry181.HeadPointer     2896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 181)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear181               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 182, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig182.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig182.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig182.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig182.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig182.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig182.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 182, 2912, 2912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry182.TailPointer     2912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry182.HeadPointer     2912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 182)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear182               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 183, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig183.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig183.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig183.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig183.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig183.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig183.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 183, 2928, 2928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry183.TailPointer     2928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry183.HeadPointer     2928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 183)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear183               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 184, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig184.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig184.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig184.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig184.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig184.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig184.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 184, 2944, 2944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry184.TailPointer     2944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry184.HeadPointer     2944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 184)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear184               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 185, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig185.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig185.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig185.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig185.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig185.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig185.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 185, 2960, 2960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry185.TailPointer     2960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry185.HeadPointer     2960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 185)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear185               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 186, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig186.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig186.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig186.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig186.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig186.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig186.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 186, 2976, 2976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry186.TailPointer     2976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry186.HeadPointer     2976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 186)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear186               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 187, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig187.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig187.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig187.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig187.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig187.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig187.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 187, 2992, 2992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry187.TailPointer     2992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry187.HeadPointer     2992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 187)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear187               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 188, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig188.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig188.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig188.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig188.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig188.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig188.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 188, 3008, 3008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry188.TailPointer     3008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry188.HeadPointer     3008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 188)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear188               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 189, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig189.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig189.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig189.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig189.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig189.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig189.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 189, 3024, 3024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry189.TailPointer     3024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry189.HeadPointer     3024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 189)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear189               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 190, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig190.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig190.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig190.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig190.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig190.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig190.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 190, 3040, 3040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry190.TailPointer     3040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry190.HeadPointer     3040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 190)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear190               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 191, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig191.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig191.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig191.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig191.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig191.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig191.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 191, 3056, 3056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry191.TailPointer     3056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry191.HeadPointer     3056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 191)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear191               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 192, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig192.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig192.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig192.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig192.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig192.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig192.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 192, 3072, 3072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry192.TailPointer     3072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry192.HeadPointer     3072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 192)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear192               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 193, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig193.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig193.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig193.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig193.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig193.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig193.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 193, 3088, 3088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry193.TailPointer     3088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry193.HeadPointer     3088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 193)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear193               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 194, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig194.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig194.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig194.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig194.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig194.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig194.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 194, 3104, 3104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry194.TailPointer     3104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry194.HeadPointer     3104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 194)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear194               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 195, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig195.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig195.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig195.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig195.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig195.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig195.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 195, 3120, 3120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry195.TailPointer     3120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry195.HeadPointer     3120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 195)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear195               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 196, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig196.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig196.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig196.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig196.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig196.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig196.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 196, 3136, 3136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry196.TailPointer     3136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry196.HeadPointer     3136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 196)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear196               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 197, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig197.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig197.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig197.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig197.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig197.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig197.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 197, 3152, 3152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry197.TailPointer     3152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry197.HeadPointer     3152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 197)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear197               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 198, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig198.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig198.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig198.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig198.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig198.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig198.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 198, 3168, 3168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry198.TailPointer     3168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry198.HeadPointer     3168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 198)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear198               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 199, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig199.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig199.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig199.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig199.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig199.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig199.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 199, 3184, 3184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry199.TailPointer     3184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry199.HeadPointer     3184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 199)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear199               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 200, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig200.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig200.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig200.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig200.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig200.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig200.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 200, 3200, 3200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry200.TailPointer     3200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry200.HeadPointer     3200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 200)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear200               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 201, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig201.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig201.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig201.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig201.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig201.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig201.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 201, 3216, 3216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry201.TailPointer     3216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry201.HeadPointer     3216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 201)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear201               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 202, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig202.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig202.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig202.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig202.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig202.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig202.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 202, 3232, 3232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry202.TailPointer     3232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry202.HeadPointer     3232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 202)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear202               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 203, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig203.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig203.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig203.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig203.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig203.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig203.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 203, 3248, 3248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry203.TailPointer     3248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry203.HeadPointer     3248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 203)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear203               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 204, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig204.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig204.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig204.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig204.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig204.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig204.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 204, 3264, 3264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry204.TailPointer     3264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry204.HeadPointer     3264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 204)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear204               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 205, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig205.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig205.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig205.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig205.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig205.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig205.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 205, 3280, 3280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry205.TailPointer     3280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry205.HeadPointer     3280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 205)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear205               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 206, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig206.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig206.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig206.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig206.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig206.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig206.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 206, 3296, 3296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry206.TailPointer     3296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry206.HeadPointer     3296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 206)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear206               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 207, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig207.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig207.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig207.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig207.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig207.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig207.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 207, 3312, 3312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry207.TailPointer     3312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry207.HeadPointer     3312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 207)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear207               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 208, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig208.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig208.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig208.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig208.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig208.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig208.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 208, 3328, 3328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry208.TailPointer     3328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry208.HeadPointer     3328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 208)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear208               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 209, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig209.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig209.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig209.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig209.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig209.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig209.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 209, 3344, 3344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry209.TailPointer     3344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry209.HeadPointer     3344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 209)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear209               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 210, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig210.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig210.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig210.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig210.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig210.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig210.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 210, 3360, 3360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry210.TailPointer     3360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry210.HeadPointer     3360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 210)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear210               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 211, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig211.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig211.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig211.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig211.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig211.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig211.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 211, 3376, 3376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry211.TailPointer     3376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry211.HeadPointer     3376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 211)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear211               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 212, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig212.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig212.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig212.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig212.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig212.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig212.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 212, 3392, 3392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry212.TailPointer     3392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry212.HeadPointer     3392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 212)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear212               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 213, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig213.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig213.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig213.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig213.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig213.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig213.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 213, 3408, 3408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry213.TailPointer     3408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry213.HeadPointer     3408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 213)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear213               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 214, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig214.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig214.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig214.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig214.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig214.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig214.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 214, 3424, 3424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry214.TailPointer     3424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry214.HeadPointer     3424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 214)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear214               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 215, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig215.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig215.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig215.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig215.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig215.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig215.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 215, 3440, 3440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry215.TailPointer     3440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry215.HeadPointer     3440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 215)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear215               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 216, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig216.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig216.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig216.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig216.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig216.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig216.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 216, 3456, 3456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry216.TailPointer     3456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry216.HeadPointer     3456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 216)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear216               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 217, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig217.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig217.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig217.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig217.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig217.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig217.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 217, 3472, 3472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry217.TailPointer     3472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry217.HeadPointer     3472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 217)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear217               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 218, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig218.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig218.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig218.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig218.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig218.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig218.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 218, 3488, 3488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry218.TailPointer     3488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry218.HeadPointer     3488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 218)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear218               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 219, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig219.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig219.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig219.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig219.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig219.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig219.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 219, 3504, 3504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry219.TailPointer     3504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry219.HeadPointer     3504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 219)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear219               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 220, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig220.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig220.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig220.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig220.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig220.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig220.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 220, 3520, 3520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry220.TailPointer     3520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry220.HeadPointer     3520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 220)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear220               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 221, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig221.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig221.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig221.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig221.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig221.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig221.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 221, 3536, 3536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry221.TailPointer     3536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry221.HeadPointer     3536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 221)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear221               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 222, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig222.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig222.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig222.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig222.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig222.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig222.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 222, 3552, 3552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry222.TailPointer     3552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry222.HeadPointer     3552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 222)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear222               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 223, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig223.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig223.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig223.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig223.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig223.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig223.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 223, 3568, 3568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry223.TailPointer     3568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry223.HeadPointer     3568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 223)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear223               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 224, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig224.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig224.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig224.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig224.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig224.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig224.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 224, 3584, 3584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry224.TailPointer     3584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry224.HeadPointer     3584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 224)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear224               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 225, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig225.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig225.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig225.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig225.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig225.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig225.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 225, 3600, 3600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry225.TailPointer     3600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry225.HeadPointer     3600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 225)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear225               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 226, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig226.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig226.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig226.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig226.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig226.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig226.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 226, 3616, 3616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry226.TailPointer     3616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry226.HeadPointer     3616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 226)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear226               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 227, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig227.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig227.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig227.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig227.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig227.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig227.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 227, 3632, 3632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry227.TailPointer     3632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry227.HeadPointer     3632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 227)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear227               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 228, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig228.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig228.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig228.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig228.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig228.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig228.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 228, 3648, 3648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry228.TailPointer     3648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry228.HeadPointer     3648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 228)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear228               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 229, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig229.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig229.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig229.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig229.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig229.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig229.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 229, 3664, 3664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry229.TailPointer     3664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry229.HeadPointer     3664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 229)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear229               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 230, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig230.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig230.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig230.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig230.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig230.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig230.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 230, 3680, 3680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry230.TailPointer     3680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry230.HeadPointer     3680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 230)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear230               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 231, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig231.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig231.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig231.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig231.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig231.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig231.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 231, 3696, 3696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry231.TailPointer     3696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry231.HeadPointer     3696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 231)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear231               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 232, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig232.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig232.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig232.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig232.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig232.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig232.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 232, 3712, 3712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry232.TailPointer     3712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry232.HeadPointer     3712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 232)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear232               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 233, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig233.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig233.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig233.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig233.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig233.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig233.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 233, 3728, 3728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry233.TailPointer     3728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry233.HeadPointer     3728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 233)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear233               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 234, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig234.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig234.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig234.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig234.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig234.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig234.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 234, 3744, 3744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry234.TailPointer     3744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry234.HeadPointer     3744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 234)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear234               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 235, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig235.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig235.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig235.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig235.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig235.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig235.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 235, 3760, 3760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry235.TailPointer     3760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry235.HeadPointer     3760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 235)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear235               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 236, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig236.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig236.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig236.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig236.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig236.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig236.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 236, 3776, 3776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry236.TailPointer     3776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry236.HeadPointer     3776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 236)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear236               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 237, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig237.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig237.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig237.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig237.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig237.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig237.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 237, 3792, 3792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry237.TailPointer     3792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry237.HeadPointer     3792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 237)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear237               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 238, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig238.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig238.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig238.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig238.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig238.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig238.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 238, 3808, 3808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry238.TailPointer     3808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry238.HeadPointer     3808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 238)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear238               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 239, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig239.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig239.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig239.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig239.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig239.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig239.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 239, 3824, 3824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry239.TailPointer     3824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry239.HeadPointer     3824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 239)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear239               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 240, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig240.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig240.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig240.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig240.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig240.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig240.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 240, 3840, 3840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry240.TailPointer     3840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry240.HeadPointer     3840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 240)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear240               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 241, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig241.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig241.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig241.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig241.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig241.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig241.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 241, 3856, 3856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry241.TailPointer     3856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry241.HeadPointer     3856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 241)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear241               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 242, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig242.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig242.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig242.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig242.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig242.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig242.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 242, 3872, 3872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry242.TailPointer     3872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry242.HeadPointer     3872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 242)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear242               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 243, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig243.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig243.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig243.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig243.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig243.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig243.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 243, 3888, 3888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry243.TailPointer     3888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry243.HeadPointer     3888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 243)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear243               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 244, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig244.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig244.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig244.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig244.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig244.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig244.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 244, 3904, 3904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry244.TailPointer     3904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry244.HeadPointer     3904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 244)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear244               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 245, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig245.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig245.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig245.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig245.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig245.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig245.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 245, 3920, 3920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry245.TailPointer     3920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry245.HeadPointer     3920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 245)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear245               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 246, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig246.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig246.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig246.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig246.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig246.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig246.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 246, 3936, 3936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry246.TailPointer     3936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry246.HeadPointer     3936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 246)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear246               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 247, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig247.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig247.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig247.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig247.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig247.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig247.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 247, 3952, 3952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry247.TailPointer     3952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry247.HeadPointer     3952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 247)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear247               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 248, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig248.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig248.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig248.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig248.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig248.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig248.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 248, 3968, 3968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry248.TailPointer     3968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry248.HeadPointer     3968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 248)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear248               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 249, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig249.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig249.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig249.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig249.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig249.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig249.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 249, 3984, 3984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry249.TailPointer     3984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry249.HeadPointer     3984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 249)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear249               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 250, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig250.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig250.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig250.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig250.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig250.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig250.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 250, 4000, 4000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry250.TailPointer     4000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry250.HeadPointer     4000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 250)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear250               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 251, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig251.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig251.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig251.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig251.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig251.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig251.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 251, 4016, 4016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry251.TailPointer     4016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry251.HeadPointer     4016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 251)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear251               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 252, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig252.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig252.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig252.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig252.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig252.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig252.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 252, 4032, 4032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry252.TailPointer     4032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry252.HeadPointer     4032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 252)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear252               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 253, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig253.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig253.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig253.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig253.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig253.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig253.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 253, 4048, 4048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry253.TailPointer     4048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry253.HeadPointer     4048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 253)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear253               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 254, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig254.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig254.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig254.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig254.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig254.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig254.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 254, 4064, 4064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry254.TailPointer     4064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry254.HeadPointer     4064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 254)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear254               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 255, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig255.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig255.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig255.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig255.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig255.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig255.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 255, 4080, 4080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry255.TailPointer     4080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry255.HeadPointer     4080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 255)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear255               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 256, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig256.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig256.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig256.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig256.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig256.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig256.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 256, 4096, 4096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry256.TailPointer     4096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry256.HeadPointer     4096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 256)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear256               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 257, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig257.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig257.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig257.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig257.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig257.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig257.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 257, 4112, 4112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry257.TailPointer     4112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry257.HeadPointer     4112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 257)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear257               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 258, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig258.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig258.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig258.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig258.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig258.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig258.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 258, 4128, 4128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry258.TailPointer     4128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry258.HeadPointer     4128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 258)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear258               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 259, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig259.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig259.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig259.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig259.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig259.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig259.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 259, 4144, 4144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry259.TailPointer     4144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry259.HeadPointer     4144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 259)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear259               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 260, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig260.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig260.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig260.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig260.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig260.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig260.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 260, 4160, 4160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry260.TailPointer     4160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry260.HeadPointer     4160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 260)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear260               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 261, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig261.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig261.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig261.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig261.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig261.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig261.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 261, 4176, 4176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry261.TailPointer     4176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry261.HeadPointer     4176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 261)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear261               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 262, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig262.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig262.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig262.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig262.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig262.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig262.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 262, 4192, 4192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry262.TailPointer     4192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry262.HeadPointer     4192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 262)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear262               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 263, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig263.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig263.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig263.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig263.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig263.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig263.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 263, 4208, 4208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry263.TailPointer     4208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry263.HeadPointer     4208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 263)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear263               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 264, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig264.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig264.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig264.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig264.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig264.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig264.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 264, 4224, 4224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry264.TailPointer     4224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry264.HeadPointer     4224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 264)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear264               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 265, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig265.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig265.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig265.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig265.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig265.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig265.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 265, 4240, 4240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry265.TailPointer     4240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry265.HeadPointer     4240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 265)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear265               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 266, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig266.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig266.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig266.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig266.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig266.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig266.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 266, 4256, 4256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry266.TailPointer     4256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry266.HeadPointer     4256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 266)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear266               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 267, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig267.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig267.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig267.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig267.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig267.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig267.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 267, 4272, 4272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry267.TailPointer     4272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry267.HeadPointer     4272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 267)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear267               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 268, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig268.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig268.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig268.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig268.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig268.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig268.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 268, 4288, 4288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry268.TailPointer     4288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry268.HeadPointer     4288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 268)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear268               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 269, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig269.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig269.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig269.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig269.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig269.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig269.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 269, 4304, 4304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry269.TailPointer     4304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry269.HeadPointer     4304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 269)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear269               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 270, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig270.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig270.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig270.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig270.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig270.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig270.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 270, 4320, 4320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry270.TailPointer     4320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry270.HeadPointer     4320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 270)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear270               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 271, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig271.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig271.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig271.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig271.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig271.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig271.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 271, 4336, 4336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry271.TailPointer     4336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry271.HeadPointer     4336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 271)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear271               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 272, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig272.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig272.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig272.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig272.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig272.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig272.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 272, 4352, 4352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry272.TailPointer     4352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry272.HeadPointer     4352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 272)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear272               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 273, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig273.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig273.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig273.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig273.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig273.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig273.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 273, 4368, 4368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry273.TailPointer     4368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry273.HeadPointer     4368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 273)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear273               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 274, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig274.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig274.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig274.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig274.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig274.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig274.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 274, 4384, 4384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry274.TailPointer     4384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry274.HeadPointer     4384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 274)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear274               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 275, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig275.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig275.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig275.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig275.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig275.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig275.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 275, 4400, 4400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry275.TailPointer     4400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry275.HeadPointer     4400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 275)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear275               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 276, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig276.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig276.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig276.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig276.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig276.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig276.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 276, 4416, 4416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry276.TailPointer     4416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry276.HeadPointer     4416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 276)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear276               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 277, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig277.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig277.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig277.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig277.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig277.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig277.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 277, 4432, 4432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry277.TailPointer     4432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry277.HeadPointer     4432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 277)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear277               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 278, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig278.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig278.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig278.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig278.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig278.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig278.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 278, 4448, 4448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry278.TailPointer     4448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry278.HeadPointer     4448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 278)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear278               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 279, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig279.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig279.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig279.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig279.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig279.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig279.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 279, 4464, 4464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry279.TailPointer     4464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry279.HeadPointer     4464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 279)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear279               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 280, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig280.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig280.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig280.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig280.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig280.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig280.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 280, 4480, 4480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry280.TailPointer     4480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry280.HeadPointer     4480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 280)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear280               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 281, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig281.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig281.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig281.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig281.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig281.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig281.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 281, 4496, 4496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry281.TailPointer     4496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry281.HeadPointer     4496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 281)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear281               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 282, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig282.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig282.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig282.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig282.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig282.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig282.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 282, 4512, 4512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry282.TailPointer     4512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry282.HeadPointer     4512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 282)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear282               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 283, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig283.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig283.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig283.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig283.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig283.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig283.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 283, 4528, 4528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry283.TailPointer     4528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry283.HeadPointer     4528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 283)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear283               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 284, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig284.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig284.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig284.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig284.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig284.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig284.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 284, 4544, 4544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry284.TailPointer     4544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry284.HeadPointer     4544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 284)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear284               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 285, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig285.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig285.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig285.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig285.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig285.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig285.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 285, 4560, 4560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry285.TailPointer     4560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry285.HeadPointer     4560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 285)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear285               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 286, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig286.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig286.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig286.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig286.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig286.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig286.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 286, 4576, 4576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry286.TailPointer     4576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry286.HeadPointer     4576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 286)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear286               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 287, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig287.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig287.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig287.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig287.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig287.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig287.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 287, 4592, 4592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry287.TailPointer     4592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry287.HeadPointer     4592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 287)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear287               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 288, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig288.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig288.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig288.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig288.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig288.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig288.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 288, 4608, 4608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry288.TailPointer     4608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry288.HeadPointer     4608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 288)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear288               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 289, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig289.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig289.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig289.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig289.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig289.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig289.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 289, 4624, 4624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry289.TailPointer     4624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry289.HeadPointer     4624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 289)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear289               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 290, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig290.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig290.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig290.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig290.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig290.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig290.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 290, 4640, 4640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry290.TailPointer     4640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry290.HeadPointer     4640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 290)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear290               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 291, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig291.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig291.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig291.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig291.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig291.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig291.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 291, 4656, 4656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry291.TailPointer     4656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry291.HeadPointer     4656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 291)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear291               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 292, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig292.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig292.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig292.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig292.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig292.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig292.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 292, 4672, 4672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry292.TailPointer     4672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry292.HeadPointer     4672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 292)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear292               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 293, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig293.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig293.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig293.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig293.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig293.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig293.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 293, 4688, 4688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry293.TailPointer     4688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry293.HeadPointer     4688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 293)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear293               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 294, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig294.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig294.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig294.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig294.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig294.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig294.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 294, 4704, 4704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry294.TailPointer     4704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry294.HeadPointer     4704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 294)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear294               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 295, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig295.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig295.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig295.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig295.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig295.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig295.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 295, 4720, 4720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry295.TailPointer     4720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry295.HeadPointer     4720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 295)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear295               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 296, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig296.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig296.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig296.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig296.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig296.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig296.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 296, 4736, 4736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry296.TailPointer     4736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry296.HeadPointer     4736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 296)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear296               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 297, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig297.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig297.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig297.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig297.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig297.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig297.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 297, 4752, 4752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry297.TailPointer     4752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry297.HeadPointer     4752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 297)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear297               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 298, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig298.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig298.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig298.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig298.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig298.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig298.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 298, 4768, 4768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry298.TailPointer     4768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry298.HeadPointer     4768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 298)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear298               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 299, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig299.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig299.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig299.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig299.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig299.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig299.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 299, 4784, 4784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry299.TailPointer     4784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry299.HeadPointer     4784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 299)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear299               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 300, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig300.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig300.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig300.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig300.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig300.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig300.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 300, 4800, 4800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry300.TailPointer     4800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry300.HeadPointer     4800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 300)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear300               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 301, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig301.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig301.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig301.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig301.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig301.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig301.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 301, 4816, 4816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry301.TailPointer     4816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry301.HeadPointer     4816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 301)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear301               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 302, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig302.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig302.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig302.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig302.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig302.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig302.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 302, 4832, 4832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry302.TailPointer     4832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry302.HeadPointer     4832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 302)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear302               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 303, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig303.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig303.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig303.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig303.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig303.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig303.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 303, 4848, 4848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry303.TailPointer     4848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry303.HeadPointer     4848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 303)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear303               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 304, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig304.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig304.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig304.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig304.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig304.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig304.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 304, 4864, 4864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry304.TailPointer     4864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry304.HeadPointer     4864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 304)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear304               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 305, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig305.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig305.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig305.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig305.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig305.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig305.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 305, 4880, 4880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry305.TailPointer     4880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry305.HeadPointer     4880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 305)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear305               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 306, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig306.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig306.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig306.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig306.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig306.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig306.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 306, 4896, 4896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry306.TailPointer     4896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry306.HeadPointer     4896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 306)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear306               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 307, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig307.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig307.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig307.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig307.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig307.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig307.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 307, 4912, 4912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry307.TailPointer     4912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry307.HeadPointer     4912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 307)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear307               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 308, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig308.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig308.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig308.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig308.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig308.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig308.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 308, 4928, 4928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry308.TailPointer     4928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry308.HeadPointer     4928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 308)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear308               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 309, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig309.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig309.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig309.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig309.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig309.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig309.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 309, 4944, 4944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry309.TailPointer     4944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry309.HeadPointer     4944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 309)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear309               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 310, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig310.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig310.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig310.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig310.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig310.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig310.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 310, 4960, 4960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry310.TailPointer     4960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry310.HeadPointer     4960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 310)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear310               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 311, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig311.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig311.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig311.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig311.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig311.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig311.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 311, 4976, 4976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry311.TailPointer     4976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry311.HeadPointer     4976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 311)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear311               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 312, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig312.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig312.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig312.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig312.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig312.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig312.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 312, 4992, 4992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry312.TailPointer     4992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry312.HeadPointer     4992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 312)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear312               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 313, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig313.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig313.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig313.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig313.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig313.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig313.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 313, 5008, 5008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry313.TailPointer     5008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry313.HeadPointer     5008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 313)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear313               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 314, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig314.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig314.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig314.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig314.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig314.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig314.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 314, 5024, 5024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry314.TailPointer     5024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry314.HeadPointer     5024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 314)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear314               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 315, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig315.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig315.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig315.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig315.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig315.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig315.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 315, 5040, 5040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry315.TailPointer     5040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry315.HeadPointer     5040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 315)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear315               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 316, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig316.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig316.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig316.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig316.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig316.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig316.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 316, 5056, 5056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry316.TailPointer     5056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry316.HeadPointer     5056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 316)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear316               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 317, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig317.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig317.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig317.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig317.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig317.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig317.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 317, 5072, 5072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry317.TailPointer     5072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry317.HeadPointer     5072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 317)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear317               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 318, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig318.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig318.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig318.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig318.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig318.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig318.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 318, 5088, 5088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry318.TailPointer     5088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry318.HeadPointer     5088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 318)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear318               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 319, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig319.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig319.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig319.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig319.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig319.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig319.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 319, 5104, 5104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry319.TailPointer     5104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry319.HeadPointer     5104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 319)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear319               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 320, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig320.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig320.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig320.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig320.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig320.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig320.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 320, 5120, 5120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry320.TailPointer     5120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry320.HeadPointer     5120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 320)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear320               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 321, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig321.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig321.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig321.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig321.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig321.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig321.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 321, 5136, 5136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry321.TailPointer     5136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry321.HeadPointer     5136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 321)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear321               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 322, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig322.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig322.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig322.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig322.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig322.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig322.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 322, 5152, 5152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry322.TailPointer     5152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry322.HeadPointer     5152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 322)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear322               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 323, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig323.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig323.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig323.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig323.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig323.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig323.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 323, 5168, 5168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry323.TailPointer     5168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry323.HeadPointer     5168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 323)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear323               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 324, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig324.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig324.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig324.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig324.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig324.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig324.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 324, 5184, 5184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry324.TailPointer     5184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry324.HeadPointer     5184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 324)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear324               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 325, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig325.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig325.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig325.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig325.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig325.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig325.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 325, 5200, 5200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry325.TailPointer     5200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry325.HeadPointer     5200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 325)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear325               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 326, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig326.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig326.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig326.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig326.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig326.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig326.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 326, 5216, 5216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry326.TailPointer     5216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry326.HeadPointer     5216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 326)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear326               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 327, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig327.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig327.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig327.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig327.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig327.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig327.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 327, 5232, 5232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry327.TailPointer     5232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry327.HeadPointer     5232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 327)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear327               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 328, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig328.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig328.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig328.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig328.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig328.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig328.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 328, 5248, 5248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry328.TailPointer     5248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry328.HeadPointer     5248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 328)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear328               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 329, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig329.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig329.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig329.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig329.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig329.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig329.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 329, 5264, 5264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry329.TailPointer     5264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry329.HeadPointer     5264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 329)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear329               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 330, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig330.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig330.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig330.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig330.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig330.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig330.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 330, 5280, 5280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry330.TailPointer     5280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry330.HeadPointer     5280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 330)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear330               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 331, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig331.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig331.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig331.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig331.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig331.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig331.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 331, 5296, 5296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry331.TailPointer     5296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry331.HeadPointer     5296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 331)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear331               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 332, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig332.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig332.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig332.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig332.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig332.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig332.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 332, 5312, 5312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry332.TailPointer     5312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry332.HeadPointer     5312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 332)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear332               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 333, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig333.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig333.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig333.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig333.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig333.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig333.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 333, 5328, 5328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry333.TailPointer     5328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry333.HeadPointer     5328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 333)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear333               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 334, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig334.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig334.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig334.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig334.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig334.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig334.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 334, 5344, 5344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry334.TailPointer     5344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry334.HeadPointer     5344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 334)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear334               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 335, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig335.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig335.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig335.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig335.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig335.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig335.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 335, 5360, 5360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry335.TailPointer     5360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry335.HeadPointer     5360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 335)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear335               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 336, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig336.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig336.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig336.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig336.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig336.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig336.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 336, 5376, 5376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry336.TailPointer     5376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry336.HeadPointer     5376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 336)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear336               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 337, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig337.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig337.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig337.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig337.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig337.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig337.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 337, 5392, 5392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry337.TailPointer     5392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry337.HeadPointer     5392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 337)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear337               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 338, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig338.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig338.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig338.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig338.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig338.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig338.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 338, 5408, 5408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry338.TailPointer     5408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry338.HeadPointer     5408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 338)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear338               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 339, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig339.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig339.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig339.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig339.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig339.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig339.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 339, 5424, 5424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry339.TailPointer     5424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry339.HeadPointer     5424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 339)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear339               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 340, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig340.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig340.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig340.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig340.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig340.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig340.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 340, 5440, 5440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry340.TailPointer     5440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry340.HeadPointer     5440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 340)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear340               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 341, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig341.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig341.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig341.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig341.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig341.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig341.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 341, 5456, 5456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry341.TailPointer     5456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry341.HeadPointer     5456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 341)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear341               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 342, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig342.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig342.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig342.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig342.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig342.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig342.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 342, 5472, 5472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry342.TailPointer     5472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry342.HeadPointer     5472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 342)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear342               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 343, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig343.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig343.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig343.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig343.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig343.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig343.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 343, 5488, 5488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry343.TailPointer     5488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry343.HeadPointer     5488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 343)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear343               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 344, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig344.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig344.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig344.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig344.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig344.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig344.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 344, 5504, 5504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry344.TailPointer     5504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry344.HeadPointer     5504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 344)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear344               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 345, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig345.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig345.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig345.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig345.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig345.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig345.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 345, 5520, 5520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry345.TailPointer     5520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry345.HeadPointer     5520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 345)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear345               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 346, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig346.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig346.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig346.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig346.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig346.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig346.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 346, 5536, 5536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry346.TailPointer     5536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry346.HeadPointer     5536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 346)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear346               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 347, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig347.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig347.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig347.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig347.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig347.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig347.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 347, 5552, 5552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry347.TailPointer     5552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry347.HeadPointer     5552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 347)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear347               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 348, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig348.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig348.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig348.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig348.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig348.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig348.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 348, 5568, 5568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry348.TailPointer     5568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry348.HeadPointer     5568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 348)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear348               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 349, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig349.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig349.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig349.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig349.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig349.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig349.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 349, 5584, 5584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry349.TailPointer     5584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry349.HeadPointer     5584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 349)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear349               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 350, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig350.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig350.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig350.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig350.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig350.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig350.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 350, 5600, 5600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry350.TailPointer     5600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry350.HeadPointer     5600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 350)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear350               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 351, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig351.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig351.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig351.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig351.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig351.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig351.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 351, 5616, 5616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry351.TailPointer     5616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry351.HeadPointer     5616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 351)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear351               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 352, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig352.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig352.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig352.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig352.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig352.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig352.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 352, 5632, 5632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry352.TailPointer     5632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry352.HeadPointer     5632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 352)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear352               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 353, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig353.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig353.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig353.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig353.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig353.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig353.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 353, 5648, 5648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry353.TailPointer     5648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry353.HeadPointer     5648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 353)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear353               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 354, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig354.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig354.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig354.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig354.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig354.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig354.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 354, 5664, 5664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry354.TailPointer     5664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry354.HeadPointer     5664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 354)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear354               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 355, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig355.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig355.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig355.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig355.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig355.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig355.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 355, 5680, 5680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry355.TailPointer     5680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry355.HeadPointer     5680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 355)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear355               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 356, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig356.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig356.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig356.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig356.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig356.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig356.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 356, 5696, 5696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry356.TailPointer     5696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry356.HeadPointer     5696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 356)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear356               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 357, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig357.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig357.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig357.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig357.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig357.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig357.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 357, 5712, 5712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry357.TailPointer     5712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry357.HeadPointer     5712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 357)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear357               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 358, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig358.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig358.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig358.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig358.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig358.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig358.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 358, 5728, 5728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry358.TailPointer     5728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry358.HeadPointer     5728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 358)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear358               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 359, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig359.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig359.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig359.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig359.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig359.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig359.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 359, 5744, 5744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry359.TailPointer     5744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry359.HeadPointer     5744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 359)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear359               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 360, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig360.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig360.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig360.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig360.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig360.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig360.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 360, 5760, 5760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry360.TailPointer     5760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry360.HeadPointer     5760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 360)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear360               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 361, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig361.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig361.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig361.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig361.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig361.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig361.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 361, 5776, 5776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry361.TailPointer     5776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry361.HeadPointer     5776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 361)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear361               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 362, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig362.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig362.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig362.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig362.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig362.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig362.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 362, 5792, 5792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry362.TailPointer     5792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry362.HeadPointer     5792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 362)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear362               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 363, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig363.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig363.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig363.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig363.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig363.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig363.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 363, 5808, 5808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry363.TailPointer     5808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry363.HeadPointer     5808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 363)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear363               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 364, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig364.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig364.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig364.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig364.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig364.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig364.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 364, 5824, 5824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry364.TailPointer     5824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry364.HeadPointer     5824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 364)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear364               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 365, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig365.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig365.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig365.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig365.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig365.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig365.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 365, 5840, 5840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry365.TailPointer     5840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry365.HeadPointer     5840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 365)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear365               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 366, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig366.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig366.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig366.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig366.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig366.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig366.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 366, 5856, 5856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry366.TailPointer     5856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry366.HeadPointer     5856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 366)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear366               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 367, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig367.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig367.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig367.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig367.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig367.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig367.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 367, 5872, 5872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry367.TailPointer     5872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry367.HeadPointer     5872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 367)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear367               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 368, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig368.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig368.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig368.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig368.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig368.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig368.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 368, 5888, 5888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry368.TailPointer     5888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry368.HeadPointer     5888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 368)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear368               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 369, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig369.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig369.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig369.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig369.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig369.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig369.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 369, 5904, 5904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry369.TailPointer     5904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry369.HeadPointer     5904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 369)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear369               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 370, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig370.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig370.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig370.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig370.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig370.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig370.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 370, 5920, 5920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry370.TailPointer     5920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry370.HeadPointer     5920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 370)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear370               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 371, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig371.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig371.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig371.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig371.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig371.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig371.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 371, 5936, 5936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry371.TailPointer     5936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry371.HeadPointer     5936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 371)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear371               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 372, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig372.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig372.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig372.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig372.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig372.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig372.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 372, 5952, 5952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry372.TailPointer     5952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry372.HeadPointer     5952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 372)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear372               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 373, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig373.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig373.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig373.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig373.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig373.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig373.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 373, 5968, 5968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry373.TailPointer     5968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry373.HeadPointer     5968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 373)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear373               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 374, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig374.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig374.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig374.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig374.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig374.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig374.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 374, 5984, 5984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry374.TailPointer     5984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry374.HeadPointer     5984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 374)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear374               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 375, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig375.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig375.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig375.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig375.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig375.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig375.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 375, 6000, 6000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry375.TailPointer     6000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry375.HeadPointer     6000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 375)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear375               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 376, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig376.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig376.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig376.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig376.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig376.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig376.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 376, 6016, 6016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry376.TailPointer     6016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry376.HeadPointer     6016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 376)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear376               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 377, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig377.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig377.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig377.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig377.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig377.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig377.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 377, 6032, 6032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry377.TailPointer     6032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry377.HeadPointer     6032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 377)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear377               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 378, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig378.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig378.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig378.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig378.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig378.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig378.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 378, 6048, 6048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry378.TailPointer     6048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry378.HeadPointer     6048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 378)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear378               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 379, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig379.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig379.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig379.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig379.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig379.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig379.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 379, 6064, 6064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry379.TailPointer     6064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry379.HeadPointer     6064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 379)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear379               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 380, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig380.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig380.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig380.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig380.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig380.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig380.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 380, 6080, 6080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry380.TailPointer     6080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry380.HeadPointer     6080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 380)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear380               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 381, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig381.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig381.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig381.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig381.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig381.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig381.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 381, 6096, 6096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry381.TailPointer     6096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry381.HeadPointer     6096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 381)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear381               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 382, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig382.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig382.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig382.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig382.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig382.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig382.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 382, 6112, 6112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry382.TailPointer     6112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry382.HeadPointer     6112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 382)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear382               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 383, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig383.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig383.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig383.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig383.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig383.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig383.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 383, 6128, 6128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry383.TailPointer     6128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry383.HeadPointer     6128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 383)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear383               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 384, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig384.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig384.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig384.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig384.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig384.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig384.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 384, 6144, 6144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry384.TailPointer     6144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry384.HeadPointer     6144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 384)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear384               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 385, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig385.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig385.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig385.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig385.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig385.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig385.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 385, 6160, 6160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry385.TailPointer     6160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry385.HeadPointer     6160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 385)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear385               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 386, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig386.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig386.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig386.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig386.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig386.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig386.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 386, 6176, 6176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry386.TailPointer     6176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry386.HeadPointer     6176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 386)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear386               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 387, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig387.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig387.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig387.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig387.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig387.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig387.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 387, 6192, 6192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry387.TailPointer     6192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry387.HeadPointer     6192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 387)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear387               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 388, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig388.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig388.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig388.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig388.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig388.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig388.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 388, 6208, 6208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry388.TailPointer     6208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry388.HeadPointer     6208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 388)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear388               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 389, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig389.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig389.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig389.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig389.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig389.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig389.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 389, 6224, 6224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry389.TailPointer     6224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry389.HeadPointer     6224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 389)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear389               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 390, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig390.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig390.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig390.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig390.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig390.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig390.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 390, 6240, 6240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry390.TailPointer     6240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry390.HeadPointer     6240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 390)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear390               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 391, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig391.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig391.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig391.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig391.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig391.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig391.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 391, 6256, 6256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry391.TailPointer     6256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry391.HeadPointer     6256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 391)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear391               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 392, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig392.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig392.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig392.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig392.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig392.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig392.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 392, 6272, 6272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry392.TailPointer     6272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry392.HeadPointer     6272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 392)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear392               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 393, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig393.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig393.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig393.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig393.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig393.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig393.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 393, 6288, 6288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry393.TailPointer     6288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry393.HeadPointer     6288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 393)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear393               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 394, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig394.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig394.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig394.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig394.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig394.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig394.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 394, 6304, 6304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry394.TailPointer     6304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry394.HeadPointer     6304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 394)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear394               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 395, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig395.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig395.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig395.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig395.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig395.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig395.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 395, 6320, 6320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry395.TailPointer     6320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry395.HeadPointer     6320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 395)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear395               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 396, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig396.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig396.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig396.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig396.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig396.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig396.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 396, 6336, 6336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry396.TailPointer     6336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry396.HeadPointer     6336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 396)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear396               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 397, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig397.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig397.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig397.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig397.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig397.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig397.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 397, 6352, 6352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry397.TailPointer     6352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry397.HeadPointer     6352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 397)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear397               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 398, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig398.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig398.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig398.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig398.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig398.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig398.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 398, 6368, 6368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry398.TailPointer     6368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry398.HeadPointer     6368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 398)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear398               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 399, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig399.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig399.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig399.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig399.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig399.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig399.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 399, 6384, 6384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry399.TailPointer     6384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry399.HeadPointer     6384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 399)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear399               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 400, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig400.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig400.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig400.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig400.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig400.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig400.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 400, 6400, 6400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry400.TailPointer     6400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry400.HeadPointer     6400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 400)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear400               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 401, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig401.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig401.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig401.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig401.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig401.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig401.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 401, 6416, 6416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry401.TailPointer     6416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry401.HeadPointer     6416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 401)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear401               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 402, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig402.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig402.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig402.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig402.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig402.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig402.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 402, 6432, 6432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry402.TailPointer     6432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry402.HeadPointer     6432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 402)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear402               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 403, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig403.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig403.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig403.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig403.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig403.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig403.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 403, 6448, 6448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry403.TailPointer     6448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry403.HeadPointer     6448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 403)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear403               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 404, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig404.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig404.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig404.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig404.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig404.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig404.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 404, 6464, 6464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry404.TailPointer     6464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry404.HeadPointer     6464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 404)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear404               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 405, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig405.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig405.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig405.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig405.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig405.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig405.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 405, 6480, 6480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry405.TailPointer     6480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry405.HeadPointer     6480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 405)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear405               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 406, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig406.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig406.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig406.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig406.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig406.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig406.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 406, 6496, 6496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry406.TailPointer     6496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry406.HeadPointer     6496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 406)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear406               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 407, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig407.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig407.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig407.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig407.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig407.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig407.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 407, 6512, 6512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry407.TailPointer     6512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry407.HeadPointer     6512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 407)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear407               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 408, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig408.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig408.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig408.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig408.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig408.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig408.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 408, 6528, 6528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry408.TailPointer     6528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry408.HeadPointer     6528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 408)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear408               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 409, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig409.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig409.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig409.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig409.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig409.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig409.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 409, 6544, 6544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry409.TailPointer     6544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry409.HeadPointer     6544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 409)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear409               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 410, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig410.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig410.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig410.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig410.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig410.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig410.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 410, 6560, 6560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry410.TailPointer     6560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry410.HeadPointer     6560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 410)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear410               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 411, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig411.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig411.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig411.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig411.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig411.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig411.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 411, 6576, 6576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry411.TailPointer     6576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry411.HeadPointer     6576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 411)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear411               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 412, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig412.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig412.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig412.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig412.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig412.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig412.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 412, 6592, 6592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry412.TailPointer     6592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry412.HeadPointer     6592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 412)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear412               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 413, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig413.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig413.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig413.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig413.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig413.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig413.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 413, 6608, 6608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry413.TailPointer     6608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry413.HeadPointer     6608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 413)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear413               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 414, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig414.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig414.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig414.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig414.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig414.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig414.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 414, 6624, 6624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry414.TailPointer     6624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry414.HeadPointer     6624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 414)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear414               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 415, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig415.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig415.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig415.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig415.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig415.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig415.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 415, 6640, 6640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry415.TailPointer     6640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry415.HeadPointer     6640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 415)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear415               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 416, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig416.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig416.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig416.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig416.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig416.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig416.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 416, 6656, 6656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry416.TailPointer     6656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry416.HeadPointer     6656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 416)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear416               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 417, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig417.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig417.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig417.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig417.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig417.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig417.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 417, 6672, 6672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry417.TailPointer     6672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry417.HeadPointer     6672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 417)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear417               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 418, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig418.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig418.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig418.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig418.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig418.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig418.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 418, 6688, 6688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry418.TailPointer     6688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry418.HeadPointer     6688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 418)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear418               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 419, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig419.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig419.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig419.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig419.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig419.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig419.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 419, 6704, 6704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry419.TailPointer     6704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry419.HeadPointer     6704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 419)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear419               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 420, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig420.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig420.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig420.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig420.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig420.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig420.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 420, 6720, 6720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry420.TailPointer     6720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry420.HeadPointer     6720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 420)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear420               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 421, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig421.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig421.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig421.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig421.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig421.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig421.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 421, 6736, 6736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry421.TailPointer     6736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry421.HeadPointer     6736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 421)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear421               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 422, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig422.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig422.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig422.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig422.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig422.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig422.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 422, 6752, 6752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry422.TailPointer     6752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry422.HeadPointer     6752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 422)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear422               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 423, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig423.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig423.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig423.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig423.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig423.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig423.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 423, 6768, 6768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry423.TailPointer     6768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry423.HeadPointer     6768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 423)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear423               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 424, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig424.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig424.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig424.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig424.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig424.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig424.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 424, 6784, 6784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry424.TailPointer     6784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry424.HeadPointer     6784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 424)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear424               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 425, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig425.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig425.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig425.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig425.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig425.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig425.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 425, 6800, 6800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry425.TailPointer     6800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry425.HeadPointer     6800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 425)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear425               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 426, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig426.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig426.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig426.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig426.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig426.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig426.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 426, 6816, 6816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry426.TailPointer     6816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry426.HeadPointer     6816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 426)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear426               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 427, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig427.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig427.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig427.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig427.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig427.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig427.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 427, 6832, 6832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry427.TailPointer     6832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry427.HeadPointer     6832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 427)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear427               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 428, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig428.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig428.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig428.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig428.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig428.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig428.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 428, 6848, 6848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry428.TailPointer     6848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry428.HeadPointer     6848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 428)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear428               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 429, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig429.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig429.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig429.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig429.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig429.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig429.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 429, 6864, 6864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry429.TailPointer     6864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry429.HeadPointer     6864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 429)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear429               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 430, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig430.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig430.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig430.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig430.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig430.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig430.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 430, 6880, 6880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry430.TailPointer     6880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry430.HeadPointer     6880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 430)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear430               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 431, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig431.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig431.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig431.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig431.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig431.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig431.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 431, 6896, 6896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry431.TailPointer     6896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry431.HeadPointer     6896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 431)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear431               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 432, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig432.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig432.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig432.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig432.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig432.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig432.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 432, 6912, 6912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry432.TailPointer     6912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry432.HeadPointer     6912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 432)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear432               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 433, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig433.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig433.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig433.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig433.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig433.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig433.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 433, 6928, 6928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry433.TailPointer     6928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry433.HeadPointer     6928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 433)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear433               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 434, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig434.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig434.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig434.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig434.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig434.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig434.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 434, 6944, 6944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry434.TailPointer     6944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry434.HeadPointer     6944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 434)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear434               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 435, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig435.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig435.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig435.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig435.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig435.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig435.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 435, 6960, 6960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry435.TailPointer     6960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry435.HeadPointer     6960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 435)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear435               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 436, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig436.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig436.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig436.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig436.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig436.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig436.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 436, 6976, 6976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry436.TailPointer     6976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry436.HeadPointer     6976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 436)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear436               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 437, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig437.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig437.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig437.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig437.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig437.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig437.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 437, 6992, 6992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry437.TailPointer     6992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry437.HeadPointer     6992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 437)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear437               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 438, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig438.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig438.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig438.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig438.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig438.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig438.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 438, 7008, 7008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry438.TailPointer     7008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry438.HeadPointer     7008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 438)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear438               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 439, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig439.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig439.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig439.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig439.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig439.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig439.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 439, 7024, 7024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry439.TailPointer     7024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry439.HeadPointer     7024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 439)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear439               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 440, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig440.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig440.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig440.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig440.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig440.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig440.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 440, 7040, 7040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry440.TailPointer     7040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry440.HeadPointer     7040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 440)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear440               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 441, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig441.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig441.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig441.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig441.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig441.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig441.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 441, 7056, 7056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry441.TailPointer     7056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry441.HeadPointer     7056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 441)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear441               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 442, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig442.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig442.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig442.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig442.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig442.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig442.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 442, 7072, 7072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry442.TailPointer     7072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry442.HeadPointer     7072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 442)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear442               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 443, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig443.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig443.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig443.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig443.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig443.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig443.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 443, 7088, 7088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry443.TailPointer     7088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry443.HeadPointer     7088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 443)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear443               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 444, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig444.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig444.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig444.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig444.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig444.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig444.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 444, 7104, 7104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry444.TailPointer     7104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry444.HeadPointer     7104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 444)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear444               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 445, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig445.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig445.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig445.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig445.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig445.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig445.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 445, 7120, 7120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry445.TailPointer     7120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry445.HeadPointer     7120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 445)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear445               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 446, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig446.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig446.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig446.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig446.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig446.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig446.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 446, 7136, 7136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry446.TailPointer     7136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry446.HeadPointer     7136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 446)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear446               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 447, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig447.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig447.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig447.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig447.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig447.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig447.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 447, 7152, 7152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry447.TailPointer     7152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry447.HeadPointer     7152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 447)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear447               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 448, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig448.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig448.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig448.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig448.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig448.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig448.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 448, 7168, 7168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry448.TailPointer     7168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry448.HeadPointer     7168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 448)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear448               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 449, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig449.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig449.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig449.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig449.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig449.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig449.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 449, 7184, 7184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry449.TailPointer     7184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry449.HeadPointer     7184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 449)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear449               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 450, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig450.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig450.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig450.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig450.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig450.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig450.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 450, 7200, 7200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry450.TailPointer     7200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry450.HeadPointer     7200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 450)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear450               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 451, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig451.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig451.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig451.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig451.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig451.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig451.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 451, 7216, 7216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry451.TailPointer     7216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry451.HeadPointer     7216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 451)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear451               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 452, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig452.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig452.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig452.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig452.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig452.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig452.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 452, 7232, 7232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry452.TailPointer     7232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry452.HeadPointer     7232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 452)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear452               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 453, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig453.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig453.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig453.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig453.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig453.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig453.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 453, 7248, 7248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry453.TailPointer     7248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry453.HeadPointer     7248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 453)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear453               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 454, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig454.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig454.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig454.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig454.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig454.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig454.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 454, 7264, 7264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry454.TailPointer     7264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry454.HeadPointer     7264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 454)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear454               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 455, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig455.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig455.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig455.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig455.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig455.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig455.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 455, 7280, 7280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry455.TailPointer     7280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry455.HeadPointer     7280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 455)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear455               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 456, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig456.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig456.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig456.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig456.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig456.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig456.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 456, 7296, 7296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry456.TailPointer     7296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry456.HeadPointer     7296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 456)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear456               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 457, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig457.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig457.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig457.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig457.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig457.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig457.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 457, 7312, 7312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry457.TailPointer     7312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry457.HeadPointer     7312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 457)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear457               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 458, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig458.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig458.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig458.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig458.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig458.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig458.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 458, 7328, 7328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry458.TailPointer     7328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry458.HeadPointer     7328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 458)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear458               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 459, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig459.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig459.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig459.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig459.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig459.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig459.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 459, 7344, 7344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry459.TailPointer     7344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry459.HeadPointer     7344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 459)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear459               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 460, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig460.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig460.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig460.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig460.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig460.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig460.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 460, 7360, 7360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry460.TailPointer     7360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry460.HeadPointer     7360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 460)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear460               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 461, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig461.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig461.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig461.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig461.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig461.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig461.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 461, 7376, 7376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry461.TailPointer     7376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry461.HeadPointer     7376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 461)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear461               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 462, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig462.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig462.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig462.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig462.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig462.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig462.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 462, 7392, 7392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry462.TailPointer     7392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry462.HeadPointer     7392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 462)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear462               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 463, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig463.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig463.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig463.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig463.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig463.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig463.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 463, 7408, 7408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry463.TailPointer     7408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry463.HeadPointer     7408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 463)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear463               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 464, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig464.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig464.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig464.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig464.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig464.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig464.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 464, 7424, 7424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry464.TailPointer     7424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry464.HeadPointer     7424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 464)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear464               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 465, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig465.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig465.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig465.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig465.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig465.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig465.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 465, 7440, 7440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry465.TailPointer     7440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry465.HeadPointer     7440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 465)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear465               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 466, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig466.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig466.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig466.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig466.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig466.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig466.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 466, 7456, 7456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry466.TailPointer     7456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry466.HeadPointer     7456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 466)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear466               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 467, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig467.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig467.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig467.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig467.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig467.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig467.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 467, 7472, 7472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry467.TailPointer     7472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry467.HeadPointer     7472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 467)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear467               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 468, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig468.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig468.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig468.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig468.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig468.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig468.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 468, 7488, 7488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry468.TailPointer     7488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry468.HeadPointer     7488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 468)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear468               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 469, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig469.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig469.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig469.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig469.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig469.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig469.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 469, 7504, 7504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry469.TailPointer     7504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry469.HeadPointer     7504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 469)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear469               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 470, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig470.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig470.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig470.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig470.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig470.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig470.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 470, 7520, 7520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry470.TailPointer     7520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry470.HeadPointer     7520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 470)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear470               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 471, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig471.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig471.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig471.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig471.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig471.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig471.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 471, 7536, 7536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry471.TailPointer     7536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry471.HeadPointer     7536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 471)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear471               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 472, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig472.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig472.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig472.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig472.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig472.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig472.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 472, 7552, 7552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry472.TailPointer     7552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry472.HeadPointer     7552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 472)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear472               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 473, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig473.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig473.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig473.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig473.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig473.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig473.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 473, 7568, 7568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry473.TailPointer     7568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry473.HeadPointer     7568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 473)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear473               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 474, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig474.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig474.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig474.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig474.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig474.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig474.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 474, 7584, 7584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry474.TailPointer     7584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry474.HeadPointer     7584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 474)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear474               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 475, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig475.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig475.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig475.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig475.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig475.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig475.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 475, 7600, 7600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry475.TailPointer     7600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry475.HeadPointer     7600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 475)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear475               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 476, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig476.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig476.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig476.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig476.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig476.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig476.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 476, 7616, 7616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry476.TailPointer     7616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry476.HeadPointer     7616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 476)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear476               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 477, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig477.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig477.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig477.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig477.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig477.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig477.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 477, 7632, 7632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry477.TailPointer     7632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry477.HeadPointer     7632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 477)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear477               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 478, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig478.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig478.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig478.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig478.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig478.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig478.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 478, 7648, 7648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry478.TailPointer     7648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry478.HeadPointer     7648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 478)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear478               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 479, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig479.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig479.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig479.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig479.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig479.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig479.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 479, 7664, 7664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry479.TailPointer     7664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry479.HeadPointer     7664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 479)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear479               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 480, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig480.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig480.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig480.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig480.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig480.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig480.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 480, 7680, 7680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry480.TailPointer     7680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry480.HeadPointer     7680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 480)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear480               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 481, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig481.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig481.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig481.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig481.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig481.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig481.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 481, 7696, 7696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry481.TailPointer     7696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry481.HeadPointer     7696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 481)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear481               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 482, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig482.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig482.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig482.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig482.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig482.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig482.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 482, 7712, 7712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry482.TailPointer     7712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry482.HeadPointer     7712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 482)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear482               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 483, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig483.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig483.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig483.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig483.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig483.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig483.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 483, 7728, 7728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry483.TailPointer     7728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry483.HeadPointer     7728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 483)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear483               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 484, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig484.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig484.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig484.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig484.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig484.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig484.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 484, 7744, 7744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry484.TailPointer     7744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry484.HeadPointer     7744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 484)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear484               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 485, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig485.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig485.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig485.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig485.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig485.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig485.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 485, 7760, 7760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry485.TailPointer     7760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry485.HeadPointer     7760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 485)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear485               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 486, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig486.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig486.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig486.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig486.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig486.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig486.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 486, 7776, 7776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry486.TailPointer     7776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry486.HeadPointer     7776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 486)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear486               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 487, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig487.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig487.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig487.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig487.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig487.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig487.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 487, 7792, 7792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry487.TailPointer     7792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry487.HeadPointer     7792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 487)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear487               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 488, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig488.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig488.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig488.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig488.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig488.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig488.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 488, 7808, 7808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry488.TailPointer     7808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry488.HeadPointer     7808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 488)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear488               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 489, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig489.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig489.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig489.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig489.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig489.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig489.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 489, 7824, 7824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry489.TailPointer     7824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry489.HeadPointer     7824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 489)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear489               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 490, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig490.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig490.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig490.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig490.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig490.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig490.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 490, 7840, 7840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry490.TailPointer     7840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry490.HeadPointer     7840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 490)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear490               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 491, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig491.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig491.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig491.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig491.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig491.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig491.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 491, 7856, 7856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry491.TailPointer     7856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry491.HeadPointer     7856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 491)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear491               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 492, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig492.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig492.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig492.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig492.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig492.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig492.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 492, 7872, 7872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry492.TailPointer     7872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry492.HeadPointer     7872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 492)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear492               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 493, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig493.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig493.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig493.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig493.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig493.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig493.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 493, 7888, 7888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry493.TailPointer     7888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry493.HeadPointer     7888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 493)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear493               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 494, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig494.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig494.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig494.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig494.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig494.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig494.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 494, 7904, 7904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry494.TailPointer     7904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry494.HeadPointer     7904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 494)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear494               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 495, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig495.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig495.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig495.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig495.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig495.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig495.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 495, 7920, 7920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry495.TailPointer     7920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry495.HeadPointer     7920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 495)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear495               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 496, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig496.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig496.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig496.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig496.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig496.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig496.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 496, 7936, 7936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry496.TailPointer     7936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry496.HeadPointer     7936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 496)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear496               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 497, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig497.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig497.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig497.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig497.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig497.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig497.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 497, 7952, 7952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry497.TailPointer     7952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry497.HeadPointer     7952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 497)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear497               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 498, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig498.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig498.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig498.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig498.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig498.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig498.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 498, 7968, 7968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry498.TailPointer     7968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry498.HeadPointer     7968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 498)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear498               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 499, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig499.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig499.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig499.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig499.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig499.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig499.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 499, 7984, 7984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry499.TailPointer     7984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry499.HeadPointer     7984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 499)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear499               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 500, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig500.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig500.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig500.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig500.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig500.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig500.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 500, 8000, 8000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry500.TailPointer     8000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry500.HeadPointer     8000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 500)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear500               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 501, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig501.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig501.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig501.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig501.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig501.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig501.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 501, 8016, 8016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry501.TailPointer     8016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry501.HeadPointer     8016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 501)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear501               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 502, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig502.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig502.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig502.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig502.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig502.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig502.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 502, 8032, 8032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry502.TailPointer     8032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry502.HeadPointer     8032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 502)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear502               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 503, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig503.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig503.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig503.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig503.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig503.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig503.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 503, 8048, 8048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry503.TailPointer     8048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry503.HeadPointer     8048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 503)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear503               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 504, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig504.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig504.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig504.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig504.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig504.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig504.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 504, 8064, 8064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry504.TailPointer     8064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry504.HeadPointer     8064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 504)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear504               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 505, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig505.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig505.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig505.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig505.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig505.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig505.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 505, 8080, 8080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry505.TailPointer     8080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry505.HeadPointer     8080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 505)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear505               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 506, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig506.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig506.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig506.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig506.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig506.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig506.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 506, 8096, 8096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry506.TailPointer     8096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry506.HeadPointer     8096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 506)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear506               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 507, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig507.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig507.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig507.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig507.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig507.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig507.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 507, 8112, 8112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry507.TailPointer     8112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry507.HeadPointer     8112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 507)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear507               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 508, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig508.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig508.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig508.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig508.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig508.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig508.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 508, 8128, 8128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry508.TailPointer     8128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry508.HeadPointer     8128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 508)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear508               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 509, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig509.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig509.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig509.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig509.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig509.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig509.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 509, 8144, 8144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry509.TailPointer     8144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry509.HeadPointer     8144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 509)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear509               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 510, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig510.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig510.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig510.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig510.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig510.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig510.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 510, 8160, 8160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry510.TailPointer     8160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry510.HeadPointer     8160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 510)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear510               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 511, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig511.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig511.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig511.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig511.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig511.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig511.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 511, 8176, 8176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry511.TailPointer     8176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry511.HeadPointer     8176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 511)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear511               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 512, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig512.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig512.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig512.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig512.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig512.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig512.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 512, 8192, 8192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry512.TailPointer     8192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry512.HeadPointer     8192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 512)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear512               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 513, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig513.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig513.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig513.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig513.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig513.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig513.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 513, 8208, 8208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry513.TailPointer     8208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry513.HeadPointer     8208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 513)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear513               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 514, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig514.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig514.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig514.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig514.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig514.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig514.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 514, 8224, 8224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry514.TailPointer     8224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry514.HeadPointer     8224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 514)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear514               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 515, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig515.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig515.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig515.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig515.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig515.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig515.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 515, 8240, 8240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry515.TailPointer     8240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry515.HeadPointer     8240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 515)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear515               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 516, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig516.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig516.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig516.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig516.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig516.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig516.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 516, 8256, 8256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry516.TailPointer     8256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry516.HeadPointer     8256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 516)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear516               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 517, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig517.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig517.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig517.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig517.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig517.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig517.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 517, 8272, 8272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry517.TailPointer     8272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry517.HeadPointer     8272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 517)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear517               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 518, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig518.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig518.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig518.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig518.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig518.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig518.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 518, 8288, 8288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry518.TailPointer     8288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry518.HeadPointer     8288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 518)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear518               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 519, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig519.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig519.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig519.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig519.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig519.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig519.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 519, 8304, 8304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry519.TailPointer     8304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry519.HeadPointer     8304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 519)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear519               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 520, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig520.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig520.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig520.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig520.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig520.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig520.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 520, 8320, 8320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry520.TailPointer     8320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry520.HeadPointer     8320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 520)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear520               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 521, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig521.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig521.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig521.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig521.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig521.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig521.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 521, 8336, 8336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry521.TailPointer     8336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry521.HeadPointer     8336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 521)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear521               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 522, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig522.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig522.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig522.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig522.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig522.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig522.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 522, 8352, 8352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry522.TailPointer     8352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry522.HeadPointer     8352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 522)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear522               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 523, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig523.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig523.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig523.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig523.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig523.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig523.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 523, 8368, 8368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry523.TailPointer     8368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry523.HeadPointer     8368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 523)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear523               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 524, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig524.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig524.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig524.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig524.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig524.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig524.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 524, 8384, 8384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry524.TailPointer     8384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry524.HeadPointer     8384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 524)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear524               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 525, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig525.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig525.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig525.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig525.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig525.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig525.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 525, 8400, 8400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry525.TailPointer     8400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry525.HeadPointer     8400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 525)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear525               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 526, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig526.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig526.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig526.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig526.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig526.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig526.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 526, 8416, 8416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry526.TailPointer     8416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry526.HeadPointer     8416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 526)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear526               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 527, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig527.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig527.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig527.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig527.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig527.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig527.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 527, 8432, 8432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry527.TailPointer     8432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry527.HeadPointer     8432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 527)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear527               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 528, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig528.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig528.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig528.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig528.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig528.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig528.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 528, 8448, 8448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry528.TailPointer     8448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry528.HeadPointer     8448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 528)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear528               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 529, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig529.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig529.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig529.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig529.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig529.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig529.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 529, 8464, 8464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry529.TailPointer     8464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry529.HeadPointer     8464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 529)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear529               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 530, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig530.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig530.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig530.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig530.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig530.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig530.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 530, 8480, 8480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry530.TailPointer     8480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry530.HeadPointer     8480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 530)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear530               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 531, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig531.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig531.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig531.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig531.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig531.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig531.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 531, 8496, 8496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry531.TailPointer     8496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry531.HeadPointer     8496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 531)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear531               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 532, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig532.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig532.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig532.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig532.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig532.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig532.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 532, 8512, 8512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry532.TailPointer     8512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry532.HeadPointer     8512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 532)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear532               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 533, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig533.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig533.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig533.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig533.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig533.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig533.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 533, 8528, 8528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry533.TailPointer     8528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry533.HeadPointer     8528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 533)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear533               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 534, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig534.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig534.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig534.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig534.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig534.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig534.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 534, 8544, 8544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry534.TailPointer     8544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry534.HeadPointer     8544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 534)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear534               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 535, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig535.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig535.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig535.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig535.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig535.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig535.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 535, 8560, 8560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry535.TailPointer     8560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry535.HeadPointer     8560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 535)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear535               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 536, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig536.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig536.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig536.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig536.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig536.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig536.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 536, 8576, 8576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry536.TailPointer     8576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry536.HeadPointer     8576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 536)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear536               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 537, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig537.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig537.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig537.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig537.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig537.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig537.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 537, 8592, 8592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry537.TailPointer     8592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry537.HeadPointer     8592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 537)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear537               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 538, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig538.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig538.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig538.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig538.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig538.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig538.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 538, 8608, 8608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry538.TailPointer     8608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry538.HeadPointer     8608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 538)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear538               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 539, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig539.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig539.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig539.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig539.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig539.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig539.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 539, 8624, 8624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry539.TailPointer     8624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry539.HeadPointer     8624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 539)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear539               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 540, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig540.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig540.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig540.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig540.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig540.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig540.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 540, 8640, 8640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry540.TailPointer     8640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry540.HeadPointer     8640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 540)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear540               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 541, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig541.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig541.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig541.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig541.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig541.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig541.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 541, 8656, 8656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry541.TailPointer     8656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry541.HeadPointer     8656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 541)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear541               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 542, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig542.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig542.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig542.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig542.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig542.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig542.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 542, 8672, 8672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry542.TailPointer     8672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry542.HeadPointer     8672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 542)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear542               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 543, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig543.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig543.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig543.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig543.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig543.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig543.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 543, 8688, 8688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry543.TailPointer     8688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry543.HeadPointer     8688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 543)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear543               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 544, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig544.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig544.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig544.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig544.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig544.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig544.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 544, 8704, 8704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry544.TailPointer     8704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry544.HeadPointer     8704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 544)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear544               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 545, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig545.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig545.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig545.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig545.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig545.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig545.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 545, 8720, 8720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry545.TailPointer     8720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry545.HeadPointer     8720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 545)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear545               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 546, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig546.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig546.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig546.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig546.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig546.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig546.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 546, 8736, 8736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry546.TailPointer     8736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry546.HeadPointer     8736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 546)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear546               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 547, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig547.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig547.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig547.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig547.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig547.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig547.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 547, 8752, 8752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry547.TailPointer     8752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry547.HeadPointer     8752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 547)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear547               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 548, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig548.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig548.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig548.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig548.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig548.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig548.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 548, 8768, 8768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry548.TailPointer     8768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry548.HeadPointer     8768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 548)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear548               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 549, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig549.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig549.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig549.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig549.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig549.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig549.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 549, 8784, 8784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry549.TailPointer     8784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry549.HeadPointer     8784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 549)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear549               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 550, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig550.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig550.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig550.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig550.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig550.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig550.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 550, 8800, 8800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry550.TailPointer     8800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry550.HeadPointer     8800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 550)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear550               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 551, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig551.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig551.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig551.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig551.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig551.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig551.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 551, 8816, 8816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry551.TailPointer     8816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry551.HeadPointer     8816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 551)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear551               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 552, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig552.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig552.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig552.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig552.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig552.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig552.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 552, 8832, 8832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry552.TailPointer     8832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry552.HeadPointer     8832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 552)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear552               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 553, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig553.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig553.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig553.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig553.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig553.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig553.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 553, 8848, 8848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry553.TailPointer     8848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry553.HeadPointer     8848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 553)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear553               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 554, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig554.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig554.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig554.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig554.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig554.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig554.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 554, 8864, 8864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry554.TailPointer     8864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry554.HeadPointer     8864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 554)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear554               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 555, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig555.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig555.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig555.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig555.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig555.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig555.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 555, 8880, 8880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry555.TailPointer     8880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry555.HeadPointer     8880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 555)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear555               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 556, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig556.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig556.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig556.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig556.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig556.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig556.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 556, 8896, 8896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry556.TailPointer     8896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry556.HeadPointer     8896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 556)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear556               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 557, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig557.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig557.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig557.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig557.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig557.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig557.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 557, 8912, 8912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry557.TailPointer     8912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry557.HeadPointer     8912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 557)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear557               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 558, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig558.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig558.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig558.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig558.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig558.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig558.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 558, 8928, 8928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry558.TailPointer     8928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry558.HeadPointer     8928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 558)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear558               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 559, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig559.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig559.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig559.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig559.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig559.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig559.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 559, 8944, 8944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry559.TailPointer     8944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry559.HeadPointer     8944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 559)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear559               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 560, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig560.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig560.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig560.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig560.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig560.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig560.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 560, 8960, 8960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry560.TailPointer     8960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry560.HeadPointer     8960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 560)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear560               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 561, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig561.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig561.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig561.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig561.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig561.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig561.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 561, 8976, 8976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry561.TailPointer     8976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry561.HeadPointer     8976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 561)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear561               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 562, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig562.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig562.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig562.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig562.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig562.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig562.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 562, 8992, 8992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry562.TailPointer     8992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry562.HeadPointer     8992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 562)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear562               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 563, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig563.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig563.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig563.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig563.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig563.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig563.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 563, 9008, 9008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry563.TailPointer     9008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry563.HeadPointer     9008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 563)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear563               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 564, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig564.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig564.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig564.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig564.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig564.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig564.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 564, 9024, 9024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry564.TailPointer     9024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry564.HeadPointer     9024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 564)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear564               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 565, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig565.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig565.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig565.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig565.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig565.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig565.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 565, 9040, 9040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry565.TailPointer     9040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry565.HeadPointer     9040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 565)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear565               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 566, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig566.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig566.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig566.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig566.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig566.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig566.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 566, 9056, 9056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry566.TailPointer     9056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry566.HeadPointer     9056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 566)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear566               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 567, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig567.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig567.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig567.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig567.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig567.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig567.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 567, 9072, 9072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry567.TailPointer     9072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry567.HeadPointer     9072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 567)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear567               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 568, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig568.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig568.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig568.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig568.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig568.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig568.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 568, 9088, 9088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry568.TailPointer     9088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry568.HeadPointer     9088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 568)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear568               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 569, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig569.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig569.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig569.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig569.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig569.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig569.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 569, 9104, 9104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry569.TailPointer     9104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry569.HeadPointer     9104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 569)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear569               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 570, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig570.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig570.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig570.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig570.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig570.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig570.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 570, 9120, 9120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry570.TailPointer     9120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry570.HeadPointer     9120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 570)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear570               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 571, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig571.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig571.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig571.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig571.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig571.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig571.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 571, 9136, 9136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry571.TailPointer     9136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry571.HeadPointer     9136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 571)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear571               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 572, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig572.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig572.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig572.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig572.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig572.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig572.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 572, 9152, 9152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry572.TailPointer     9152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry572.HeadPointer     9152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 572)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear572               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 573, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig573.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig573.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig573.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig573.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig573.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig573.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 573, 9168, 9168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry573.TailPointer     9168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry573.HeadPointer     9168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 573)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear573               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 574, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig574.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig574.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig574.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig574.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig574.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig574.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 574, 9184, 9184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry574.TailPointer     9184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry574.HeadPointer     9184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 574)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear574               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 575, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig575.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig575.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig575.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig575.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig575.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig575.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 575, 9200, 9200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry575.TailPointer     9200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry575.HeadPointer     9200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 575)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear575               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 576, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig576.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig576.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig576.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig576.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig576.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig576.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 576, 9216, 9216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry576.TailPointer     9216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry576.HeadPointer     9216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 576)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear576               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 577, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig577.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig577.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig577.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig577.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig577.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig577.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 577, 9232, 9232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry577.TailPointer     9232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry577.HeadPointer     9232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 577)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear577               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 578, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig578.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig578.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig578.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig578.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig578.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig578.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 578, 9248, 9248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry578.TailPointer     9248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry578.HeadPointer     9248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 578)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear578               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 579, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig579.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig579.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig579.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig579.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig579.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig579.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 579, 9264, 9264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry579.TailPointer     9264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry579.HeadPointer     9264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 579)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear579               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 580, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig580.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig580.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig580.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig580.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig580.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig580.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 580, 9280, 9280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry580.TailPointer     9280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry580.HeadPointer     9280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 580)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear580               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 581, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig581.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig581.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig581.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig581.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig581.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig581.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 581, 9296, 9296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry581.TailPointer     9296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry581.HeadPointer     9296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 581)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear581               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 582, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig582.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig582.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig582.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig582.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig582.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig582.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 582, 9312, 9312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry582.TailPointer     9312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry582.HeadPointer     9312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 582)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear582               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 583, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig583.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig583.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig583.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig583.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig583.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig583.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 583, 9328, 9328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry583.TailPointer     9328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry583.HeadPointer     9328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 583)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear583               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 584, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig584.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig584.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig584.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig584.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig584.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig584.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 584, 9344, 9344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry584.TailPointer     9344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry584.HeadPointer     9344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 584)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear584               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 585, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig585.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig585.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig585.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig585.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig585.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig585.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 585, 9360, 9360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry585.TailPointer     9360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry585.HeadPointer     9360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 585)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear585               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 586, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig586.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig586.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig586.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig586.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig586.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig586.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 586, 9376, 9376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry586.TailPointer     9376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry586.HeadPointer     9376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 586)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear586               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 587, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig587.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig587.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig587.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig587.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig587.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig587.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 587, 9392, 9392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry587.TailPointer     9392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry587.HeadPointer     9392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 587)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear587               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 588, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig588.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig588.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig588.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig588.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig588.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig588.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 588, 9408, 9408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry588.TailPointer     9408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry588.HeadPointer     9408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 588)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear588               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 589, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig589.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig589.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig589.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig589.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig589.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig589.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 589, 9424, 9424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry589.TailPointer     9424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry589.HeadPointer     9424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 589)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear589               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 590, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig590.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig590.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig590.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig590.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig590.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig590.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 590, 9440, 9440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry590.TailPointer     9440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry590.HeadPointer     9440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 590)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear590               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 591, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig591.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig591.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig591.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig591.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig591.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig591.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 591, 9456, 9456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry591.TailPointer     9456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry591.HeadPointer     9456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 591)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear591               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 592, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig592.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig592.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig592.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig592.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig592.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig592.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 592, 9472, 9472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry592.TailPointer     9472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry592.HeadPointer     9472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 592)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear592               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 593, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig593.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig593.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig593.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig593.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig593.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig593.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 593, 9488, 9488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry593.TailPointer     9488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry593.HeadPointer     9488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 593)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear593               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 594, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig594.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig594.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig594.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig594.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig594.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig594.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 594, 9504, 9504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry594.TailPointer     9504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry594.HeadPointer     9504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 594)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear594               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 595, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig595.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig595.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig595.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig595.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig595.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig595.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 595, 9520, 9520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry595.TailPointer     9520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry595.HeadPointer     9520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 595)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear595               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 596, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig596.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig596.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig596.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig596.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig596.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig596.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 596, 9536, 9536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry596.TailPointer     9536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry596.HeadPointer     9536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 596)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear596               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 597, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig597.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig597.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig597.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig597.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig597.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig597.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 597, 9552, 9552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry597.TailPointer     9552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry597.HeadPointer     9552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 597)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear597               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 598, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig598.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig598.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig598.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig598.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig598.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig598.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 598, 9568, 9568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry598.TailPointer     9568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry598.HeadPointer     9568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 598)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear598               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 599, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig599.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig599.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig599.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig599.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig599.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig599.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 599, 9584, 9584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry599.TailPointer     9584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry599.HeadPointer     9584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 599)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear599               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 600, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig600.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig600.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig600.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig600.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig600.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig600.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 600, 9600, 9600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry600.TailPointer     9600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry600.HeadPointer     9600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 600)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear600               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 601, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig601.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig601.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig601.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig601.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig601.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig601.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 601, 9616, 9616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry601.TailPointer     9616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry601.HeadPointer     9616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 601)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear601               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 602, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig602.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig602.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig602.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig602.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig602.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig602.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 602, 9632, 9632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry602.TailPointer     9632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry602.HeadPointer     9632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 602)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear602               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 603, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig603.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig603.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig603.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig603.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig603.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig603.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 603, 9648, 9648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry603.TailPointer     9648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry603.HeadPointer     9648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 603)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear603               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 604, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig604.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig604.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig604.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig604.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig604.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig604.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 604, 9664, 9664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry604.TailPointer     9664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry604.HeadPointer     9664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 604)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear604               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 605, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig605.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig605.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig605.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig605.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig605.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig605.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 605, 9680, 9680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry605.TailPointer     9680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry605.HeadPointer     9680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 605)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear605               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 606, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig606.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig606.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig606.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig606.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig606.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig606.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 606, 9696, 9696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry606.TailPointer     9696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry606.HeadPointer     9696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 606)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear606               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 607, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig607.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig607.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig607.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig607.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig607.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig607.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 607, 9712, 9712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry607.TailPointer     9712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry607.HeadPointer     9712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 607)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear607               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 608, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig608.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig608.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig608.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig608.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig608.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig608.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 608, 9728, 9728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry608.TailPointer     9728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry608.HeadPointer     9728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 608)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear608               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 609, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig609.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig609.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig609.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig609.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig609.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig609.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 609, 9744, 9744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry609.TailPointer     9744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry609.HeadPointer     9744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 609)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear609               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 610, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig610.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig610.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig610.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig610.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig610.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig610.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 610, 9760, 9760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry610.TailPointer     9760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry610.HeadPointer     9760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 610)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear610               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 611, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig611.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig611.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig611.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig611.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig611.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig611.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 611, 9776, 9776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry611.TailPointer     9776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry611.HeadPointer     9776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 611)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear611               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 612, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig612.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig612.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig612.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig612.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig612.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig612.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 612, 9792, 9792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry612.TailPointer     9792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry612.HeadPointer     9792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 612)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear612               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 613, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig613.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig613.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig613.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig613.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig613.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig613.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 613, 9808, 9808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry613.TailPointer     9808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry613.HeadPointer     9808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 613)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear613               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 614, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig614.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig614.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig614.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig614.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig614.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig614.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 614, 9824, 9824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry614.TailPointer     9824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry614.HeadPointer     9824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 614)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear614               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 615, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig615.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig615.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig615.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig615.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig615.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig615.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 615, 9840, 9840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry615.TailPointer     9840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry615.HeadPointer     9840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 615)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear615               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 616, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig616.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig616.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig616.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig616.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig616.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig616.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 616, 9856, 9856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry616.TailPointer     9856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry616.HeadPointer     9856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 616)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear616               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 617, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig617.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig617.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig617.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig617.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig617.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig617.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 617, 9872, 9872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry617.TailPointer     9872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry617.HeadPointer     9872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 617)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear617               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 618, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig618.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig618.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig618.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig618.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig618.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig618.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 618, 9888, 9888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry618.TailPointer     9888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry618.HeadPointer     9888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 618)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear618               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 619, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig619.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig619.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig619.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig619.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig619.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig619.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 619, 9904, 9904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry619.TailPointer     9904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry619.HeadPointer     9904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 619)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear619               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 620, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig620.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig620.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig620.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig620.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig620.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig620.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 620, 9920, 9920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry620.TailPointer     9920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry620.HeadPointer     9920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 620)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear620               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 621, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig621.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig621.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig621.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig621.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig621.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig621.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 621, 9936, 9936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry621.TailPointer     9936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry621.HeadPointer     9936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 621)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear621               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 622, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig622.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig622.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig622.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig622.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig622.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig622.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 622, 9952, 9952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry622.TailPointer     9952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry622.HeadPointer     9952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 622)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear622               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 623, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig623.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig623.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig623.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig623.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig623.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig623.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 623, 9968, 9968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry623.TailPointer     9968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry623.HeadPointer     9968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 623)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear623               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 624, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig624.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig624.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig624.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig624.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig624.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig624.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 624, 9984, 9984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry624.TailPointer     9984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry624.HeadPointer     9984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 624)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear624               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 625, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig625.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig625.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig625.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig625.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig625.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig625.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 625, 10000, 10000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry625.TailPointer     10000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry625.HeadPointer     10000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 625)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear625               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 626, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig626.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig626.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig626.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig626.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig626.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig626.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 626, 10016, 10016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry626.TailPointer     10016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry626.HeadPointer     10016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 626)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear626               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 627, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig627.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig627.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig627.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig627.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig627.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig627.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 627, 10032, 10032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry627.TailPointer     10032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry627.HeadPointer     10032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 627)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear627               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 628, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig628.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig628.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig628.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig628.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig628.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig628.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 628, 10048, 10048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry628.TailPointer     10048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry628.HeadPointer     10048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 628)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear628               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 629, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig629.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig629.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig629.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig629.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig629.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig629.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 629, 10064, 10064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry629.TailPointer     10064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry629.HeadPointer     10064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 629)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear629               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 630, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig630.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig630.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig630.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig630.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig630.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig630.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 630, 10080, 10080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry630.TailPointer     10080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry630.HeadPointer     10080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 630)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear630               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 631, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig631.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig631.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig631.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig631.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig631.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig631.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 631, 10096, 10096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry631.TailPointer     10096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry631.HeadPointer     10096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 631)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear631               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 632, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig632.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig632.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig632.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig632.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig632.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig632.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 632, 10112, 10112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry632.TailPointer     10112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry632.HeadPointer     10112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 632)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear632               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 633, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig633.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig633.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig633.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig633.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig633.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig633.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 633, 10128, 10128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry633.TailPointer     10128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry633.HeadPointer     10128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 633)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear633               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 634, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig634.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig634.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig634.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig634.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig634.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig634.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 634, 10144, 10144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry634.TailPointer     10144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry634.HeadPointer     10144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 634)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear634               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 635, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig635.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig635.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig635.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig635.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig635.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig635.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 635, 10160, 10160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry635.TailPointer     10160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry635.HeadPointer     10160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 635)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear635               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 636, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig636.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig636.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig636.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig636.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig636.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig636.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 636, 10176, 10176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry636.TailPointer     10176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry636.HeadPointer     10176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 636)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear636               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 637, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig637.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig637.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig637.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig637.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig637.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig637.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 637, 10192, 10192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry637.TailPointer     10192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry637.HeadPointer     10192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 637)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear637               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 638, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig638.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig638.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig638.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig638.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig638.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig638.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 638, 10208, 10208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry638.TailPointer     10208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry638.HeadPointer     10208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 638)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear638               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 639, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig639.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig639.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig639.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig639.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig639.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig639.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 639, 10224, 10224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry639.TailPointer     10224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry639.HeadPointer     10224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 639)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear639               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 640, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig640.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig640.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig640.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig640.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig640.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig640.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 640, 10240, 10240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry640.TailPointer     10240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry640.HeadPointer     10240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 640)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear640               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 641, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig641.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig641.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig641.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig641.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig641.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig641.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 641, 10256, 10256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry641.TailPointer     10256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry641.HeadPointer     10256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 641)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear641               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 642, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig642.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig642.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig642.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig642.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig642.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig642.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 642, 10272, 10272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry642.TailPointer     10272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry642.HeadPointer     10272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 642)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear642               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 643, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig643.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig643.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig643.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig643.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig643.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig643.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 643, 10288, 10288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry643.TailPointer     10288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry643.HeadPointer     10288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 643)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear643               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 644, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig644.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig644.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig644.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig644.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig644.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig644.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 644, 10304, 10304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry644.TailPointer     10304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry644.HeadPointer     10304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 644)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear644               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 645, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig645.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig645.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig645.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig645.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig645.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig645.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 645, 10320, 10320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry645.TailPointer     10320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry645.HeadPointer     10320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 645)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear645               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 646, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig646.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig646.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig646.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig646.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig646.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig646.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 646, 10336, 10336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry646.TailPointer     10336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry646.HeadPointer     10336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 646)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear646               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 647, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig647.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig647.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig647.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig647.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig647.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig647.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 647, 10352, 10352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry647.TailPointer     10352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry647.HeadPointer     10352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 647)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear647               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 648, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig648.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig648.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig648.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig648.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig648.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig648.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 648, 10368, 10368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry648.TailPointer     10368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry648.HeadPointer     10368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 648)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear648               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 649, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig649.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig649.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig649.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig649.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig649.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig649.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 649, 10384, 10384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry649.TailPointer     10384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry649.HeadPointer     10384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 649)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear649               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 650, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig650.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig650.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig650.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig650.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig650.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig650.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 650, 10400, 10400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry650.TailPointer     10400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry650.HeadPointer     10400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 650)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear650               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 651, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig651.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig651.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig651.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig651.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig651.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig651.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 651, 10416, 10416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry651.TailPointer     10416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry651.HeadPointer     10416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 651)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear651               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 652, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig652.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig652.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig652.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig652.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig652.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig652.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 652, 10432, 10432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry652.TailPointer     10432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry652.HeadPointer     10432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 652)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear652               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 653, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig653.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig653.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig653.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig653.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig653.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig653.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 653, 10448, 10448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry653.TailPointer     10448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry653.HeadPointer     10448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 653)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear653               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 654, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig654.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig654.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig654.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig654.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig654.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig654.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 654, 10464, 10464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry654.TailPointer     10464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry654.HeadPointer     10464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 654)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear654               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 655, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig655.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig655.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig655.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig655.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig655.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig655.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 655, 10480, 10480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry655.TailPointer     10480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry655.HeadPointer     10480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 655)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear655               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 656, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig656.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig656.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig656.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig656.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig656.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig656.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 656, 10496, 10496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry656.TailPointer     10496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry656.HeadPointer     10496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 656)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear656               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 657, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig657.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig657.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig657.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig657.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig657.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig657.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 657, 10512, 10512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry657.TailPointer     10512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry657.HeadPointer     10512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 657)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear657               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 658, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig658.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig658.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig658.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig658.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig658.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig658.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 658, 10528, 10528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry658.TailPointer     10528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry658.HeadPointer     10528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 658)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear658               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 659, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig659.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig659.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig659.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig659.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig659.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig659.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 659, 10544, 10544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry659.TailPointer     10544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry659.HeadPointer     10544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 659)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear659               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 660, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig660.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig660.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig660.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig660.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig660.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig660.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 660, 10560, 10560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry660.TailPointer     10560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry660.HeadPointer     10560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 660)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear660               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 661, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig661.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig661.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig661.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig661.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig661.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig661.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 661, 10576, 10576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry661.TailPointer     10576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry661.HeadPointer     10576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 661)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear661               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 662, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig662.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig662.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig662.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig662.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig662.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig662.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 662, 10592, 10592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry662.TailPointer     10592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry662.HeadPointer     10592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 662)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear662               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 663, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig663.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig663.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig663.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig663.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig663.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig663.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 663, 10608, 10608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry663.TailPointer     10608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry663.HeadPointer     10608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 663)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear663               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 664, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig664.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig664.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig664.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig664.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig664.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig664.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 664, 10624, 10624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry664.TailPointer     10624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry664.HeadPointer     10624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 664)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear664               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 665, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig665.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig665.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig665.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig665.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig665.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig665.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 665, 10640, 10640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry665.TailPointer     10640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry665.HeadPointer     10640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 665)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear665               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 666, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig666.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig666.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig666.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig666.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig666.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig666.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 666, 10656, 10656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry666.TailPointer     10656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry666.HeadPointer     10656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 666)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear666               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 667, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig667.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig667.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig667.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig667.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig667.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig667.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 667, 10672, 10672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry667.TailPointer     10672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry667.HeadPointer     10672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 667)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear667               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 668, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig668.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig668.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig668.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig668.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig668.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig668.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 668, 10688, 10688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry668.TailPointer     10688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry668.HeadPointer     10688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 668)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear668               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 669, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig669.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig669.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig669.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig669.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig669.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig669.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 669, 10704, 10704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry669.TailPointer     10704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry669.HeadPointer     10704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 669)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear669               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 670, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig670.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig670.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig670.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig670.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig670.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig670.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 670, 10720, 10720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry670.TailPointer     10720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry670.HeadPointer     10720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 670)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear670               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 671, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig671.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig671.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig671.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig671.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig671.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig671.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 671, 10736, 10736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry671.TailPointer     10736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry671.HeadPointer     10736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 671)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear671               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 672, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig672.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig672.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig672.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig672.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig672.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig672.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 672, 10752, 10752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry672.TailPointer     10752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry672.HeadPointer     10752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 672)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear672               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 673, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig673.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig673.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig673.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig673.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig673.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig673.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 673, 10768, 10768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry673.TailPointer     10768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry673.HeadPointer     10768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 673)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear673               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 674, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig674.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig674.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig674.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig674.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig674.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig674.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 674, 10784, 10784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry674.TailPointer     10784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry674.HeadPointer     10784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 674)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear674               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 675, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig675.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig675.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig675.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig675.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig675.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig675.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 675, 10800, 10800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry675.TailPointer     10800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry675.HeadPointer     10800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 675)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear675               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 676, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig676.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig676.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig676.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig676.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig676.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig676.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 676, 10816, 10816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry676.TailPointer     10816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry676.HeadPointer     10816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 676)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear676               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 677, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig677.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig677.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig677.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig677.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig677.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig677.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 677, 10832, 10832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry677.TailPointer     10832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry677.HeadPointer     10832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 677)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear677               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 678, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig678.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig678.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig678.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig678.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig678.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig678.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 678, 10848, 10848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry678.TailPointer     10848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry678.HeadPointer     10848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 678)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear678               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 679, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig679.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig679.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig679.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig679.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig679.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig679.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 679, 10864, 10864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry679.TailPointer     10864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry679.HeadPointer     10864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 679)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear679               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 680, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig680.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig680.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig680.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig680.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig680.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig680.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 680, 10880, 10880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry680.TailPointer     10880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry680.HeadPointer     10880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 680)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear680               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 681, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig681.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig681.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig681.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig681.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig681.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig681.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 681, 10896, 10896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry681.TailPointer     10896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry681.HeadPointer     10896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 681)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear681               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 682, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig682.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig682.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig682.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig682.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig682.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig682.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 682, 10912, 10912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry682.TailPointer     10912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry682.HeadPointer     10912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 682)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear682               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 683, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig683.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig683.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig683.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig683.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig683.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig683.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 683, 10928, 10928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry683.TailPointer     10928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry683.HeadPointer     10928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 683)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear683               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 684, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig684.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig684.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig684.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig684.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig684.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig684.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 684, 10944, 10944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry684.TailPointer     10944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry684.HeadPointer     10944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 684)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear684               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 685, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig685.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig685.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig685.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig685.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig685.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig685.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 685, 10960, 10960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry685.TailPointer     10960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry685.HeadPointer     10960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 685)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear685               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 686, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig686.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig686.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig686.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig686.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig686.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig686.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 686, 10976, 10976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry686.TailPointer     10976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry686.HeadPointer     10976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 686)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear686               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 687, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig687.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig687.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig687.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig687.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig687.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig687.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 687, 10992, 10992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry687.TailPointer     10992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry687.HeadPointer     10992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 687)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear687               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 688, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig688.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig688.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig688.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig688.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig688.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig688.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 688, 11008, 11008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry688.TailPointer     11008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry688.HeadPointer     11008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 688)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear688               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 689, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig689.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig689.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig689.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig689.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig689.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig689.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 689, 11024, 11024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry689.TailPointer     11024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry689.HeadPointer     11024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 689)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear689               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 690, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig690.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig690.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig690.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig690.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig690.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig690.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 690, 11040, 11040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry690.TailPointer     11040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry690.HeadPointer     11040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 690)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear690               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 691, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig691.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig691.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig691.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig691.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig691.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig691.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 691, 11056, 11056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry691.TailPointer     11056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry691.HeadPointer     11056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 691)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear691               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 692, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig692.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig692.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig692.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig692.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig692.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig692.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 692, 11072, 11072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry692.TailPointer     11072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry692.HeadPointer     11072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 692)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear692               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 693, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig693.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig693.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig693.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig693.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig693.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig693.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 693, 11088, 11088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry693.TailPointer     11088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry693.HeadPointer     11088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 693)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear693               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 694, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig694.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig694.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig694.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig694.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig694.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig694.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 694, 11104, 11104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry694.TailPointer     11104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry694.HeadPointer     11104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 694)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear694               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 695, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig695.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig695.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig695.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig695.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig695.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig695.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 695, 11120, 11120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry695.TailPointer     11120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry695.HeadPointer     11120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 695)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear695               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 696, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig696.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig696.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig696.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig696.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig696.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig696.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 696, 11136, 11136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry696.TailPointer     11136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry696.HeadPointer     11136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 696)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear696               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 697, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig697.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig697.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig697.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig697.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig697.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig697.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 697, 11152, 11152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry697.TailPointer     11152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry697.HeadPointer     11152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 697)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear697               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 698, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig698.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig698.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig698.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig698.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig698.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig698.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 698, 11168, 11168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry698.TailPointer     11168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry698.HeadPointer     11168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 698)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear698               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 699, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig699.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig699.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig699.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig699.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig699.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig699.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 699, 11184, 11184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry699.TailPointer     11184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry699.HeadPointer     11184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 699)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear699               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 700, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig700.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig700.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig700.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig700.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig700.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig700.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 700, 11200, 11200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry700.TailPointer     11200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry700.HeadPointer     11200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 700)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear700               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 701, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig701.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig701.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig701.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig701.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig701.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig701.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 701, 11216, 11216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry701.TailPointer     11216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry701.HeadPointer     11216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 701)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear701               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 702, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig702.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig702.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig702.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig702.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig702.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig702.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 702, 11232, 11232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry702.TailPointer     11232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry702.HeadPointer     11232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 702)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear702               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 703, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig703.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig703.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig703.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig703.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig703.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig703.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 703, 11248, 11248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry703.TailPointer     11248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry703.HeadPointer     11248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 703)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear703               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 704, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig704.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig704.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig704.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig704.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig704.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig704.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 704, 11264, 11264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry704.TailPointer     11264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry704.HeadPointer     11264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 704)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear704               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 705, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig705.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig705.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig705.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig705.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig705.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig705.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 705, 11280, 11280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry705.TailPointer     11280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry705.HeadPointer     11280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 705)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear705               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 706, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig706.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig706.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig706.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig706.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig706.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig706.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 706, 11296, 11296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry706.TailPointer     11296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry706.HeadPointer     11296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 706)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear706               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 707, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig707.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig707.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig707.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig707.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig707.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig707.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 707, 11312, 11312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry707.TailPointer     11312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry707.HeadPointer     11312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 707)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear707               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 708, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig708.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig708.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig708.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig708.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig708.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig708.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 708, 11328, 11328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry708.TailPointer     11328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry708.HeadPointer     11328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 708)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear708               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 709, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig709.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig709.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig709.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig709.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig709.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig709.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 709, 11344, 11344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry709.TailPointer     11344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry709.HeadPointer     11344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 709)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear709               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 710, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig710.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig710.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig710.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig710.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig710.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig710.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 710, 11360, 11360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry710.TailPointer     11360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry710.HeadPointer     11360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 710)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear710               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 711, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig711.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig711.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig711.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig711.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig711.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig711.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 711, 11376, 11376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry711.TailPointer     11376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry711.HeadPointer     11376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 711)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear711               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 712, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig712.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig712.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig712.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig712.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig712.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig712.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 712, 11392, 11392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry712.TailPointer     11392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry712.HeadPointer     11392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 712)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear712               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 713, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig713.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig713.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig713.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig713.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig713.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig713.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 713, 11408, 11408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry713.TailPointer     11408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry713.HeadPointer     11408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 713)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear713               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 714, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig714.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig714.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig714.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig714.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig714.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig714.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 714, 11424, 11424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry714.TailPointer     11424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry714.HeadPointer     11424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 714)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear714               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 715, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig715.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig715.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig715.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig715.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig715.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig715.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 715, 11440, 11440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry715.TailPointer     11440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry715.HeadPointer     11440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 715)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear715               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 716, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig716.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig716.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig716.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig716.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig716.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig716.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 716, 11456, 11456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry716.TailPointer     11456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry716.HeadPointer     11456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 716)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear716               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 717, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig717.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig717.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig717.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig717.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig717.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig717.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 717, 11472, 11472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry717.TailPointer     11472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry717.HeadPointer     11472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 717)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear717               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 718, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig718.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig718.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig718.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig718.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig718.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig718.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 718, 11488, 11488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry718.TailPointer     11488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry718.HeadPointer     11488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 718)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear718               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 719, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig719.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig719.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig719.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig719.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig719.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig719.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 719, 11504, 11504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry719.TailPointer     11504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry719.HeadPointer     11504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 719)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear719               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 720, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig720.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig720.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig720.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig720.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig720.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig720.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 720, 11520, 11520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry720.TailPointer     11520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry720.HeadPointer     11520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 720)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear720               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 721, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig721.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig721.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig721.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig721.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig721.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig721.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 721, 11536, 11536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry721.TailPointer     11536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry721.HeadPointer     11536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 721)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear721               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 722, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig722.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig722.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig722.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig722.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig722.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig722.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 722, 11552, 11552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry722.TailPointer     11552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry722.HeadPointer     11552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 722)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear722               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 723, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig723.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig723.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig723.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig723.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig723.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig723.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 723, 11568, 11568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry723.TailPointer     11568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry723.HeadPointer     11568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 723)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear723               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 724, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig724.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig724.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig724.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig724.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig724.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig724.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 724, 11584, 11584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry724.TailPointer     11584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry724.HeadPointer     11584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 724)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear724               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 725, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig725.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig725.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig725.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig725.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig725.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig725.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 725, 11600, 11600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry725.TailPointer     11600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry725.HeadPointer     11600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 725)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear725               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 726, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig726.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig726.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig726.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig726.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig726.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig726.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 726, 11616, 11616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry726.TailPointer     11616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry726.HeadPointer     11616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 726)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear726               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 727, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig727.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig727.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig727.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig727.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig727.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig727.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 727, 11632, 11632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry727.TailPointer     11632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry727.HeadPointer     11632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 727)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear727               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 728, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig728.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig728.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig728.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig728.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig728.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig728.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 728, 11648, 11648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry728.TailPointer     11648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry728.HeadPointer     11648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 728)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear728               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 729, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig729.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig729.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig729.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig729.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig729.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig729.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 729, 11664, 11664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry729.TailPointer     11664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry729.HeadPointer     11664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 729)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear729               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 730, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig730.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig730.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig730.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig730.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig730.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig730.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 730, 11680, 11680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry730.TailPointer     11680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry730.HeadPointer     11680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 730)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear730               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 731, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig731.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig731.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig731.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig731.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig731.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig731.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 731, 11696, 11696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry731.TailPointer     11696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry731.HeadPointer     11696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 731)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear731               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 732, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig732.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig732.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig732.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig732.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig732.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig732.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 732, 11712, 11712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry732.TailPointer     11712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry732.HeadPointer     11712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 732)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear732               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 733, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig733.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig733.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig733.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig733.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig733.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig733.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 733, 11728, 11728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry733.TailPointer     11728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry733.HeadPointer     11728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 733)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear733               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 734, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig734.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig734.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig734.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig734.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig734.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig734.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 734, 11744, 11744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry734.TailPointer     11744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry734.HeadPointer     11744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 734)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear734               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 735, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig735.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig735.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig735.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig735.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig735.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig735.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 735, 11760, 11760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry735.TailPointer     11760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry735.HeadPointer     11760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 735)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear735               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 736, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig736.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig736.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig736.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig736.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig736.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig736.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 736, 11776, 11776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry736.TailPointer     11776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry736.HeadPointer     11776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 736)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear736               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 737, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig737.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig737.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig737.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig737.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig737.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig737.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 737, 11792, 11792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry737.TailPointer     11792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry737.HeadPointer     11792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 737)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear737               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 738, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig738.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig738.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig738.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig738.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig738.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig738.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 738, 11808, 11808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry738.TailPointer     11808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry738.HeadPointer     11808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 738)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear738               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 739, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig739.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig739.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig739.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig739.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig739.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig739.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 739, 11824, 11824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry739.TailPointer     11824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry739.HeadPointer     11824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 739)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear739               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 740, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig740.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig740.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig740.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig740.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig740.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig740.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 740, 11840, 11840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry740.TailPointer     11840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry740.HeadPointer     11840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 740)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear740               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 741, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig741.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig741.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig741.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig741.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig741.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig741.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 741, 11856, 11856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry741.TailPointer     11856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry741.HeadPointer     11856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 741)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear741               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 742, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig742.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig742.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig742.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig742.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig742.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig742.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 742, 11872, 11872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry742.TailPointer     11872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry742.HeadPointer     11872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 742)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear742               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 743, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig743.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig743.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig743.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig743.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig743.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig743.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 743, 11888, 11888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry743.TailPointer     11888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry743.HeadPointer     11888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 743)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear743               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 744, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig744.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig744.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig744.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig744.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig744.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig744.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 744, 11904, 11904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry744.TailPointer     11904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry744.HeadPointer     11904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 744)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear744               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 745, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig745.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig745.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig745.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig745.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig745.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig745.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 745, 11920, 11920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry745.TailPointer     11920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry745.HeadPointer     11920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 745)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear745               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 746, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig746.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig746.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig746.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig746.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig746.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig746.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 746, 11936, 11936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry746.TailPointer     11936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry746.HeadPointer     11936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 746)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear746               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 747, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig747.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig747.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig747.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig747.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig747.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig747.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 747, 11952, 11952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry747.TailPointer     11952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry747.HeadPointer     11952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 747)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear747               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 748, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig748.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig748.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig748.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig748.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig748.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig748.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 748, 11968, 11968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry748.TailPointer     11968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry748.HeadPointer     11968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 748)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear748               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 749, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig749.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig749.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig749.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig749.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig749.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig749.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 749, 11984, 11984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry749.TailPointer     11984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry749.HeadPointer     11984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 749)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear749               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 750, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig750.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig750.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig750.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig750.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig750.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig750.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 750, 12000, 12000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry750.TailPointer     12000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry750.HeadPointer     12000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 750)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear750               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 751, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig751.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig751.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig751.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig751.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig751.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig751.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 751, 12016, 12016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry751.TailPointer     12016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry751.HeadPointer     12016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 751)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear751               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 752, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig752.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig752.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig752.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig752.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig752.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig752.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 752, 12032, 12032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry752.TailPointer     12032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry752.HeadPointer     12032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 752)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear752               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 753, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig753.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig753.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig753.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig753.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig753.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig753.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 753, 12048, 12048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry753.TailPointer     12048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry753.HeadPointer     12048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 753)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear753               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 754, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig754.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig754.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig754.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig754.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig754.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig754.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 754, 12064, 12064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry754.TailPointer     12064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry754.HeadPointer     12064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 754)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear754               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 755, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig755.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig755.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig755.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig755.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig755.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig755.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 755, 12080, 12080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry755.TailPointer     12080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry755.HeadPointer     12080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 755)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear755               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 756, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig756.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig756.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig756.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig756.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig756.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig756.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 756, 12096, 12096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry756.TailPointer     12096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry756.HeadPointer     12096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 756)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear756               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 757, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig757.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig757.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig757.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig757.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig757.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig757.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 757, 12112, 12112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry757.TailPointer     12112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry757.HeadPointer     12112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 757)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear757               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 758, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig758.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig758.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig758.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig758.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig758.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig758.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 758, 12128, 12128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry758.TailPointer     12128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry758.HeadPointer     12128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 758)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear758               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 759, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig759.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig759.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig759.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig759.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig759.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig759.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 759, 12144, 12144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry759.TailPointer     12144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry759.HeadPointer     12144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 759)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear759               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 760, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig760.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig760.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig760.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig760.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig760.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig760.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 760, 12160, 12160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry760.TailPointer     12160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry760.HeadPointer     12160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 760)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear760               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 761, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig761.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig761.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig761.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig761.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig761.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig761.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 761, 12176, 12176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry761.TailPointer     12176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry761.HeadPointer     12176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 761)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear761               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 762, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig762.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig762.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig762.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig762.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig762.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig762.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 762, 12192, 12192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry762.TailPointer     12192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry762.HeadPointer     12192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 762)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear762               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 763, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig763.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig763.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig763.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig763.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig763.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig763.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 763, 12208, 12208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry763.TailPointer     12208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry763.HeadPointer     12208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 763)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear763               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 764, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig764.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig764.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig764.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig764.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig764.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig764.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 764, 12224, 12224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry764.TailPointer     12224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry764.HeadPointer     12224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 764)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear764               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 765, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig765.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig765.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig765.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig765.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig765.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig765.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 765, 12240, 12240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry765.TailPointer     12240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry765.HeadPointer     12240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 765)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear765               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 766, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig766.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig766.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig766.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig766.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig766.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig766.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 766, 12256, 12256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry766.TailPointer     12256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry766.HeadPointer     12256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 766)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear766               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 767, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig767.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig767.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig767.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig767.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig767.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig767.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 767, 12272, 12272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry767.TailPointer     12272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry767.HeadPointer     12272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 767)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear767               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 768, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig768.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig768.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig768.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig768.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig768.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig768.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 768, 12288, 12288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry768.TailPointer     12288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry768.HeadPointer     12288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 768)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear768               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 769, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig769.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig769.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig769.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig769.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig769.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig769.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 769, 12304, 12304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry769.TailPointer     12304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry769.HeadPointer     12304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 769)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear769               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 770, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig770.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig770.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig770.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig770.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig770.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig770.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 770, 12320, 12320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry770.TailPointer     12320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry770.HeadPointer     12320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 770)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear770               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 771, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig771.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig771.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig771.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig771.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig771.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig771.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 771, 12336, 12336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry771.TailPointer     12336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry771.HeadPointer     12336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 771)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear771               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 772, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig772.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig772.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig772.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig772.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig772.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig772.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 772, 12352, 12352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry772.TailPointer     12352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry772.HeadPointer     12352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 772)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear772               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 773, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig773.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig773.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig773.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig773.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig773.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig773.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 773, 12368, 12368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry773.TailPointer     12368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry773.HeadPointer     12368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 773)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear773               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 774, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig774.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig774.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig774.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig774.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig774.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig774.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 774, 12384, 12384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry774.TailPointer     12384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry774.HeadPointer     12384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 774)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear774               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 775, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig775.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig775.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig775.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig775.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig775.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig775.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 775, 12400, 12400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry775.TailPointer     12400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry775.HeadPointer     12400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 775)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear775               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 776, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig776.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig776.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig776.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig776.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig776.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig776.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 776, 12416, 12416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry776.TailPointer     12416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry776.HeadPointer     12416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 776)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear776               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 777, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig777.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig777.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig777.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig777.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig777.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig777.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 777, 12432, 12432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry777.TailPointer     12432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry777.HeadPointer     12432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 777)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear777               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 778, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig778.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig778.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig778.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig778.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig778.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig778.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 778, 12448, 12448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry778.TailPointer     12448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry778.HeadPointer     12448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 778)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear778               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 779, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig779.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig779.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig779.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig779.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig779.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig779.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 779, 12464, 12464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry779.TailPointer     12464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry779.HeadPointer     12464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 779)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear779               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 780, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig780.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig780.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig780.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig780.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig780.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig780.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 780, 12480, 12480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry780.TailPointer     12480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry780.HeadPointer     12480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 780)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear780               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 781, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig781.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig781.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig781.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig781.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig781.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig781.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 781, 12496, 12496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry781.TailPointer     12496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry781.HeadPointer     12496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 781)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear781               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 782, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig782.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig782.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig782.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig782.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig782.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig782.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 782, 12512, 12512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry782.TailPointer     12512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry782.HeadPointer     12512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 782)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear782               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 783, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig783.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig783.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig783.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig783.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig783.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig783.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 783, 12528, 12528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry783.TailPointer     12528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry783.HeadPointer     12528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 783)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear783               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 784, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig784.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig784.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig784.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig784.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig784.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig784.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 784, 12544, 12544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry784.TailPointer     12544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry784.HeadPointer     12544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 784)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear784               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 785, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig785.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig785.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig785.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig785.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig785.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig785.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 785, 12560, 12560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry785.TailPointer     12560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry785.HeadPointer     12560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 785)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear785               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 786, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig786.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig786.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig786.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig786.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig786.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig786.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 786, 12576, 12576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry786.TailPointer     12576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry786.HeadPointer     12576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 786)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear786               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 787, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig787.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig787.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig787.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig787.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig787.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig787.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 787, 12592, 12592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry787.TailPointer     12592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry787.HeadPointer     12592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 787)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear787               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 788, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig788.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig788.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig788.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig788.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig788.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig788.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 788, 12608, 12608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry788.TailPointer     12608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry788.HeadPointer     12608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 788)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear788               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 789, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig789.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig789.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig789.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig789.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig789.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig789.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 789, 12624, 12624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry789.TailPointer     12624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry789.HeadPointer     12624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 789)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear789               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 790, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig790.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig790.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig790.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig790.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig790.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig790.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 790, 12640, 12640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry790.TailPointer     12640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry790.HeadPointer     12640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 790)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear790               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 791, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig791.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig791.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig791.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig791.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig791.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig791.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 791, 12656, 12656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry791.TailPointer     12656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry791.HeadPointer     12656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 791)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear791               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 792, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig792.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig792.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig792.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig792.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig792.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig792.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 792, 12672, 12672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry792.TailPointer     12672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry792.HeadPointer     12672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 792)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear792               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 793, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig793.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig793.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig793.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig793.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig793.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig793.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 793, 12688, 12688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry793.TailPointer     12688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry793.HeadPointer     12688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 793)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear793               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 794, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig794.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig794.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig794.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig794.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig794.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig794.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 794, 12704, 12704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry794.TailPointer     12704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry794.HeadPointer     12704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 794)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear794               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 795, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig795.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig795.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig795.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig795.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig795.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig795.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 795, 12720, 12720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry795.TailPointer     12720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry795.HeadPointer     12720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 795)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear795               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 796, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig796.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig796.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig796.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig796.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig796.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig796.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 796, 12736, 12736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry796.TailPointer     12736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry796.HeadPointer     12736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 796)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear796               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 797, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig797.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig797.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig797.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig797.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig797.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig797.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 797, 12752, 12752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry797.TailPointer     12752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry797.HeadPointer     12752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 797)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear797               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 798, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig798.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig798.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig798.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig798.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig798.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig798.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 798, 12768, 12768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry798.TailPointer     12768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry798.HeadPointer     12768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 798)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear798               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 799, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig799.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig799.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig799.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig799.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig799.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig799.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 799, 12784, 12784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry799.TailPointer     12784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry799.HeadPointer     12784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 799)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear799               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 800, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig800.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig800.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig800.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig800.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig800.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig800.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 800, 12800, 12800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry800.TailPointer     12800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry800.HeadPointer     12800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 800)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear800               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 801, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig801.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig801.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig801.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig801.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig801.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig801.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 801, 12816, 12816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry801.TailPointer     12816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry801.HeadPointer     12816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 801)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear801               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 802, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig802.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig802.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig802.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig802.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig802.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig802.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 802, 12832, 12832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry802.TailPointer     12832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry802.HeadPointer     12832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 802)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear802               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 803, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig803.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig803.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig803.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig803.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig803.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig803.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 803, 12848, 12848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry803.TailPointer     12848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry803.HeadPointer     12848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 803)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear803               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 804, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig804.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig804.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig804.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig804.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig804.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig804.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 804, 12864, 12864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry804.TailPointer     12864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry804.HeadPointer     12864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 804)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear804               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 805, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig805.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig805.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig805.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig805.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig805.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig805.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 805, 12880, 12880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry805.TailPointer     12880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry805.HeadPointer     12880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 805)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear805               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 806, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig806.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig806.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig806.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig806.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig806.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig806.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 806, 12896, 12896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry806.TailPointer     12896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry806.HeadPointer     12896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 806)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear806               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 807, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig807.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig807.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig807.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig807.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig807.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig807.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 807, 12912, 12912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry807.TailPointer     12912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry807.HeadPointer     12912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 807)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear807               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 808, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig808.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig808.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig808.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig808.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig808.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig808.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 808, 12928, 12928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry808.TailPointer     12928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry808.HeadPointer     12928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 808)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear808               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 809, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig809.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig809.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig809.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig809.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig809.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig809.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 809, 12944, 12944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry809.TailPointer     12944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry809.HeadPointer     12944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 809)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear809               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 810, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig810.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig810.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig810.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig810.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig810.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig810.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 810, 12960, 12960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry810.TailPointer     12960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry810.HeadPointer     12960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 810)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear810               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 811, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig811.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig811.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig811.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig811.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig811.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig811.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 811, 12976, 12976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry811.TailPointer     12976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry811.HeadPointer     12976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 811)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear811               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 812, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig812.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig812.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig812.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig812.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig812.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig812.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 812, 12992, 12992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry812.TailPointer     12992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry812.HeadPointer     12992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 812)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear812               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 813, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig813.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig813.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig813.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig813.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig813.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig813.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 813, 13008, 13008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry813.TailPointer     13008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry813.HeadPointer     13008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 813)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear813               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 814, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig814.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig814.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig814.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig814.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig814.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig814.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 814, 13024, 13024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry814.TailPointer     13024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry814.HeadPointer     13024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 814)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear814               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 815, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig815.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig815.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig815.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig815.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig815.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig815.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 815, 13040, 13040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry815.TailPointer     13040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry815.HeadPointer     13040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 815)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear815               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 816, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig816.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig816.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig816.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig816.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig816.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig816.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 816, 13056, 13056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry816.TailPointer     13056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry816.HeadPointer     13056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 816)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear816               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 817, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig817.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig817.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig817.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig817.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig817.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig817.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 817, 13072, 13072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry817.TailPointer     13072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry817.HeadPointer     13072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 817)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear817               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 818, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig818.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig818.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig818.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig818.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig818.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig818.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 818, 13088, 13088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry818.TailPointer     13088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry818.HeadPointer     13088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 818)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear818               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 819, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig819.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig819.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig819.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig819.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig819.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig819.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 819, 13104, 13104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry819.TailPointer     13104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry819.HeadPointer     13104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 819)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear819               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 820, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig820.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig820.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig820.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig820.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig820.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig820.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 820, 13120, 13120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry820.TailPointer     13120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry820.HeadPointer     13120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 820)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear820               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 821, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig821.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig821.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig821.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig821.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig821.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig821.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 821, 13136, 13136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry821.TailPointer     13136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry821.HeadPointer     13136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 821)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear821               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 822, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig822.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig822.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig822.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig822.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig822.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig822.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 822, 13152, 13152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry822.TailPointer     13152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry822.HeadPointer     13152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 822)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear822               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 823, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig823.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig823.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig823.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig823.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig823.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig823.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 823, 13168, 13168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry823.TailPointer     13168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry823.HeadPointer     13168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 823)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear823               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 824, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig824.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig824.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig824.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig824.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig824.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig824.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 824, 13184, 13184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry824.TailPointer     13184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry824.HeadPointer     13184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 824)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear824               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 825, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig825.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig825.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig825.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig825.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig825.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig825.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 825, 13200, 13200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry825.TailPointer     13200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry825.HeadPointer     13200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 825)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear825               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 826, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig826.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig826.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig826.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig826.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig826.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig826.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 826, 13216, 13216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry826.TailPointer     13216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry826.HeadPointer     13216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 826)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear826               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 827, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig827.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig827.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig827.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig827.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig827.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig827.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 827, 13232, 13232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry827.TailPointer     13232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry827.HeadPointer     13232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 827)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear827               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 828, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig828.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig828.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig828.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig828.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig828.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig828.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 828, 13248, 13248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry828.TailPointer     13248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry828.HeadPointer     13248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 828)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear828               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 829, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig829.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig829.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig829.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig829.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig829.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig829.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 829, 13264, 13264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry829.TailPointer     13264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry829.HeadPointer     13264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 829)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear829               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 830, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig830.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig830.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig830.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig830.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig830.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig830.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 830, 13280, 13280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry830.TailPointer     13280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry830.HeadPointer     13280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 830)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear830               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 831, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig831.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig831.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig831.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig831.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig831.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig831.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 831, 13296, 13296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry831.TailPointer     13296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry831.HeadPointer     13296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 831)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear831               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 832, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig832.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig832.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig832.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig832.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig832.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig832.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 832, 13312, 13312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry832.TailPointer     13312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry832.HeadPointer     13312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 832)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear832               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 833, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig833.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig833.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig833.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig833.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig833.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig833.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 833, 13328, 13328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry833.TailPointer     13328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry833.HeadPointer     13328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 833)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear833               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 834, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig834.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig834.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig834.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig834.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig834.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig834.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 834, 13344, 13344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry834.TailPointer     13344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry834.HeadPointer     13344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 834)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear834               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 835, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig835.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig835.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig835.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig835.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig835.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig835.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 835, 13360, 13360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry835.TailPointer     13360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry835.HeadPointer     13360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 835)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear835               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 836, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig836.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig836.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig836.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig836.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig836.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig836.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 836, 13376, 13376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry836.TailPointer     13376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry836.HeadPointer     13376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 836)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear836               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 837, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig837.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig837.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig837.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig837.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig837.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig837.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 837, 13392, 13392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry837.TailPointer     13392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry837.HeadPointer     13392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 837)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear837               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 838, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig838.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig838.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig838.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig838.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig838.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig838.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 838, 13408, 13408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry838.TailPointer     13408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry838.HeadPointer     13408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 838)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear838               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 839, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig839.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig839.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig839.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig839.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig839.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig839.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 839, 13424, 13424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry839.TailPointer     13424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry839.HeadPointer     13424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 839)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear839               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 840, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig840.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig840.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig840.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig840.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig840.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig840.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 840, 13440, 13440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry840.TailPointer     13440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry840.HeadPointer     13440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 840)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear840               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 841, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig841.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig841.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig841.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig841.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig841.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig841.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 841, 13456, 13456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry841.TailPointer     13456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry841.HeadPointer     13456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 841)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear841               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 842, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig842.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig842.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig842.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig842.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig842.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig842.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 842, 13472, 13472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry842.TailPointer     13472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry842.HeadPointer     13472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 842)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear842               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 843, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig843.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig843.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig843.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig843.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig843.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig843.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 843, 13488, 13488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry843.TailPointer     13488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry843.HeadPointer     13488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 843)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear843               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 844, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig844.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig844.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig844.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig844.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig844.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig844.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 844, 13504, 13504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry844.TailPointer     13504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry844.HeadPointer     13504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 844)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear844               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 845, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig845.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig845.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig845.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig845.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig845.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig845.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 845, 13520, 13520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry845.TailPointer     13520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry845.HeadPointer     13520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 845)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear845               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 846, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig846.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig846.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig846.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig846.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig846.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig846.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 846, 13536, 13536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry846.TailPointer     13536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry846.HeadPointer     13536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 846)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear846               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 847, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig847.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig847.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig847.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig847.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig847.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig847.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 847, 13552, 13552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry847.TailPointer     13552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry847.HeadPointer     13552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 847)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear847               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 848, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig848.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig848.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig848.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig848.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig848.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig848.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 848, 13568, 13568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry848.TailPointer     13568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry848.HeadPointer     13568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 848)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear848               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 849, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig849.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig849.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig849.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig849.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig849.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig849.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 849, 13584, 13584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry849.TailPointer     13584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry849.HeadPointer     13584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 849)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear849               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 850, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig850.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig850.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig850.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig850.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig850.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig850.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 850, 13600, 13600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry850.TailPointer     13600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry850.HeadPointer     13600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 850)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear850               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 851, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig851.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig851.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig851.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig851.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig851.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig851.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 851, 13616, 13616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry851.TailPointer     13616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry851.HeadPointer     13616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 851)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear851               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 852, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig852.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig852.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig852.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig852.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig852.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig852.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 852, 13632, 13632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry852.TailPointer     13632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry852.HeadPointer     13632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 852)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear852               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 853, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig853.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig853.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig853.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig853.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig853.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig853.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 853, 13648, 13648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry853.TailPointer     13648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry853.HeadPointer     13648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 853)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear853               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 854, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig854.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig854.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig854.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig854.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig854.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig854.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 854, 13664, 13664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry854.TailPointer     13664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry854.HeadPointer     13664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 854)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear854               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 855, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig855.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig855.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig855.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig855.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig855.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig855.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 855, 13680, 13680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry855.TailPointer     13680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry855.HeadPointer     13680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 855)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear855               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 856, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig856.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig856.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig856.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig856.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig856.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig856.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 856, 13696, 13696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry856.TailPointer     13696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry856.HeadPointer     13696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 856)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear856               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 857, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig857.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig857.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig857.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig857.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig857.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig857.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 857, 13712, 13712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry857.TailPointer     13712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry857.HeadPointer     13712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 857)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear857               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 858, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig858.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig858.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig858.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig858.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig858.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig858.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 858, 13728, 13728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry858.TailPointer     13728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry858.HeadPointer     13728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 858)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear858               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 859, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig859.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig859.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig859.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig859.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig859.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig859.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 859, 13744, 13744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry859.TailPointer     13744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry859.HeadPointer     13744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 859)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear859               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 860, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig860.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig860.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig860.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig860.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig860.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig860.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 860, 13760, 13760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry860.TailPointer     13760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry860.HeadPointer     13760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 860)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear860               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 861, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig861.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig861.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig861.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig861.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig861.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig861.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 861, 13776, 13776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry861.TailPointer     13776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry861.HeadPointer     13776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 861)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear861               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 862, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig862.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig862.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig862.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig862.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig862.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig862.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 862, 13792, 13792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry862.TailPointer     13792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry862.HeadPointer     13792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 862)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear862               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 863, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig863.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig863.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig863.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig863.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig863.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig863.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 863, 13808, 13808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry863.TailPointer     13808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry863.HeadPointer     13808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 863)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear863               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 864, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig864.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig864.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig864.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig864.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig864.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig864.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 864, 13824, 13824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry864.TailPointer     13824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry864.HeadPointer     13824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 864)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear864               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 865, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig865.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig865.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig865.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig865.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig865.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig865.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 865, 13840, 13840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry865.TailPointer     13840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry865.HeadPointer     13840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 865)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear865               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 866, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig866.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig866.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig866.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig866.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig866.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig866.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 866, 13856, 13856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry866.TailPointer     13856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry866.HeadPointer     13856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 866)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear866               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 867, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig867.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig867.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig867.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig867.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig867.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig867.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 867, 13872, 13872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry867.TailPointer     13872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry867.HeadPointer     13872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 867)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear867               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 868, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig868.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig868.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig868.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig868.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig868.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig868.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 868, 13888, 13888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry868.TailPointer     13888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry868.HeadPointer     13888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 868)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear868               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 869, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig869.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig869.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig869.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig869.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig869.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig869.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 869, 13904, 13904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry869.TailPointer     13904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry869.HeadPointer     13904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 869)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear869               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 870, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig870.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig870.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig870.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig870.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig870.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig870.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 870, 13920, 13920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry870.TailPointer     13920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry870.HeadPointer     13920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 870)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear870               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 871, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig871.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig871.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig871.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig871.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig871.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig871.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 871, 13936, 13936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry871.TailPointer     13936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry871.HeadPointer     13936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 871)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear871               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 872, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig872.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig872.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig872.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig872.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig872.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig872.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 872, 13952, 13952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry872.TailPointer     13952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry872.HeadPointer     13952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 872)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear872               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 873, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig873.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig873.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig873.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig873.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig873.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig873.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 873, 13968, 13968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry873.TailPointer     13968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry873.HeadPointer     13968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 873)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear873               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 874, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig874.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig874.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig874.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig874.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig874.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig874.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 874, 13984, 13984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry874.TailPointer     13984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry874.HeadPointer     13984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 874)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear874               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 875, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig875.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig875.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig875.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig875.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig875.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig875.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 875, 14000, 14000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry875.TailPointer     14000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry875.HeadPointer     14000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 875)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear875               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 876, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig876.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig876.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig876.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig876.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig876.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig876.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 876, 14016, 14016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry876.TailPointer     14016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry876.HeadPointer     14016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 876)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear876               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 877, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig877.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig877.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig877.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig877.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig877.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig877.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 877, 14032, 14032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry877.TailPointer     14032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry877.HeadPointer     14032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 877)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear877               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 878, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig878.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig878.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig878.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig878.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig878.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig878.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 878, 14048, 14048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry878.TailPointer     14048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry878.HeadPointer     14048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 878)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear878               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 879, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig879.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig879.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig879.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig879.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig879.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig879.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 879, 14064, 14064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry879.TailPointer     14064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry879.HeadPointer     14064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 879)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear879               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 880, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig880.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig880.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig880.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig880.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig880.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig880.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 880, 14080, 14080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry880.TailPointer     14080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry880.HeadPointer     14080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 880)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear880               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 881, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig881.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig881.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig881.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig881.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig881.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig881.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 881, 14096, 14096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry881.TailPointer     14096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry881.HeadPointer     14096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 881)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear881               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 882, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig882.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig882.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig882.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig882.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig882.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig882.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 882, 14112, 14112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry882.TailPointer     14112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry882.HeadPointer     14112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 882)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear882               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 883, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig883.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig883.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig883.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig883.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig883.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig883.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 883, 14128, 14128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry883.TailPointer     14128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry883.HeadPointer     14128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 883)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear883               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 884, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig884.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig884.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig884.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig884.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig884.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig884.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 884, 14144, 14144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry884.TailPointer     14144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry884.HeadPointer     14144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 884)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear884               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 885, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig885.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig885.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig885.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig885.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig885.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig885.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 885, 14160, 14160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry885.TailPointer     14160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry885.HeadPointer     14160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 885)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear885               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 886, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig886.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig886.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig886.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig886.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig886.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig886.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 886, 14176, 14176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry886.TailPointer     14176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry886.HeadPointer     14176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 886)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear886               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 887, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig887.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig887.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig887.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig887.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig887.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig887.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 887, 14192, 14192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry887.TailPointer     14192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry887.HeadPointer     14192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 887)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear887               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 888, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig888.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig888.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig888.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig888.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig888.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig888.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 888, 14208, 14208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry888.TailPointer     14208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry888.HeadPointer     14208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 888)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear888               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 889, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig889.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig889.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig889.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig889.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig889.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig889.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 889, 14224, 14224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry889.TailPointer     14224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry889.HeadPointer     14224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 889)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear889               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 890, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig890.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig890.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig890.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig890.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig890.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig890.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 890, 14240, 14240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry890.TailPointer     14240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry890.HeadPointer     14240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 890)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear890               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 891, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig891.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig891.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig891.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig891.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig891.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig891.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 891, 14256, 14256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry891.TailPointer     14256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry891.HeadPointer     14256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 891)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear891               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 892, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig892.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig892.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig892.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig892.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig892.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig892.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 892, 14272, 14272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry892.TailPointer     14272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry892.HeadPointer     14272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 892)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear892               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 893, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig893.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig893.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig893.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig893.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig893.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig893.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 893, 14288, 14288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry893.TailPointer     14288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry893.HeadPointer     14288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 893)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear893               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 894, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig894.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig894.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig894.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig894.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig894.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig894.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 894, 14304, 14304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry894.TailPointer     14304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry894.HeadPointer     14304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 894)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear894               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 895, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig895.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig895.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig895.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig895.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig895.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig895.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 895, 14320, 14320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry895.TailPointer     14320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry895.HeadPointer     14320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 895)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear895               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 896, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig896.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig896.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig896.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig896.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig896.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig896.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 896, 14336, 14336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry896.TailPointer     14336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry896.HeadPointer     14336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 896)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear896               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 897, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig897.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig897.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig897.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig897.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig897.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig897.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 897, 14352, 14352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry897.TailPointer     14352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry897.HeadPointer     14352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 897)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear897               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 898, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig898.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig898.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig898.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig898.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig898.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig898.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 898, 14368, 14368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry898.TailPointer     14368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry898.HeadPointer     14368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 898)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear898               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 899, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig899.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig899.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig899.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig899.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig899.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig899.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 899, 14384, 14384)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry899.TailPointer     14384     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry899.HeadPointer     14384     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 899)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear899               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 900, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig900.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig900.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig900.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig900.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig900.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig900.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 900, 14400, 14400)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry900.TailPointer     14400     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry900.HeadPointer     14400     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 900)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear900               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 901, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig901.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig901.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig901.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig901.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig901.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig901.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 901, 14416, 14416)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry901.TailPointer     14416     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry901.HeadPointer     14416     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 901)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear901               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 902, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig902.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig902.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig902.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig902.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig902.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig902.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 902, 14432, 14432)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry902.TailPointer     14432     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry902.HeadPointer     14432     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 902)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear902               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 903, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig903.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig903.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig903.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig903.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig903.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig903.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 903, 14448, 14448)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry903.TailPointer     14448     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry903.HeadPointer     14448     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 903)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear903               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 904, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig904.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig904.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig904.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig904.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig904.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig904.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 904, 14464, 14464)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry904.TailPointer     14464     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry904.HeadPointer     14464     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 904)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear904               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 905, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig905.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig905.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig905.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig905.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig905.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig905.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 905, 14480, 14480)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry905.TailPointer     14480     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry905.HeadPointer     14480     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 905)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear905               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 906, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig906.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig906.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig906.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig906.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig906.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig906.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 906, 14496, 14496)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry906.TailPointer     14496     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry906.HeadPointer     14496     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 906)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear906               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 907, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig907.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig907.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig907.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig907.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig907.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig907.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 907, 14512, 14512)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry907.TailPointer     14512     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry907.HeadPointer     14512     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 907)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear907               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 908, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig908.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig908.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig908.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig908.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig908.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig908.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 908, 14528, 14528)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry908.TailPointer     14528     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry908.HeadPointer     14528     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 908)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear908               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 909, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig909.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig909.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig909.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig909.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig909.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig909.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 909, 14544, 14544)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry909.TailPointer     14544     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry909.HeadPointer     14544     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 909)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear909               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 910, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig910.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig910.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig910.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig910.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig910.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig910.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 910, 14560, 14560)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry910.TailPointer     14560     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry910.HeadPointer     14560     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 910)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear910               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 911, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig911.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig911.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig911.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig911.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig911.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig911.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 911, 14576, 14576)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry911.TailPointer     14576     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry911.HeadPointer     14576     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 911)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear911               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 912, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig912.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig912.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig912.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig912.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig912.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig912.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 912, 14592, 14592)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry912.TailPointer     14592     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry912.HeadPointer     14592     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 912)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear912               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 913, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig913.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig913.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig913.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig913.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig913.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig913.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 913, 14608, 14608)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry913.TailPointer     14608     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry913.HeadPointer     14608     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 913)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear913               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 914, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig914.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig914.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig914.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig914.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig914.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig914.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 914, 14624, 14624)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry914.TailPointer     14624     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry914.HeadPointer     14624     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 914)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear914               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 915, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig915.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig915.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig915.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig915.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig915.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig915.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 915, 14640, 14640)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry915.TailPointer     14640     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry915.HeadPointer     14640     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 915)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear915               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 916, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig916.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig916.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig916.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig916.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig916.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig916.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 916, 14656, 14656)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry916.TailPointer     14656     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry916.HeadPointer     14656     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 916)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear916               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 917, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig917.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig917.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig917.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig917.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig917.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig917.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 917, 14672, 14672)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry917.TailPointer     14672     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry917.HeadPointer     14672     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 917)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear917               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 918, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig918.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig918.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig918.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig918.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig918.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig918.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 918, 14688, 14688)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry918.TailPointer     14688     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry918.HeadPointer     14688     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 918)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear918               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 919, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig919.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig919.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig919.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig919.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig919.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig919.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 919, 14704, 14704)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry919.TailPointer     14704     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry919.HeadPointer     14704     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 919)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear919               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 920, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig920.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig920.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig920.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig920.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig920.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig920.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 920, 14720, 14720)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry920.TailPointer     14720     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry920.HeadPointer     14720     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 920)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear920               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 921, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig921.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig921.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig921.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig921.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig921.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig921.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 921, 14736, 14736)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry921.TailPointer     14736     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry921.HeadPointer     14736     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 921)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear921               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 922, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig922.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig922.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig922.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig922.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig922.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig922.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 922, 14752, 14752)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry922.TailPointer     14752     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry922.HeadPointer     14752     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 922)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear922               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 923, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig923.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig923.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig923.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig923.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig923.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig923.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 923, 14768, 14768)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry923.TailPointer     14768     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry923.HeadPointer     14768     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 923)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear923               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 924, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig924.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig924.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig924.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig924.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig924.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig924.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 924, 14784, 14784)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry924.TailPointer     14784     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry924.HeadPointer     14784     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 924)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear924               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 925, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig925.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig925.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig925.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig925.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig925.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig925.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 925, 14800, 14800)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry925.TailPointer     14800     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry925.HeadPointer     14800     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 925)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear925               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 926, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig926.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig926.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig926.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig926.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig926.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig926.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 926, 14816, 14816)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry926.TailPointer     14816     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry926.HeadPointer     14816     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 926)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear926               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 927, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig927.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig927.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig927.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig927.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig927.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig927.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 927, 14832, 14832)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry927.TailPointer     14832     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry927.HeadPointer     14832     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 927)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear927               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 928, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig928.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig928.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig928.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig928.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig928.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig928.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 928, 14848, 14848)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry928.TailPointer     14848     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry928.HeadPointer     14848     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 928)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear928               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 929, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig929.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig929.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig929.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig929.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig929.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig929.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 929, 14864, 14864)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry929.TailPointer     14864     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry929.HeadPointer     14864     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 929)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear929               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 930, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig930.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig930.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig930.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig930.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig930.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig930.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 930, 14880, 14880)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry930.TailPointer     14880     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry930.HeadPointer     14880     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 930)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear930               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 931, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig931.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig931.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig931.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig931.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig931.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig931.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 931, 14896, 14896)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry931.TailPointer     14896     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry931.HeadPointer     14896     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 931)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear931               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 932, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig932.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig932.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig932.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig932.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig932.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig932.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 932, 14912, 14912)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry932.TailPointer     14912     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry932.HeadPointer     14912     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 932)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear932               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 933, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig933.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig933.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig933.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig933.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig933.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig933.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 933, 14928, 14928)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry933.TailPointer     14928     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry933.HeadPointer     14928     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 933)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear933               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 934, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig934.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig934.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig934.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig934.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig934.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig934.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 934, 14944, 14944)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry934.TailPointer     14944     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry934.HeadPointer     14944     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 934)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear934               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 935, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig935.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig935.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig935.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig935.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig935.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig935.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 935, 14960, 14960)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry935.TailPointer     14960     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry935.HeadPointer     14960     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 935)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear935               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 936, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig936.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig936.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig936.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig936.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig936.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig936.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 936, 14976, 14976)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry936.TailPointer     14976     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry936.HeadPointer     14976     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 936)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear936               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 937, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig937.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig937.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig937.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig937.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig937.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig937.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 937, 14992, 14992)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry937.TailPointer     14992     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry937.HeadPointer     14992     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 937)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear937               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 938, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig938.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig938.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig938.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig938.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig938.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig938.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 938, 15008, 15008)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry938.TailPointer     15008     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry938.HeadPointer     15008     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 938)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear938               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 939, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig939.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig939.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig939.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig939.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig939.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig939.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 939, 15024, 15024)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry939.TailPointer     15024     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry939.HeadPointer     15024     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 939)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear939               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 940, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig940.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig940.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig940.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig940.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig940.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig940.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 940, 15040, 15040)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry940.TailPointer     15040     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry940.HeadPointer     15040     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 940)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear940               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 941, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig941.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig941.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig941.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig941.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig941.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig941.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 941, 15056, 15056)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry941.TailPointer     15056     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry941.HeadPointer     15056     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 941)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear941               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 942, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig942.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig942.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig942.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig942.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig942.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig942.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 942, 15072, 15072)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry942.TailPointer     15072     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry942.HeadPointer     15072     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 942)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear942               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 943, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig943.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig943.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig943.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig943.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig943.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig943.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 943, 15088, 15088)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry943.TailPointer     15088     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry943.HeadPointer     15088     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 943)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear943               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 944, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig944.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig944.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig944.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig944.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig944.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig944.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 944, 15104, 15104)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry944.TailPointer     15104     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry944.HeadPointer     15104     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 944)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear944               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 945, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig945.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig945.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig945.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig945.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig945.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig945.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 945, 15120, 15120)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry945.TailPointer     15120     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry945.HeadPointer     15120     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 945)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear945               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 946, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig946.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig946.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig946.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig946.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig946.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig946.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 946, 15136, 15136)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry946.TailPointer     15136     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry946.HeadPointer     15136     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 946)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear946               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 947, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig947.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig947.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig947.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig947.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig947.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig947.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 947, 15152, 15152)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry947.TailPointer     15152     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry947.HeadPointer     15152     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 947)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear947               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 948, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig948.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig948.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig948.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig948.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig948.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig948.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 948, 15168, 15168)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry948.TailPointer     15168     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry948.HeadPointer     15168     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 948)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear948               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 949, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig949.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig949.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig949.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig949.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig949.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig949.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 949, 15184, 15184)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry949.TailPointer     15184     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry949.HeadPointer     15184     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 949)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear949               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 950, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig950.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig950.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig950.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig950.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig950.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig950.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 950, 15200, 15200)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry950.TailPointer     15200     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry950.HeadPointer     15200     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 950)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear950               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 951, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig951.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig951.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig951.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig951.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig951.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig951.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 951, 15216, 15216)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry951.TailPointer     15216     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry951.HeadPointer     15216     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 951)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear951               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 952, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig952.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig952.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig952.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig952.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig952.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig952.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 952, 15232, 15232)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry952.TailPointer     15232     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry952.HeadPointer     15232     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 952)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear952               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 953, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig953.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig953.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig953.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig953.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig953.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig953.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 953, 15248, 15248)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry953.TailPointer     15248     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry953.HeadPointer     15248     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 953)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear953               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 954, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig954.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig954.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig954.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig954.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig954.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig954.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 954, 15264, 15264)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry954.TailPointer     15264     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry954.HeadPointer     15264     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 954)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear954               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 955, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig955.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig955.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig955.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig955.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig955.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig955.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 955, 15280, 15280)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry955.TailPointer     15280     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry955.HeadPointer     15280     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 955)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear955               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 956, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig956.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig956.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig956.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig956.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig956.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig956.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 956, 15296, 15296)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry956.TailPointer     15296     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry956.HeadPointer     15296     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 956)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear956               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 957, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig957.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig957.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig957.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig957.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig957.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig957.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 957, 15312, 15312)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry957.TailPointer     15312     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry957.HeadPointer     15312     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 957)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear957               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 958, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig958.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig958.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig958.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig958.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig958.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig958.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 958, 15328, 15328)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry958.TailPointer     15328     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry958.HeadPointer     15328     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 958)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear958               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 959, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig959.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig959.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig959.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig959.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig959.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig959.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 959, 15344, 15344)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry959.TailPointer     15344     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry959.HeadPointer     15344     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 959)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear959               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 960, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig960.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig960.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig960.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig960.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig960.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig960.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 960, 15360, 15360)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry960.TailPointer     15360     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry960.HeadPointer     15360     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 960)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear960               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 961, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig961.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig961.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig961.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig961.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig961.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig961.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 961, 15376, 15376)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry961.TailPointer     15376     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry961.HeadPointer     15376     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 961)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear961               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 962, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig962.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig962.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig962.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig962.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig962.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig962.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 962, 15392, 15392)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry962.TailPointer     15392     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry962.HeadPointer     15392     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 962)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear962               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 963, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig963.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig963.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig963.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig963.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig963.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig963.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 963, 15408, 15408)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry963.TailPointer     15408     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry963.HeadPointer     15408     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 963)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear963               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 964, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig964.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig964.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig964.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig964.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig964.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig964.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 964, 15424, 15424)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry964.TailPointer     15424     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry964.HeadPointer     15424     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 964)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear964               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 965, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig965.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig965.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig965.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig965.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig965.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig965.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 965, 15440, 15440)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry965.TailPointer     15440     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry965.HeadPointer     15440     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 965)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear965               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 966, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig966.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig966.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig966.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig966.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig966.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig966.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 966, 15456, 15456)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry966.TailPointer     15456     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry966.HeadPointer     15456     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 966)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear966               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 967, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig967.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig967.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig967.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig967.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig967.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig967.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 967, 15472, 15472)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry967.TailPointer     15472     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry967.HeadPointer     15472     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 967)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear967               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 968, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig968.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig968.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig968.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig968.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig968.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig968.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 968, 15488, 15488)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry968.TailPointer     15488     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry968.HeadPointer     15488     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 968)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear968               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 969, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig969.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig969.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig969.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig969.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig969.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig969.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 969, 15504, 15504)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry969.TailPointer     15504     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry969.HeadPointer     15504     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 969)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear969               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 970, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig970.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig970.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig970.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig970.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig970.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig970.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 970, 15520, 15520)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry970.TailPointer     15520     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry970.HeadPointer     15520     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 970)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear970               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 971, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig971.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig971.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig971.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig971.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig971.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig971.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 971, 15536, 15536)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry971.TailPointer     15536     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry971.HeadPointer     15536     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 971)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear971               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 972, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig972.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig972.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig972.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig972.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig972.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig972.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 972, 15552, 15552)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry972.TailPointer     15552     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry972.HeadPointer     15552     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 972)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear972               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 973, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig973.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig973.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig973.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig973.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig973.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig973.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 973, 15568, 15568)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry973.TailPointer     15568     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry973.HeadPointer     15568     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 973)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear973               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 974, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig974.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig974.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig974.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig974.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig974.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig974.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 974, 15584, 15584)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry974.TailPointer     15584     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry974.HeadPointer     15584     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 974)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear974               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 975, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig975.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig975.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig975.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig975.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig975.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig975.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 975, 15600, 15600)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry975.TailPointer     15600     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry975.HeadPointer     15600     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 975)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear975               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 976, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig976.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig976.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig976.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig976.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig976.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig976.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 976, 15616, 15616)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry976.TailPointer     15616     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry976.HeadPointer     15616     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 976)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear976               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 977, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig977.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig977.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig977.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig977.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig977.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig977.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 977, 15632, 15632)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry977.TailPointer     15632     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry977.HeadPointer     15632     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 977)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear977               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 978, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig978.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig978.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig978.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig978.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig978.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig978.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 978, 15648, 15648)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry978.TailPointer     15648     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry978.HeadPointer     15648     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 978)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear978               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 979, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig979.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig979.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig979.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig979.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig979.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig979.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 979, 15664, 15664)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry979.TailPointer     15664     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry979.HeadPointer     15664     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 979)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear979               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 980, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig980.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig980.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig980.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig980.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig980.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig980.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 980, 15680, 15680)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry980.TailPointer     15680     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry980.HeadPointer     15680     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 980)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear980               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 981, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig981.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig981.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig981.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig981.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig981.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig981.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 981, 15696, 15696)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry981.TailPointer     15696     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry981.HeadPointer     15696     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 981)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear981               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 982, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig982.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig982.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig982.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig982.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig982.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig982.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 982, 15712, 15712)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry982.TailPointer     15712     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry982.HeadPointer     15712     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 982)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear982               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 983, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig983.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig983.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig983.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig983.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig983.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig983.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 983, 15728, 15728)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry983.TailPointer     15728     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry983.HeadPointer     15728     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 983)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear983               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 984, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig984.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig984.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig984.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig984.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig984.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig984.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 984, 15744, 15744)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry984.TailPointer     15744     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry984.HeadPointer     15744     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 984)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear984               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 985, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig985.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig985.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig985.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig985.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig985.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig985.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 985, 15760, 15760)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry985.TailPointer     15760     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry985.HeadPointer     15760     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 985)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear985               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 986, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig986.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig986.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig986.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig986.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig986.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig986.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 986, 15776, 15776)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry986.TailPointer     15776     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry986.HeadPointer     15776     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 986)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear986               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 987, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig987.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig987.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig987.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig987.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig987.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig987.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 987, 15792, 15792)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry987.TailPointer     15792     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry987.HeadPointer     15792     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 987)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear987               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 988, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig988.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig988.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig988.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig988.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig988.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig988.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 988, 15808, 15808)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry988.TailPointer     15808     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry988.HeadPointer     15808     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 988)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear988               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 989, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig989.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig989.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig989.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig989.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig989.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig989.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 989, 15824, 15824)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry989.TailPointer     15824     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry989.HeadPointer     15824     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 989)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear989               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 990, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig990.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig990.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig990.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig990.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig990.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig990.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 990, 15840, 15840)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry990.TailPointer     15840     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry990.HeadPointer     15840     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 990)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear990               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 991, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig991.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig991.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig991.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig991.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig991.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig991.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 991, 15856, 15856)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry991.TailPointer     15856     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry991.HeadPointer     15856     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 991)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear991               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 992, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig992.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig992.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig992.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig992.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig992.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig992.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 992, 15872, 15872)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry992.TailPointer     15872     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry992.HeadPointer     15872     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 992)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear992               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 993, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig993.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig993.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig993.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig993.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig993.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig993.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 993, 15888, 15888)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry993.TailPointer     15888     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry993.HeadPointer     15888     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 993)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear993               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 994, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig994.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig994.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig994.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig994.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig994.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig994.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 994, 15904, 15904)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry994.TailPointer     15904     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry994.HeadPointer     15904     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 994)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear994               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 995, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig995.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig995.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig995.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig995.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig995.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig995.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 995, 15920, 15920)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry995.TailPointer     15920     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry995.HeadPointer     15920     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 995)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear995               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 996, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig996.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig996.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig996.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig996.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig996.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig996.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 996, 15936, 15936)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry996.TailPointer     15936     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry996.HeadPointer     15936     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 996)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear996               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 997, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig997.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig997.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig997.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig997.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig997.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig997.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 997, 15952, 15952)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry997.TailPointer     15952     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry997.HeadPointer     15952     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 997)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear997               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 998, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig998.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig998.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig998.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig998.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig998.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig998.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 998, 15968, 15968)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry998.TailPointer     15968     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry998.HeadPointer     15968     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 998)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear998               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 999, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig999.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig999.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig999.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig999.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig999.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig999.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 999, 15984, 15984)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry999.TailPointer     15984     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry999.HeadPointer     15984     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 999)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear999               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1000, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1000.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1000.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1000.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1000.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1000.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1000.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1000, 16000, 16000)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1000.TailPointer     16000     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1000.HeadPointer     16000     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1000)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1000               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1001, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1001.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1001.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1001.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1001.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1001.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1001.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1001, 16016, 16016)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1001.TailPointer     16016     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1001.HeadPointer     16016     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1001)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1001               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1002, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1002.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1002.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1002.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1002.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1002.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1002.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1002, 16032, 16032)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1002.TailPointer     16032     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1002.HeadPointer     16032     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1002)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1002               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1003, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1003.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1003.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1003.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1003.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1003.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1003.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1003, 16048, 16048)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1003.TailPointer     16048     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1003.HeadPointer     16048     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1003)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1003               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1004, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1004.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1004.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1004.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1004.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1004.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1004.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1004, 16064, 16064)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1004.TailPointer     16064     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1004.HeadPointer     16064     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1004)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1004               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1005, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1005.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1005.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1005.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1005.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1005.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1005.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1005, 16080, 16080)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1005.TailPointer     16080     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1005.HeadPointer     16080     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1005)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1005               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1006, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1006.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1006.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1006.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1006.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1006.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1006.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1006, 16096, 16096)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1006.TailPointer     16096     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1006.HeadPointer     16096     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1006)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1006               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1007, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1007.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1007.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1007.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1007.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1007.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1007.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1007, 16112, 16112)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1007.TailPointer     16112     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1007.HeadPointer     16112     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1007)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1007               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1008, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1008.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1008.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1008.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1008.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1008.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1008.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1008, 16128, 16128)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1008.TailPointer     16128     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1008.HeadPointer     16128     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1008)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1008               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1009, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1009.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1009.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1009.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1009.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1009.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1009.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1009, 16144, 16144)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1009.TailPointer     16144     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1009.HeadPointer     16144     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1009)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1009               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1010, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1010.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1010.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1010.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1010.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1010.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1010.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1010, 16160, 16160)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1010.TailPointer     16160     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1010.HeadPointer     16160     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1010)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1010               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1011, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1011.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1011.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1011.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1011.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1011.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1011.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1011, 16176, 16176)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1011.TailPointer     16176     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1011.HeadPointer     16176     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1011)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1011               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1012, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1012.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1012.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1012.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1012.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1012.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1012.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1012, 16192, 16192)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1012.TailPointer     16192     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1012.HeadPointer     16192     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1012)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1012               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1013, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1013.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1013.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1013.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1013.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1013.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1013.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1013, 16208, 16208)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1013.TailPointer     16208     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1013.HeadPointer     16208     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1013)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1013               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1014, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1014.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1014.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1014.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1014.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1014.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1014.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1014, 16224, 16224)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1014.TailPointer     16224     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1014.HeadPointer     16224     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1014)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1014               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1015, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1015.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1015.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1015.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1015.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1015.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1015.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1015, 16240, 16240)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1015.TailPointer     16240     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1015.HeadPointer     16240     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1015)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1015               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1016, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1016.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1016.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1016.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1016.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1016.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1016.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1016, 16256, 16256)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1016.TailPointer     16256     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1016.HeadPointer     16256     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1016)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1016               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1017, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1017.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1017.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1017.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1017.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1017.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1017.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1017, 16272, 16272)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1017.TailPointer     16272     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1017.HeadPointer     16272     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1017)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1017               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1018, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1018.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1018.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1018.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1018.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1018.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1018.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1018, 16288, 16288)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1018.TailPointer     16288     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1018.HeadPointer     16288     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1018)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1018               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1019, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1019.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1019.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1019.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1019.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1019.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1019.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1019, 16304, 16304)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1019.TailPointer     16304     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1019.HeadPointer     16304     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1019)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1019               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1020, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1020.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1020.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1020.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1020.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1020.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1020.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1020, 16320, 16320)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1020.TailPointer     16320     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1020.HeadPointer     16320     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1020)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1020               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1021, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1021.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1021.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1021.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1021.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1021.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1021.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1021, 16336, 16336)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1021.TailPointer     16336     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1021.HeadPointer     16336     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1021)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1021               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1022, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1022.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1022.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1022.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1022.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1022.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1022.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1022, 16352, 16352)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1022.TailPointer     16352     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1022.HeadPointer     16352     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1022)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1022               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 121 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig(0, 1023, 1, 1, 0, 0, 4, 0)
.line 69 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1023.QueueEnable           1         const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1023.DropEnable            1          const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1023.REDEnable             0           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1023.DMAPacketThreshold    0  const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1023.QueueSize             4           const
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueConfig1023.DropRateRangeSelect   0 const

.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueConfig
.line 128 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry(8, 1023, 16368, 16368)
.line 126 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1023.TailPointer     16368     const
                            .init_csr nbi:i8.NBITMCPP.TMHeadTailSram.TMHeadTailEntry1023.HeadPointer     16368     const

.end_macro_ref                         NBITMCPP_TMHeadTailSram_TMHeadTailEntry
.line 132 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear(0, 1023)
.line 87 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                            .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TMQueueReg.QueueDropCountClear1023               0xFFFFFFFF          invalid
.end_macro_ref                         Nbi_TrafficManager_TMQueueReg_QueueDropCountClear
.line 134 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



.line 138 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"








.end_macro_ref                 Nbi_TrafficManager_QCfg
.line 782 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"














































































































































































































































































































































































































































































































































































































































.macro_ref             Nbi_TrafficManager_Init_Shapers()
.line 295 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"















































































































































































































































.end_macro_ref             Nbi_TrafficManager_Init_Shapers
.line 1405 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"


.macro_ref             Nbi_TrafficManager_Init_L2L1_Schedulers()
.line 541 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"



































































































































































































.end_macro_ref             Nbi_TrafficManager_Init_L2L1_Schedulers
.line 1408 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"


.line 1411 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"
.macro_ref                 Nbi_TrafficManager_TrafficManagerReg_MiniPktCreditConfig(0, 128, 0x200, 1 )
.line 143 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.MiniPktCreditConfig.CreditLimit             128         const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.MiniPktCreditConfig.FPCreditLimit           0x200       const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.MiniPktCreditConfig.MiniPacketFCMode        1     const

.end_macro_ref                 Nbi_TrafficManager_TrafficManagerReg_MiniPktCreditConfig
.line 1416 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"

.macro_ref                 Nbi_TrafficManager_TrafficManager_TrafficManagerReg_BlqEvent(0, 0xf, 0, 0, 0, 0, 0, 0 )
.line 169 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm_csr.uc"
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.BLQEventStatusEnable         0xf      const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.BLQEventNotEmptyEnable       0    const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.BLQEventThreshold0           0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.BLQEventThreshold1           0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.BLQEventThreshold2           0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.BLQEventThreshold3           0        const
                    .init_csr xpb:Nbi0IsldXpbMap.NbiTopXpbMap.TrafficManager.TrafficManagerReg.BlqEvent.DisBLQEventFifoFullAssert    0  const

.end_macro_ref                 Nbi_TrafficManager_TrafficManager_TrafficManagerReg_BlqEvent
.line 1426 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"


.line 1429 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi_tm.uc"




.end_macro_ref         Nbi_TrafficManager_Init
.line 67 "/opt/netronome/components/flowenv/me/blocks/init/_uc/init_nbi.uc"


.end_macro_ref     nbi_init
.line 29 "/opt/netronome/components/flowenv/me/blocks/init/init_main.uc"
.end
.line 7 "/opt/netronome/p4/components/nfp_pif/me/apps/common/src/nbi_init.uc"
.begin

.end
