{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734619290854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734619290859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 15:41:30 2024 " "Processing started: Thu Dec 19 15:41:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734619290859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619290859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_V2 -c DE0_NANO_V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_V2 -c DE0_NANO_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619290860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734619291801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734619291801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "SPI.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/SPI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619301654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619301654 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "corneille.sv(163) " "Verilog HDL Module Instantiation warning at corneille.sv(163): ignored dangling comma in List of Port Connections" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 163 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1734619301670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corneille.sv 3 3 " "Found 3 design units, including 3 entities, in source file corneille.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderSpeed " "Found entity 1: EncoderSpeed" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619301671 ""} { "Info" "ISGN_ENTITY_NAME" "2 Odometer " "Found entity 2: Odometer" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619301671 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_V2 " "Found entity 3: DE0_NANO_V2" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619301671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619301671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk corneille.sv(121) " "Verilog HDL Implicit Net warning at corneille.sv(121): created implicit net for \"clk\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset corneille.sv(123) " "Verilog HDL Implicit Net warning at corneille.sv(123): created implicit net for \"reset\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_1A corneille.sv(131) " "Verilog HDL Implicit Net warning at corneille.sv(131): created implicit net for \"ENC_1A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_1B corneille.sv(132) " "Verilog HDL Implicit Net warning at corneille.sv(132): created implicit net for \"ENC_1B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_2A corneille.sv(133) " "Verilog HDL Implicit Net warning at corneille.sv(133): created implicit net for \"ENC_2A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENC_2B corneille.sv(134) " "Verilog HDL Implicit Net warning at corneille.sv(134): created implicit net for \"ENC_2B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_1A corneille.sv(136) " "Verilog HDL Implicit Net warning at corneille.sv(136): created implicit net for \"ODO_1A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_1B corneille.sv(137) " "Verilog HDL Implicit Net warning at corneille.sv(137): created implicit net for \"ODO_1B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_2A corneille.sv(138) " "Verilog HDL Implicit Net warning at corneille.sv(138): created implicit net for \"ODO_2A\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ODO_2B corneille.sv(139) " "Verilog HDL Implicit Net warning at corneille.sv(139): created implicit net for \"ODO_2B\"" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_V2 " "Elaborating entity \"DE0_NANO_V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734619301836 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO corneille.sv(97) " "Output port \"EPCS_ASDO\" at corneille.sv(97) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734619301846 "|DE0_NANO_V2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK corneille.sv(99) " "Output port \"EPCS_DCLK\" at corneille.sv(99) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734619301847 "|DE0_NANO_V2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO corneille.sv(100) " "Output port \"EPCS_NCSO\" at corneille.sv(100) has no driver" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734619301847 "|DE0_NANO_V2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi\"" {  } { { "corneille.sv" "spi" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderSpeed EncoderSpeed:left_encoder_speed " "Elaborating entity \"EncoderSpeed\" for hierarchy \"EncoderSpeed:left_encoder_speed\"" {  } { { "corneille.sv" "left_encoder_speed" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 corneille.sv(32) " "Verilog HDL assignment warning at corneille.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734619301892 "|DE0_NANO_V2|EncoderSpeed:left_encoder_speed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 corneille.sv(33) " "Verilog HDL assignment warning at corneille.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "corneille.sv" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734619301892 "|DE0_NANO_V2|EncoderSpeed:left_encoder_speed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Odometer Odometer:left_odometer " "Elaborating entity \"Odometer\" for hierarchy \"Odometer:left_odometer\"" {  } { { "corneille.sv" "left_odometer" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/corneille.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734619301902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e24 " "Found entity 1: altsyncram_0e24" {  } { { "db/altsyncram_0e24.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/altsyncram_0e24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619304591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619304591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619304684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619304684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/mux_kob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619304761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619304761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619305119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619305119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619305280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619305280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcj " "Found entity 1: cntr_mcj" {  } { { "db/cntr_mcj.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/cntr_mcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619305533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619305533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619305678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619305678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734619305757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734619305757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Inge/Q7/LELME2002/Info/DE0_NANO_V2/db/cntr