Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto ebae1fb47d514e0882e68ef289259d16 --debug typical --relax --mt 8 -L xil_defaultlib -L work -L secureip --snapshot neuron_tb_func_synth xil_defaultlib.neuron_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee_proposed.fixed_float_types
Compiling package work.fixed_pkg
Compiling package ieee.math_real
Compiling package work.heap_arr_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010101010101010110000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10110010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111101000111010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0110100101101001011010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1110000110000111100001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1110100000010111000101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110100110010110")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0110100110011001100110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0101011001101010")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000010001000101101011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01001101")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00001110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1100111110001110")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00000001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0011000001110001")(0,15)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1("0001")(0,3)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111011111111111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1011111010000010")(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1001101010010101011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111010101110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1000100000001000000010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111001111110011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1011100001000111010001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1010100101011001")(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1001100110010110011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1000000000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1000000000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111111110")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000111100001010000011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1000000000000000111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111110000111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111100000000111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0101111101011010001111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000111010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000011111111000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11001000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0001000100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000000001")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111100111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1001011010011001011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1000100011000000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111011111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0101100101011001010110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000011100010")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000111100000000000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000111111111010000011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1000000010000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1011101000110000101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111111111110011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1110111011100000111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010001110100011101000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111100110000111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111110111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111101011111010111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0101010101010101011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111100111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111011111110111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101010101000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010100000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000001010110010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111011101110111")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000101000001010000010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1110111011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0010100000101000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1000000000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0001000011111111000100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1000100011000000")(0,15)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,1,0,0,"NO_RESET","DIR...]
Compiling architecture structure of entity xil_defaultlib.neuron_top [neuron_top_default]
Compiling architecture tb of entity xil_defaultlib.neuron_tb
Built simulation snapshot neuron_tb_func_synth
