(module 1P_Castellation (layer F.Cu) (tedit 5F83A293)
  (descr "castellated hole")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference Ref** (at 0.1 -1.45 -180) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value Ref** (at -0.05 1.6 -180) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (pad 1 thru_hole oval (at 0 0 90) (size 0.8 1.6) (drill 0.5) (layers *.Cu *.Mask))
)
