//
// Written by Synplify Pro 
// Product Version "N-2018.03G-Beta6"
// Program "Synplify Pro", Mapper "mapgw, Build 1086R"
// Fri Oct 26 09:08:35 2018
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\gowin\1.8\synplifypro\lib\generic\gw1n.v "
// file 1 "\c:\gowin\1.8\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\gowin\1.8\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\fpga_led_tm1637\src\spi_master.v "
// file 6 "\c:\fpga_led_tm1637\src\led_tm1637.v "
// file 7 "\c:\fpga_led_tm1637\src\rom.v "
// file 8 "\c:\fpga_led_tm1637\src\led_tm1637_rom.v "
// file 9 "\c:\gowin\1.8\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module LED_TM1637_ROM (
  debug_step_id_c,
  encoded_step_0,
  encoded_step_2,
  encoded_step_8,
  encoded_step_10,
  encoded_step_14,
  encoded_step_17,
  encoded_step_18,
  encoded_step_19,
  encoded_step_21,
  encoded_step_12,
  encoded_step_23,
  encoded_step_22,
  encoded_step_20,
  encoded_step_9,
  encoded_step_15,
  encoded_step_13,
  encoded_step_43,
  un1_step_id_1
)
;
input [6:1] debug_step_id_c ;
output encoded_step_0 ;
output encoded_step_2 ;
output encoded_step_8 ;
output encoded_step_10 ;
output encoded_step_14 ;
output encoded_step_17 ;
output encoded_step_18 ;
output encoded_step_19 ;
output encoded_step_21 ;
output encoded_step_12 ;
output encoded_step_23 ;
output encoded_step_22 ;
output encoded_step_20 ;
output encoded_step_9 ;
output encoded_step_15 ;
output encoded_step_13 ;
output encoded_step_43 ;
input un1_step_id_1 ;
wire encoded_step_0 ;
wire encoded_step_2 ;
wire encoded_step_8 ;
wire encoded_step_10 ;
wire encoded_step_14 ;
wire encoded_step_17 ;
wire encoded_step_18 ;
wire encoded_step_19 ;
wire encoded_step_21 ;
wire encoded_step_12 ;
wire encoded_step_23 ;
wire encoded_step_22 ;
wire encoded_step_20 ;
wire encoded_step_9 ;
wire encoded_step_15 ;
wire encoded_step_13 ;
wire encoded_step_43 ;
wire un1_step_id_1 ;
wire [44:44] encoded_step;
wire m12_am ;
wire m12_bm ;
wire m18_am ;
wire m18_bm ;
wire m23_am ;
wire m23_bm ;
wire m27_am ;
wire m27_bm ;
wire m34_am ;
wire m34_bm ;
wire m39_am ;
wire m39_bm ;
wire m45_am ;
wire m45_bm ;
wire m49_am ;
wire m49_bm ;
wire m56_am ;
wire m56_bm ;
wire m29_am ;
wire m29_bm ;
wire m58_am ;
wire m58_bm ;
wire m58 ;
wire m51_am ;
wire m51_bm ;
wire i6_mux ;
wire m62_am ;
wire m62_bm ;
wire m10 ;
wire m4 ;
wire m6 ;
wire m9 ;
wire m20 ;
wire m25 ;
wire m14 ;
wire m41 ;
wire m46 ;
wire m19 ;
wire m35 ;
wire m7 ;
wire N_65_mux ;
wire m3 ;
wire GND ;
wire VCC ;
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m12  (
	.I0(m12_am),
	.I1(m12_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_0)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m18  (
	.I0(m18_am),
	.I1(m18_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_2)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m23  (
	.I0(m23_am),
	.I1(m23_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_8)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m27  (
	.I0(m27_am),
	.I1(m27_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_10)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m34  (
	.I0(m34_am),
	.I1(m34_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_14)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m39  (
	.I0(m39_am),
	.I1(m39_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_17)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m45  (
	.I0(m45_am),
	.I1(m45_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_18)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m49  (
	.I0(m49_am),
	.I1(m49_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_19)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m56  (
	.I0(m56_am),
	.I1(m56_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_21)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m29  (
	.I0(m29_am),
	.I1(m29_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_12)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m58  (
	.I0(m58_am),
	.I1(m58_bm),
	.S0(debug_step_id_c[1]),
	.O(m58)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m51  (
	.I0(m51_am),
	.I1(m51_bm),
	.S0(debug_step_id_c[3]),
	.O(i6_mux)
);
// @8:13
  MUX2_LUT5 \dout_1_47_0_.m62  (
	.I0(m62_am),
	.I1(m62_bm),
	.S0(debug_step_id_c[3]),
	.O(encoded_step_23)
);
// @8:13
  LUT4 \dout_1_47_0_.m59  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[3]),
	.I2(m10),
	.I3(m58),
	.F(encoded_step_22)
);
defparam \dout_1_47_0_.m59 .INIT=16'hB380;
// @8:13
  LUT4 \dout_1_47_0_.m53  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[3]),
	.I2(m10),
	.I3(i6_mux),
	.F(encoded_step_20)
);
defparam \dout_1_47_0_.m53 .INIT=16'hF960;
// @8:13
  LUT4 \dout_1_47_0_.m12_am  (
	.I0(debug_step_id_c[1]),
	.I1(m4),
	.I2(m6),
	.I3(un1_step_id_1),
	.F(m12_am)
);
defparam \dout_1_47_0_.m12_am .INIT=16'h00E4;
// @8:13
  LUT2 \dout_1_47_0_.m12_bm  (
	.I0(debug_step_id_c[1]),
	.I1(m10),
	.F(m12_bm)
);
defparam \dout_1_47_0_.m12_bm .INIT=4'h8;
// @8:13
  LUT4 \dout_1_47_0_.m18_am  (
	.I0(debug_step_id_c[1]),
	.I1(m6),
	.I2(m9),
	.I3(un1_step_id_1),
	.F(m18_am)
);
defparam \dout_1_47_0_.m18_am .INIT=16'hCCA0;
// @8:13
  LUT2 \dout_1_47_0_.m18_bm  (
	.I0(encoded_step[44]),
	.I1(un1_step_id_1),
	.F(m18_bm)
);
defparam \dout_1_47_0_.m18_bm .INIT=4'h2;
// @8:13
  LUT4 \dout_1_47_0_.m23_am  (
	.I0(debug_step_id_c[1]),
	.I1(m6),
	.I2(m9),
	.I3(un1_step_id_1),
	.F(m23_am)
);
defparam \dout_1_47_0_.m23_am .INIT=16'hE444;
// @8:13
  LUT4 \dout_1_47_0_.m23_bm  (
	.I0(debug_step_id_c[1]),
	.I1(encoded_step[44]),
	.I2(m9),
	.I3(un1_step_id_1),
	.F(m23_bm)
);
defparam \dout_1_47_0_.m23_bm .INIT=16'hD8E4;
// @8:13
  LUT3 \dout_1_47_0_.m27_am  (
	.I0(debug_step_id_c[1]),
	.I1(m6),
	.I2(m10),
	.F(m27_am)
);
defparam \dout_1_47_0_.m27_am .INIT=8'hE4;
// @8:13
  LUT3 \dout_1_47_0_.m27_bm  (
	.I0(debug_step_id_c[1]),
	.I1(m20),
	.I2(m25),
	.F(m27_bm)
);
defparam \dout_1_47_0_.m27_bm .INIT=8'hD8;
// @8:13
  LUT4 \dout_1_47_0_.m34_am  (
	.I0(debug_step_id_c[1]),
	.I1(m6),
	.I2(m9),
	.I3(un1_step_id_1),
	.F(m34_am)
);
defparam \dout_1_47_0_.m34_am .INIT=16'hD8A0;
// @8:13
  LUT4 \dout_1_47_0_.m34_bm  (
	.I0(debug_step_id_c[1]),
	.I1(encoded_step[44]),
	.I2(m9),
	.I3(un1_step_id_1),
	.F(m34_bm)
);
defparam \dout_1_47_0_.m34_bm .INIT=16'hD8F0;
// @8:13
  LUT3 \dout_1_47_0_.m39_am  (
	.I0(debug_step_id_c[1]),
	.I1(m6),
	.I2(m14),
	.F(m39_am)
);
defparam \dout_1_47_0_.m39_am .INIT=8'hE4;
// @8:13
  LUT2 \dout_1_47_0_.m39_bm  (
	.I0(encoded_step[44]),
	.I1(un1_step_id_1),
	.F(m39_bm)
);
defparam \dout_1_47_0_.m39_bm .INIT=4'h2;
// @8:13
  LUT3 \dout_1_47_0_.m45_am  (
	.I0(debug_step_id_c[1]),
	.I1(m14),
	.I2(m41),
	.F(m45_am)
);
defparam \dout_1_47_0_.m45_am .INIT=8'hD8;
// @8:13
  LUT3 \dout_1_47_0_.m45_bm  (
	.I0(debug_step_id_c[1]),
	.I1(encoded_step[44]),
	.I2(un1_step_id_1),
	.F(m45_bm)
);
defparam \dout_1_47_0_.m45_bm .INIT=8'h48;
// @8:13
  LUT3 \dout_1_47_0_.m49_am  (
	.I0(debug_step_id_c[1]),
	.I1(m20),
	.I2(m46),
	.F(m49_am)
);
defparam \dout_1_47_0_.m49_am .INIT=8'hD8;
// @8:13
  LUT3 \dout_1_47_0_.m49_bm  (
	.I0(debug_step_id_c[1]),
	.I1(m9),
	.I2(m14),
	.F(m49_bm)
);
defparam \dout_1_47_0_.m49_bm .INIT=8'hD8;
// @8:13
  LUT3 \dout_1_47_0_.m56_am  (
	.I0(debug_step_id_c[1]),
	.I1(m10),
	.I2(m20),
	.F(m56_am)
);
defparam \dout_1_47_0_.m56_am .INIT=8'hE4;
// @8:13
  LUT3 \dout_1_47_0_.m56_bm  (
	.I0(debug_step_id_c[1]),
	.I1(m9),
	.I2(m14),
	.F(m56_bm)
);
defparam \dout_1_47_0_.m56_bm .INIT=8'hE4;
// @8:13
  LUT3 \dout_1_47_0_.m24  (
	.I0(debug_step_id_c[3]),
	.I1(encoded_step[44]),
	.I2(m19),
	.F(encoded_step_9)
);
defparam \dout_1_47_0_.m24 .INIT=8'hD8;
// @8:13
  LUT3 \dout_1_47_0_.m29_am  (
	.I0(debug_step_id_c[1]),
	.I1(m9),
	.I2(un1_step_id_1),
	.F(m29_am)
);
defparam \dout_1_47_0_.m29_am .INIT=8'h80;
// @8:13
  LUT4 \dout_1_47_0_.m29_bm  (
	.I0(debug_step_id_c[1]),
	.I1(encoded_step[44]),
	.I2(m6),
	.I3(un1_step_id_1),
	.F(m29_bm)
);
defparam \dout_1_47_0_.m29_bm .INIT=16'hA044;
// @8:13
  LUT4 \dout_1_47_0_.m37  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[3]),
	.I2(m25),
	.I3(m35),
	.F(encoded_step_15)
);
defparam \dout_1_47_0_.m37 .INIT=16'h3210;
// @8:13
  LUT4 \dout_1_47_0_.m31  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[3]),
	.I2(m7),
	.I3(m10),
	.F(encoded_step_13)
);
defparam \dout_1_47_0_.m31 .INIT=16'h6240;
// @8:13
  LUT3 \dout_1_47_0_.m58_am  (
	.I0(m4),
	.I1(m9),
	.I2(un1_step_id_1),
	.F(m58_am)
);
defparam \dout_1_47_0_.m58_am .INIT=8'hCA;
// @8:13
  LUT4 \dout_1_47_0_.m58_bm  (
	.I0(debug_step_id_c[4]),
	.I1(m9),
	.I2(N_65_mux),
	.I3(un1_step_id_1),
	.F(m58_bm)
);
defparam \dout_1_47_0_.m58_bm .INIT=16'h50CC;
// @8:13
  LUT2 \dout_1_47_0_.m51_bm  (
	.I0(encoded_step[44]),
	.I1(un1_step_id_1),
	.F(m51_bm)
);
defparam \dout_1_47_0_.m51_bm .INIT=4'h2;
// @8:13
  LUT3 \dout_1_47_0_.m63  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[3]),
	.I2(m7),
	.F(encoded_step_43)
);
defparam \dout_1_47_0_.m63 .INIT=8'h10;
// @8:13
  LUT3 \dout_1_47_0_.m19  (
	.I0(debug_step_id_c[1]),
	.I1(m6),
	.I2(m10),
	.F(m19)
);
defparam \dout_1_47_0_.m19 .INIT=8'hE4;
// @8:13
  LUT4 \dout_1_47_0_.m62_am  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[4]),
	.I2(m3),
	.I3(un1_step_id_1),
	.F(m62_am)
);
defparam \dout_1_47_0_.m62_am .INIT=16'h0040;
// @8:13
  LUT2 \dout_1_47_0_.m62_bm  (
	.I0(debug_step_id_c[4]),
	.I1(N_65_mux),
	.F(m62_bm)
);
defparam \dout_1_47_0_.m62_bm .INIT=4'h4;
// @8:13
  LUT3 \dout_1_47_0_.m14  (
	.I0(m6),
	.I1(m9),
	.I2(un1_step_id_1),
	.F(m14)
);
defparam \dout_1_47_0_.m14 .INIT=8'hAC;
// @8:13
  LUT3 \dout_1_47_0_.m20  (
	.I0(encoded_step[44]),
	.I1(m9),
	.I2(un1_step_id_1),
	.F(m20)
);
defparam \dout_1_47_0_.m20 .INIT=8'hCA;
// @8:13
  LUT3 \dout_1_47_0_.m25  (
	.I0(encoded_step[44]),
	.I1(m6),
	.I2(un1_step_id_1),
	.F(m25)
);
defparam \dout_1_47_0_.m25 .INIT=8'hAC;
// @8:13
  LUT3 \dout_1_47_0_.m46  (
	.I0(m3),
	.I1(m6),
	.I2(un1_step_id_1),
	.F(m46)
);
defparam \dout_1_47_0_.m46 .INIT=8'hCA;
// @8:13
  LUT2 \dout_1_47_0_.m7  (
	.I0(m6),
	.I1(un1_step_id_1),
	.F(m7)
);
defparam \dout_1_47_0_.m7 .INIT=4'h2;
// @8:13
  LUT2 \dout_1_47_0_.m10  (
	.I0(m9),
	.I1(un1_step_id_1),
	.F(m10)
);
defparam \dout_1_47_0_.m10 .INIT=4'h8;
// @8:13
  LUT2 \dout_1_47_0_.m35  (
	.I0(m9),
	.I1(un1_step_id_1),
	.F(m35)
);
defparam \dout_1_47_0_.m35 .INIT=4'h2;
// @8:13
  LUT3 \dout_1_47_0_.m4  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[4]),
	.I2(N_65_mux),
	.F(m4)
);
defparam \dout_1_47_0_.m4 .INIT=8'h60;
// @8:13
  LUT3 \dout_1_47_0_.m9  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[4]),
	.I2(N_65_mux),
	.F(m9)
);
defparam \dout_1_47_0_.m9 .INIT=8'h20;
// @8:13
  LUT2 \dout_1_47_0_.m16  (
	.I0(debug_step_id_c[4]),
	.I1(N_65_mux),
	.F(encoded_step[44])
);
defparam \dout_1_47_0_.m16 .INIT=4'h4;
// @8:13
  LUT2 \dout_1_47_0_.m1  (
	.I0(debug_step_id_c[5]),
	.I1(debug_step_id_c[6]),
	.F(N_65_mux)
);
defparam \dout_1_47_0_.m1 .INIT=4'h1;
// @8:13
  LUT3 \dout_1_47_0_.m51_am  (
	.I0(m3),
	.I1(m4),
	.I2(un1_step_id_1),
	.F(m51_am)
);
defparam \dout_1_47_0_.m51_am .INIT=8'h2C;
// @8:13
  LUT3 \dout_1_47_0_.m41  (
	.I0(encoded_step[44]),
	.I1(m3),
	.I2(un1_step_id_1),
	.F(m41)
);
defparam \dout_1_47_0_.m41 .INIT=8'hA4;
// @8:13
  LUT3 \dout_1_47_0_.m3  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.F(m3)
);
defparam \dout_1_47_0_.m3 .INIT=8'h01;
// @8:13
  LUT4 \dout_1_47_0_.m6  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[4]),
	.I2(debug_step_id_c[5]),
	.I3(debug_step_id_c[6]),
	.F(m6)
);
defparam \dout_1_47_0_.m6 .INIT=16'h0001;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* LED_TM1637_ROM */

module spi_master_1s_3s_1s_8s_8s_0s_0_1 (
  wr_spi_0,
  tx_data,
  wait_spi_0,
  debug_step_id_c,
  reset_spi_0,
  switches_c,
  debug_waiting_for_step_time_0,
  cnt_spi,
  internal_state_machine_0,
  debug_waiting_for_spi_0,
  _sck_i_0,
  clk_spi,
  N_24,
  debug_waiting_for_step_time5,
  N_12_0_i_1z,
  clk_spi_i,
  un1_step_id_1,
  tm1637_dio_c,
  N_11_0_i_1z,
  N_10_0_i_1z,
  N_40_i,
  N_83_i,
  N_65_i,
  N_241_i,
  N_235_i,
  rst_n_c,
  N_61_i,
  N_61
)
;
input wr_spi_0 ;
input [7:0] tx_data ;
input wait_spi_0 ;
input [3:1] debug_step_id_c ;
input reset_spi_0 ;
input [3:0] switches_c ;
input debug_waiting_for_step_time_0 ;
input [3:0] cnt_spi ;
input internal_state_machine_0 ;
input debug_waiting_for_spi_0 ;
output _sck_i_0 ;
input clk_spi ;
output N_24 ;
input debug_waiting_for_step_time5 ;
output N_12_0_i_1z ;
input clk_spi_i ;
input un1_step_id_1 ;
output tm1637_dio_c ;
output N_11_0_i_1z ;
output N_10_0_i_1z ;
output N_40_i ;
output N_83_i ;
output N_65_i ;
output N_241_i ;
output N_235_i ;
input rst_n_c ;
output N_61_i ;
output N_61 ;
wire wr_spi_0 ;
wire wait_spi_0 ;
wire reset_spi_0 ;
wire debug_waiting_for_step_time_0 ;
wire internal_state_machine_0 ;
wire debug_waiting_for_spi_0 ;
wire _sck_i_0 ;
wire clk_spi ;
wire N_24 ;
wire debug_waiting_for_step_time5 ;
wire N_12_0_i_1z ;
wire clk_spi_i ;
wire un1_step_id_1 ;
wire tm1637_dio_c ;
wire N_11_0_i_1z ;
wire N_10_0_i_1z ;
wire N_40_i ;
wire N_83_i ;
wire N_65_i ;
wire N_241_i ;
wire N_235_i ;
wire rst_n_c ;
wire N_61_i ;
wire N_61 ;
wire [0:0] _mosi_RNIPTRM;
wire [0:0] debug_RNIPPFL;
wire [0:0] _rx_buffer_RNI42AQ;
wire [0:0] _mosi_RNIPTRM_0;
wire [1:1] debug_RNIRRFL;
wire [1:1] _rx_buffer_RNI64AQ;
wire [0:0] _sck_RNIHA1J;
wire [2:2] debug_RNITTFL;
wire [2:2] _rx_buffer_RNI86AQ;
wire [0:0] _sck_RNIHA1J_0;
wire [3:3] debug_RNIVVFL;
wire [3:3] _rx_buffer_RNI75AQ;
wire [4:0] _sck;
wire [0:0] _state;
wire [0:0] _state_i;
wire [4:0] _sck_6;
wire [0:0] un1_tx_completed_7_i;
wire [0:0] rx_completed;
wire [7:0] _shift_reg_tx;
wire [3:0] spi_debug;
wire [3:0] spi_debug_bit_num;
wire [3:0] debug_rx_buffer;
wire [2:0] debug_tx_buffer;
wire [7:0] _prescaler_cnt;
wire [7:0] _tx_buffer_4;
wire [7:4] _tx_buffer;
wire [7:4] _shift_reg_tx_7;
wire [0:0] debug_waiting_for_tx_data;
wire [0:0] tx_error;
wire [0:0] _tx_buffer_occupied;
wire [0:0] _tx_buffer_sent;
wire [0:0] debug_waiting_for_prescaler;
wire [6:0] _prescaler_cnt_cry_0_RNO;
wire [7:7] _prescaler_cnt_qxu;
wire [7:0] _prescaler_cnt_s;
wire [3:0] _shift_reg_rx;
wire [6:0] _prescaler_cnt_cry;
wire [7:7] _prescaler_cnt_s_0_COUT;
wire N_22_0 ;
wire N_29_0 ;
wire N_30_0 ;
wire N_237 ;
wire N_45 ;
wire N_239 ;
wire N_55 ;
wire N_243 ;
wire N_63 ;
wire N_73 ;
wire N_80 ;
wire N_81 ;
wire m28_bm ;
wire m44_bm ;
wire m61_bm ;
wire m79_bm ;
wire N_77_i ;
wire N_77_i_i ;
wire un1__prescaler_cnt_1 ;
wire N_279_i ;
wire _rx_buffer_1_sqmuxa ;
wire un1__sck_c3 ;
wire un1__sck_c1 ;
wire un1__sck_axbxc3 ;
wire N_108_mux ;
wire N_105_mux ;
wire N_106_mux ;
wire N_109_mux ;
wire debug23 ;
wire un1_debug_waiting_for_prescaler5_0 ;
wire N_53 ;
wire N_30 ;
wire debug_bit_num_1_sqmuxa ;
wire _rx_buffer_occupied_1_sqmuxa ;
wire N_80_i ;
wire N_17_i ;
wire N_91_i ;
wire N_32 ;
wire N_96_0_i ;
wire N_86 ;
wire N_103_0 ;
wire N_61_0 ;
wire _mosi_2_sqmuxa ;
wire N_100_0 ;
wire N_104 ;
wire N_95_i ;
wire un1__prescaler_cnt_1_3 ;
wire un1__prescaler_cnt_1_4 ;
wire debug22_NE_0 ;
wire N_94_0_i ;
wire N_92_0_i ;
wire N_90_i ;
wire N_88_i ;
wire VCC ;
wire GND ;
wire N_597 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_2 ;
wire N_1 ;
wire N_3 ;
  MUX2_LUT6 \debug_RNI1L7C4[0]  (
	.I0(N_22_0),
	.I1(N_29_0),
	.S0(switches_c[2]),
	.O(N_30_0)
);
  MUX2_LUT6 \debug_RNI7R7C4[1]  (
	.I0(N_237),
	.I1(N_45),
	.S0(switches_c[2]),
	.O(N_239)
);
  MUX2_LUT6 \debug_RNI5ED84[2]  (
	.I0(N_55),
	.I1(N_243),
	.S0(switches_c[2]),
	.O(N_63)
);
  MUX2_LUT6 \debug_RNI8HD84[3]  (
	.I0(N_73),
	.I1(N_80),
	.S0(switches_c[2]),
	.O(N_81)
);
  MUX2_LUT5 \debug_RNIAA4O1[0]  (
	.I0(_mosi_RNIPTRM[0]),
	.I1(debug_RNIPPFL[0]),
	.S0(switches_c[1]),
	.O(N_22_0)
);
  MUX2_LUT5 \_rx_buffer_RNIUMA82[0]  (
	.I0(_rx_buffer_RNI42AQ[0]),
	.I1(m28_bm),
	.S0(switches_c[1]),
	.O(N_29_0)
);
  MUX2_LUT5 \debug_RNICC4O1[1]  (
	.I0(_mosi_RNIPTRM_0[0]),
	.I1(debug_RNIRRFL[1]),
	.S0(switches_c[1]),
	.O(N_237)
);
  MUX2_LUT5 \_rx_buffer_RNI2RA82[1]  (
	.I0(_rx_buffer_RNI64AQ[1]),
	.I1(m44_bm),
	.S0(switches_c[1]),
	.O(N_45)
);
  MUX2_LUT5 \debug_RNI6R9K1[2]  (
	.I0(_sck_RNIHA1J[0]),
	.I1(debug_RNITTFL[2]),
	.S0(switches_c[1]),
	.O(N_55)
);
  MUX2_LUT5 \_rx_buffer_RNI6VA82[2]  (
	.I0(_rx_buffer_RNI86AQ[2]),
	.I1(m61_bm),
	.S0(switches_c[1]),
	.O(N_243)
);
  MUX2_LUT5 \debug_RNI8T9K1[3]  (
	.I0(_sck_RNIHA1J_0[0]),
	.I1(debug_RNIVVFL[3]),
	.S0(switches_c[1]),
	.O(N_73)
);
  MUX2_LUT5 \_rx_buffer_RNI70B82[3]  (
	.I0(_rx_buffer_RNI75AQ[3]),
	.I1(m79_bm),
	.S0(switches_c[1]),
	.O(N_80)
);
// @5:260
  INV \_sck_RNIIHC5[0]  (
	.I(_sck[0]),
	.O(_sck_i_0)
);
// @6:96
  INV \_state_RNIIVQ7[0]  (
	.I(_state[0]),
	.O(_state_i[0])
);
  INV \_tx_buffer_occupied_RNIGB6Q_0[0]  (
	.I(N_77_i),
	.O(N_77_i_i)
);
// @6:227
  INV elapsed_time_0_sqmuxa_i_a2_RNITJ9A (
	.I(N_61),
	.O(N_61_i)
);
// @5:260
  INV debug_waiting_for_prescaler_RNO (
	.I(un1__prescaler_cnt_1),
	.O(N_279_i)
);
// @5:210
  LUT4 \_sck_6_cZ[4]  (
	.I0(_rx_buffer_1_sqmuxa),
	.I1(_sck[3]),
	.I2(_sck[4]),
	.I3(un1__sck_c3),
	.F(_sck_6[4])
);
defparam \_sck_6_cZ[4] .INIT=16'h1450;
// @5:210
  LUT4 \_sck_6_cZ[2]  (
	.I0(_rx_buffer_1_sqmuxa),
	.I1(_sck[1]),
	.I2(_sck[2]),
	.I3(un1__sck_c1),
	.F(_sck_6[2])
);
defparam \_sck_6_cZ[2] .INIT=16'h1450;
// @5:270
  LUT2 un1__sck_axbxc3_cZ (
	.I0(_sck[3]),
	.I1(un1__sck_c3),
	.F(un1__sck_axbxc3)
);
defparam un1__sck_axbxc3_cZ.INIT=4'h6;
  LUT4 debug_waiting_for_prescaler_RNINJNE6 (
	.I0(N_30_0),
	.I1(N_108_mux),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_235_i)
);
defparam debug_waiting_for_prescaler_RNINJNE6.INIT=16'hAFCF;
  LUT4 debug_waiting_for_tx_data_RNI0LQT6 (
	.I0(N_105_mux),
	.I1(N_239),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_241_i)
);
defparam debug_waiting_for_tx_data_RNI0LQT6.INIT=16'hCFAF;
  LUT4 \_rx_buffer_occupied_RNI3PAN6[0]  (
	.I0(N_63),
	.I1(N_106_mux),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_65_i)
);
defparam \_rx_buffer_occupied_RNI3PAN6[0] .INIT=16'hAFCF;
  LUT4 \_tx_buffer_occupied_RNIL9K27[0]  (
	.I0(N_81),
	.I1(N_109_mux),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_83_i)
);
defparam \_tx_buffer_occupied_RNIL9K27[0] .INIT=16'hAFCF;
// @5:179
  LUT4 \_mosi_RNO_0[0]  (
	.I0(N_77_i),
	.I1(_state[0]),
	.I2(debug23),
	.I3(un1_debug_waiting_for_prescaler5_0),
	.F(un1_tx_completed_7_i[0])
);
defparam \_mosi_RNO_0[0] .INIT=16'h22E6;
// @5:210
  LUT4 \_sck_6_cZ[0]  (
	.I0(un1__prescaler_cnt_1),
	.I1(_rx_buffer_1_sqmuxa),
	.I2(_sck[0]),
	.I3(_state[0]),
	.F(_sck_6[0])
);
defparam \_sck_6_cZ[0] .INIT=16'h1230;
// @5:210
  LUT3 \_sck_6_cZ[1]  (
	.I0(_rx_buffer_1_sqmuxa),
	.I1(_sck[1]),
	.I2(un1__sck_c1),
	.F(_sck_6[1])
);
defparam \_sck_6_cZ[1] .INIT=8'h14;
// @6:188
  LUT2 \un1_tx_completed_5_i_0[0]  (
	.I0(N_53),
	.I1(_rx_buffer_1_sqmuxa),
	.F(N_30)
);
defparam \un1_tx_completed_5_i_0[0] .INIT=4'hE;
// @5:270
  LUT3 un1__sck_ac0_3 (
	.I0(_sck[1]),
	.I1(_sck[2]),
	.I2(un1__sck_c1),
	.F(un1__sck_c3)
);
defparam un1__sck_ac0_3.INIT=8'h80;
// @5:260
  LUT3 _rx_buffer_occupied_1_sqmuxa_0_a3 (
	.I0(rx_completed[0]),
	.I1(debug23),
	.I2(debug_bit_num_1_sqmuxa),
	.F(_rx_buffer_occupied_1_sqmuxa)
);
defparam _rx_buffer_occupied_1_sqmuxa_0_a3.INIT=8'h10;
// @5:179
  LUT4 \debug_RNO[1]  (
	.I0(N_77_i),
	.I1(_sck[0]),
	.I2(_state[0]),
	.I3(debug23),
	.F(N_80_i)
);
defparam \debug_RNO[1] .INIT=16'h0F1F;
// @5:179
  LUT3 \debug_RNO[2]  (
	.I0(_sck[0]),
	.I1(_state[0]),
	.I2(debug23),
	.F(N_17_i)
);
defparam \debug_RNO[2] .INIT=8'h8C;
// @5:179
  LUT3 \_mosi_RNO[0]  (
	.I0(_shift_reg_tx[0]),
	.I1(_state[0]),
	.I2(debug23),
	.F(N_91_i)
);
defparam \_mosi_RNO[0] .INIT=8'h8C;
// @6:188
  LUT2 \un1_tx_completed_3_i_0[0]  (
	.I0(N_53),
	.I1(un1__sck_c1),
	.F(N_32)
);
defparam \un1_tx_completed_3_i_0[0] .INIT=4'hE;
// @5:179
  LUT3 un1__prescaler_cnt_1_RNIJE341 (
	.I0(un1__prescaler_cnt_1),
	.I1(N_77_i),
	.I2(_state[0]),
	.F(N_96_0_i)
);
defparam un1__prescaler_cnt_1_RNIJE341.INIT=8'hAC;
// @5:260
  LUT3 _rx_buffer_1_sqmuxa_0_a3_1 (
	.I0(un1__prescaler_cnt_1),
	.I1(_sck[0]),
	.I2(_state[0]),
	.F(debug_bit_num_1_sqmuxa)
);
defparam _rx_buffer_1_sqmuxa_0_a3_1.INIT=8'h20;
// @5:270
  LUT3 un1__sck_ac0 (
	.I0(un1__prescaler_cnt_1),
	.I1(_sck[0]),
	.I2(_state[0]),
	.F(un1__sck_c1)
);
defparam un1__sck_ac0.INIT=8'h80;
// @6:188
  LUT3 elapsed_time_0_sqmuxa_i_a2_RNI8DBO (
	.I0(N_61),
	.I1(debug_waiting_for_spi_0),
	.I2(internal_state_machine_0),
	.F(N_40_i)
);
defparam elapsed_time_0_sqmuxa_i_a2_RNI8DBO.INIT=8'h54;
// @6:188
  LUT4 N_10_0_i (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.I2(cnt_spi[2]),
	.I3(cnt_spi[3]),
	.F(N_10_0_i_1z)
);
defparam N_10_0_i.INIT=16'h7F80;
  LUT2 un1__prescaler_cnt_1_RNI33T9 (
	.I0(un1__prescaler_cnt_1),
	.I1(_state[0]),
	.F(N_86)
);
defparam un1__prescaler_cnt_1_RNI33T9.INIT=4'h4;
  LUT3 debug_waiting_for_tx_data_RNINGCP1 (
	.I0(N_103_0),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.F(N_105_mux)
);
defparam debug_waiting_for_tx_data_RNINGCP1.INIT=8'hB0;
// @6:96
  LUT3 \debug_RNO[0]  (
	.I0(_sck[0]),
	.I1(_state[0]),
	.I2(debug23),
	.F(N_61_0)
);
defparam \debug_RNO[0] .INIT=8'h04;
// @5:260
  LUT3 _mosi_2_sqmuxa_cZ (
	.I0(_sck[0]),
	.I1(_state[0]),
	.I2(debug23),
	.F(_mosi_2_sqmuxa)
);
defparam _mosi_2_sqmuxa_cZ.INIT=8'h40;
// @5:260
  LUT2 un1_debug_waiting_for_prescaler5_0_cZ (
	.I0(un1__prescaler_cnt_1),
	.I1(_sck[0]),
	.F(un1_debug_waiting_for_prescaler5_0)
);
defparam un1_debug_waiting_for_prescaler5_0_cZ.INIT=4'hD;
  LUT3 \_rx_buffer_occupied_RNIS1NM1[0]  (
	.I0(N_100_0),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.F(N_106_mux)
);
defparam \_rx_buffer_occupied_RNIS1NM1[0] .INIT=8'h8C;
  LUT4 \_tx_buffer_occupied_RNIBF022[0]  (
	.I0(N_104),
	.I1(debug_waiting_for_step_time_0),
	.I2(N_77_i),
	.I3(switches_c[3]),
	.F(N_109_mux)
);
defparam \_tx_buffer_occupied_RNIBF022[0] .INIT=16'h22A0;
// @5:179
  LUT2 \_state_RNI2B121[0]  (
	.I0(N_77_i),
	.I1(_state[0]),
	.F(N_95_i)
);
defparam \_state_RNI2B121[0] .INIT=4'hE;
// @6:188
  LUT3 N_11_0_i (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.I2(cnt_spi[2]),
	.F(N_11_0_i_1z)
);
defparam N_11_0_i.INIT=8'h78;
  LUT3 \_mosi_RNIPTRM_cZ[0]  (
	.I0(reset_spi_0),
	.I1(switches_c[3]),
	.I2(tm1637_dio_c),
	.F(_mosi_RNIPTRM[0])
);
defparam \_mosi_RNIPTRM_cZ[0] .INIT=8'hB8;
  LUT3 \debug_RNIPPFL_cZ[0]  (
	.I0(spi_debug[0]),
	.I1(spi_debug_bit_num[0]),
	.I2(switches_c[3]),
	.F(debug_RNIPPFL[0])
);
defparam \debug_RNIPPFL_cZ[0] .INIT=8'h53;
  LUT3 \_rx_buffer_RNI42AQ_cZ[0]  (
	.I0(debug_rx_buffer[0]),
	.I1(debug_tx_buffer[0]),
	.I2(switches_c[3]),
	.F(_rx_buffer_RNI42AQ[0])
);
defparam \_rx_buffer_RNI42AQ_cZ[0] .INIT=8'h35;
  LUT3 m28_bm_cZ (
	.I0(cnt_spi[0]),
	.I1(switches_c[3]),
	.I2(un1_step_id_1),
	.F(m28_bm)
);
defparam m28_bm_cZ.INIT=8'h47;
  LUT3 \_mosi_RNIPTRM_0_cZ[0]  (
	.I0(reset_spi_0),
	.I1(switches_c[3]),
	.I2(tm1637_dio_c),
	.F(_mosi_RNIPTRM_0[0])
);
defparam \_mosi_RNIPTRM_0_cZ[0] .INIT=8'h47;
  LUT3 \debug_RNIRRFL_cZ[1]  (
	.I0(spi_debug[1]),
	.I1(spi_debug_bit_num[1]),
	.I2(switches_c[3]),
	.F(debug_RNIRRFL[1])
);
defparam \debug_RNIRRFL_cZ[1] .INIT=8'h53;
  LUT3 \_rx_buffer_RNI64AQ_cZ[1]  (
	.I0(debug_rx_buffer[1]),
	.I1(debug_tx_buffer[1]),
	.I2(switches_c[3]),
	.F(_rx_buffer_RNI64AQ[1])
);
defparam \_rx_buffer_RNI64AQ_cZ[1] .INIT=8'h35;
  LUT3 m44_bm_cZ (
	.I0(cnt_spi[1]),
	.I1(debug_step_id_c[1]),
	.I2(switches_c[3]),
	.F(m44_bm)
);
defparam m44_bm_cZ.INIT=8'h53;
  LUT3 \_sck_RNIHA1J_cZ[0]  (
	.I0(clk_spi_i),
	.I1(_sck[0]),
	.I2(switches_c[3]),
	.F(_sck_RNIHA1J[0])
);
defparam \_sck_RNIHA1J_cZ[0] .INIT=8'hA3;
  LUT3 \debug_RNITTFL_cZ[2]  (
	.I0(spi_debug[2]),
	.I1(spi_debug_bit_num[2]),
	.I2(switches_c[3]),
	.F(debug_RNITTFL[2])
);
defparam \debug_RNITTFL_cZ[2] .INIT=8'h53;
  LUT3 \_rx_buffer_RNI86AQ_cZ[2]  (
	.I0(debug_rx_buffer[2]),
	.I1(debug_tx_buffer[2]),
	.I2(switches_c[3]),
	.F(_rx_buffer_RNI86AQ[2])
);
defparam \_rx_buffer_RNI86AQ_cZ[2] .INIT=8'h35;
  LUT3 m61_bm_cZ (
	.I0(cnt_spi[2]),
	.I1(debug_step_id_c[2]),
	.I2(switches_c[3]),
	.F(m61_bm)
);
defparam m61_bm_cZ.INIT=8'h53;
  LUT3 \_sck_RNIHA1J_0_cZ[0]  (
	.I0(clk_spi_i),
	.I1(_sck[0]),
	.I2(switches_c[3]),
	.F(_sck_RNIHA1J_0[0])
);
defparam \_sck_RNIHA1J_0_cZ[0] .INIT=8'h5C;
  LUT3 \debug_RNIVVFL_cZ[3]  (
	.I0(spi_debug[3]),
	.I1(spi_debug_bit_num[3]),
	.I2(switches_c[3]),
	.F(debug_RNIVVFL[3])
);
defparam \debug_RNIVVFL_cZ[3] .INIT=8'h53;
  LUT3 \_rx_buffer_RNI75AQ_cZ[3]  (
	.I0(debug_rx_buffer[3]),
	.I1(debug_tx_buffer[0]),
	.I2(switches_c[3]),
	.F(_rx_buffer_RNI75AQ[3])
);
defparam \_rx_buffer_RNI75AQ_cZ[3] .INIT=8'h35;
  LUT3 m79_bm_cZ (
	.I0(cnt_spi[3]),
	.I1(debug_step_id_c[3]),
	.I2(switches_c[3]),
	.F(m79_bm)
);
defparam m79_bm_cZ.INIT=8'h53;
// @5:260
  LUT4 un1__prescaler_cnt_1_cZ (
	.I0(_prescaler_cnt[2]),
	.I1(_prescaler_cnt[3]),
	.I2(un1__prescaler_cnt_1_3),
	.I3(un1__prescaler_cnt_1_4),
	.F(un1__prescaler_cnt_1)
);
defparam un1__prescaler_cnt_1_cZ.INIT=16'h1000;
// @5:294
  LUT4 debug22_NE (
	.I0(N_77_i),
	.I1(_sck[1]),
	.I2(_sck[2]),
	.I3(debug22_NE_0),
	.F(debug23)
);
defparam debug22_NE.INIT=16'hFFE7;
// @5:179
  LUT3 \_shift_reg_tx_RNO[0]  (
	.I0(debug_tx_buffer[0]),
	.I1(_shift_reg_tx[1]),
	.I2(_state[0]),
	.F(N_94_0_i)
);
defparam \_shift_reg_tx_RNO[0] .INIT=8'hCA;
// @5:179
  LUT3 \_shift_reg_tx_RNO[1]  (
	.I0(debug_tx_buffer[1]),
	.I1(_shift_reg_tx[2]),
	.I2(_state[0]),
	.F(N_92_0_i)
);
defparam \_shift_reg_tx_RNO[1] .INIT=8'hCA;
// @5:179
  LUT3 \_shift_reg_tx_RNO[2]  (
	.I0(debug_tx_buffer[2]),
	.I1(_shift_reg_tx[3]),
	.I2(_state[0]),
	.F(N_90_i)
);
defparam \_shift_reg_tx_RNO[2] .INIT=8'hCA;
// @5:179
  LUT3 \_shift_reg_tx_RNO[3]  (
	.I0(debug_tx_buffer[0]),
	.I1(_shift_reg_tx[4]),
	.I2(_state[0]),
	.F(N_88_i)
);
defparam \_shift_reg_tx_RNO[3] .INIT=8'hCA;
// @6:188
  LUT2 N_12_0_i (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.F(N_12_0_i_1z)
);
defparam N_12_0_i.INIT=4'h6;
// @6:236
  LUT3 elapsed_time_0_sqmuxa_i_a2 (
	.I0(internal_state_machine_0),
	.I1(rx_completed[0]),
	.I2(wait_spi_0),
	.F(N_61)
);
defparam elapsed_time_0_sqmuxa_i_a2.INIT=8'h8A;
// @5:67
  LUT2 \_tx_buffer_4_cZ[0]  (
	.I0(N_77_i),
	.I1(tx_data[0]),
	.F(_tx_buffer_4[0])
);
defparam \_tx_buffer_4_cZ[0] .INIT=4'h4;
// @5:67
  LUT2 \_tx_buffer_4_cZ[1]  (
	.I0(N_77_i),
	.I1(tx_data[1]),
	.F(_tx_buffer_4[1])
);
defparam \_tx_buffer_4_cZ[1] .INIT=4'h4;
// @5:67
  LUT2 \_tx_buffer_4_cZ[2]  (
	.I0(N_77_i),
	.I1(tx_data[2]),
	.F(_tx_buffer_4[2])
);
defparam \_tx_buffer_4_cZ[2] .INIT=4'h4;
// @5:67
  LUT2 \_tx_buffer_4_cZ[4]  (
	.I0(N_77_i),
	.I1(tx_data[4]),
	.F(_tx_buffer_4[4])
);
defparam \_tx_buffer_4_cZ[4] .INIT=4'h4;
// @5:67
  LUT2 \_tx_buffer_4_cZ[5]  (
	.I0(N_77_i),
	.I1(tx_data[5]),
	.F(_tx_buffer_4[5])
);
defparam \_tx_buffer_4_cZ[5] .INIT=4'h4;
// @5:67
  LUT2 \_tx_buffer_4_cZ[6]  (
	.I0(N_77_i),
	.I1(tx_data[6]),
	.F(_tx_buffer_4[6])
);
defparam \_tx_buffer_4_cZ[6] .INIT=4'h4;
// @5:67
  LUT2 \_tx_buffer_4_cZ[7]  (
	.I0(N_77_i),
	.I1(tx_data[7]),
	.F(_tx_buffer_4[7])
);
defparam \_tx_buffer_4_cZ[7] .INIT=4'h4;
// @5:210
  LUT2 _tx_buffer_sent_1_sqmuxa (
	.I0(N_77_i),
	.I1(_state[0]),
	.F(N_53)
);
defparam _tx_buffer_sent_1_sqmuxa.INIT=4'h2;
// @5:260
  LUT4 un1__prescaler_cnt_1_4_cZ (
	.I0(_prescaler_cnt[4]),
	.I1(_prescaler_cnt[5]),
	.I2(_prescaler_cnt[6]),
	.I3(_prescaler_cnt[7]),
	.F(un1__prescaler_cnt_1_4)
);
defparam un1__prescaler_cnt_1_4_cZ.INIT=16'h0001;
// @5:210
  LUT3 \_shift_reg_tx_7_cZ[4]  (
	.I0(_shift_reg_tx[5]),
	.I1(_state[0]),
	.I2(_tx_buffer[4]),
	.F(_shift_reg_tx_7[4])
);
defparam \_shift_reg_tx_7_cZ[4] .INIT=8'hB8;
// @5:210
  LUT3 \_shift_reg_tx_7_cZ[5]  (
	.I0(_shift_reg_tx[6]),
	.I1(_state[0]),
	.I2(_tx_buffer[5]),
	.F(_shift_reg_tx_7[5])
);
defparam \_shift_reg_tx_7_cZ[5] .INIT=8'hB8;
// @5:210
  LUT3 \_shift_reg_tx_7_cZ[6]  (
	.I0(_shift_reg_tx[7]),
	.I1(_state[0]),
	.I2(_tx_buffer[6]),
	.F(_shift_reg_tx_7[6])
);
defparam \_shift_reg_tx_7_cZ[6] .INIT=8'hB8;
  LUT3 \_rx_buffer_occupied_RNIBR5V[0]  (
	.I0(debug_waiting_for_spi_0),
	.I1(rx_completed[0]),
	.I2(switches_c[3]),
	.F(N_100_0)
);
defparam \_rx_buffer_occupied_RNIBR5V[0] .INIT=8'h53;
  LUT3 debug_waiting_for_tx_data_RNI6AR11 (
	.I0(debug_waiting_for_tx_data[0]),
	.I1(switches_c[3]),
	.I2(tx_error[0]),
	.F(N_103_0)
);
defparam debug_waiting_for_tx_data_RNI6AR11.INIT=8'h47;
// @5:210
  LUT2 \_shift_reg_tx_7_cZ[7]  (
	.I0(_state[0]),
	.I1(_tx_buffer[7]),
	.F(_shift_reg_tx_7[7])
);
defparam \_shift_reg_tx_7_cZ[7] .INIT=4'h4;
// @6:96
  LUT2 \_tx_buffer_occupied_RNIGB6Q[0]  (
	.I0(_tx_buffer_occupied[0]),
	.I1(_tx_buffer_sent[0]),
	.F(N_77_i)
);
defparam \_tx_buffer_occupied_RNIGB6Q[0] .INIT=4'h6;
  LUT2 m14_e (
	.I0(switches_c[1]),
	.I1(switches_c[2]),
	.F(N_104)
);
defparam m14_e.INIT=4'h8;
// @5:260
  LUT2 un1__prescaler_cnt_1_3_cZ (
	.I0(_prescaler_cnt[0]),
	.I1(_prescaler_cnt[1]),
	.F(un1__prescaler_cnt_1_3)
);
defparam un1__prescaler_cnt_1_3_cZ.INIT=4'h2;
// @5:294
  LUT2 debug22_NE_0_cZ (
	.I0(_sck[3]),
	.I1(_sck[4]),
	.F(debug22_NE_0)
);
defparam debug22_NE_0_cZ.INIT=4'hB;
// @6:236
  LUT4 elapsed_time_0_sqmuxa_i (
	.I0(debug_waiting_for_step_time5),
	.I1(internal_state_machine_0),
	.I2(rx_completed[0]),
	.I3(wait_spi_0),
	.F(N_24)
);
defparam elapsed_time_0_sqmuxa_i.INIT=16'hEAEE;
  LUT4 debug_waiting_for_prescaler_RNIKL9A1 (
	.I0(debug_waiting_for_prescaler[0]),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.I3(switches_c[3]),
	.F(N_108_mux)
);
defparam debug_waiting_for_prescaler_RNIKL9A1.INIT=16'h7F00;
// @5:260
  LUT4 _rx_buffer_1_sqmuxa_0_a3 (
	.I0(un1__prescaler_cnt_1),
	.I1(_sck[0]),
	.I2(_state[0]),
	.I3(debug23),
	.F(_rx_buffer_1_sqmuxa)
);
defparam _rx_buffer_1_sqmuxa_0_a3.INIT=16'h0020;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[0]  (
	.I0(N_86),
	.I1(_prescaler_cnt[0]),
	.F(_prescaler_cnt_cry_0_RNO[0])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[1]  (
	.I0(N_86),
	.I1(_prescaler_cnt[1]),
	.F(_prescaler_cnt_cry_0_RNO[1])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[2]  (
	.I0(N_86),
	.I1(_prescaler_cnt[2]),
	.F(_prescaler_cnt_cry_0_RNO[2])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[3]  (
	.I0(N_86),
	.I1(_prescaler_cnt[3]),
	.F(_prescaler_cnt_cry_0_RNO[3])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[4]  (
	.I0(N_86),
	.I1(_prescaler_cnt[4]),
	.F(_prescaler_cnt_cry_0_RNO[4])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[5]  (
	.I0(N_86),
	.I1(_prescaler_cnt[5]),
	.F(_prescaler_cnt_cry_0_RNO[5])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[6]  (
	.I0(N_86),
	.I1(_prescaler_cnt[6]),
	.F(_prescaler_cnt_cry_0_RNO[6])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
// @5:179
  LUT2 \_prescaler_cnt_qxu_cZ[7]  (
	.I0(N_86),
	.I1(_prescaler_cnt[7]),
	.F(_prescaler_cnt_qxu[7])
);
defparam \_prescaler_cnt_qxu_cZ[7] .INIT=4'h8;
// @5:179
  DFFCE \_prescaler_cnt_Z[7]  (
	.Q(_prescaler_cnt[7]),
	.D(_prescaler_cnt_s[7]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[6]  (
	.Q(_prescaler_cnt[6]),
	.D(_prescaler_cnt_s[6]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[5]  (
	.Q(_prescaler_cnt[5]),
	.D(_prescaler_cnt_s[5]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[4]  (
	.Q(_prescaler_cnt[4]),
	.D(_prescaler_cnt_s[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[3]  (
	.Q(_prescaler_cnt[3]),
	.D(_prescaler_cnt_s[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[2]  (
	.Q(_prescaler_cnt[2]),
	.D(_prescaler_cnt_s[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[1]  (
	.Q(_prescaler_cnt[1]),
	.D(_prescaler_cnt_s[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:179
  DFFCE \_prescaler_cnt_Z[0]  (
	.Q(_prescaler_cnt[0]),
	.D(_prescaler_cnt_s[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95_i)
);
// @5:66
  DFFC \_tx_buffer_occupied_Z[0]  (
	.Q(_tx_buffer_occupied[0]),
	.D(N_77_i_i),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:179
  DFFC \_sck_Z[1]  (
	.Q(_sck[1]),
	.D(_sck_6[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:179
  DFFC \_sck_Z[0]  (
	.Q(_sck[0]),
	.D(_sck_6[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[4]  (
	.Q(_tx_buffer[4]),
	.D(_tx_buffer_4[4]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[2]  (
	.Q(debug_tx_buffer[2]),
	.D(_tx_buffer_4[2]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[1]  (
	.Q(debug_tx_buffer[1]),
	.D(_tx_buffer_4[1]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[0]  (
	.Q(debug_tx_buffer[0]),
	.D(_tx_buffer_4[0]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:179
  DFFC \_sck_Z[4]  (
	.Q(_sck[4]),
	.D(_sck_6[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:179
  DFFC \_sck_Z[3]  (
	.Q(_sck[3]),
	.D(un1__sck_axbxc3),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:179
  DFFC \_sck_Z[2]  (
	.Q(_sck[2]),
	.D(_sck_6[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[7]  (
	.Q(_tx_buffer[7]),
	.D(_tx_buffer_4[7]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[6]  (
	.Q(_tx_buffer[6]),
	.D(_tx_buffer_4[6]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:66
  DFFC \_tx_buffer_Z[5]  (
	.Q(_tx_buffer[5]),
	.D(_tx_buffer_4[5]),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0)
);
// @5:179
  DFFCE debug_waiting_for_tx_data_Z (
	.Q(debug_waiting_for_tx_data[0]),
	.D(N_77_i_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_state_i[0])
);
// @5:66
  DFFCE tx_error_Z (
	.Q(tx_error[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0),
	.CE(N_77_i)
);
// @5:179
  DFFCE \_tx_buffer_sent_Z[0]  (
	.Q(_tx_buffer_sent[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_53)
);
// @5:179
  DFFCE \_shift_reg_rx_Z[3]  (
	.Q(_shift_reg_rx[3]),
	.D(_shift_reg_rx[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un1__sck_c1)
);
// @5:179
  DFFCE \_shift_reg_rx_Z[2]  (
	.Q(_shift_reg_rx[2]),
	.D(_shift_reg_rx[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un1__sck_c1)
);
// @5:179
  DFFCE \_shift_reg_rx_Z[1]  (
	.Q(_shift_reg_rx[1]),
	.D(_shift_reg_rx[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un1__sck_c1)
);
// @5:179
  DFFCE \_shift_reg_rx_Z[0]  (
	.Q(_shift_reg_rx[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un1__sck_c1)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[7]  (
	.Q(_shift_reg_tx[7]),
	.D(_shift_reg_tx_7[7]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[6]  (
	.Q(_shift_reg_tx[6]),
	.D(_shift_reg_tx_7[6]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[5]  (
	.Q(_shift_reg_tx[5]),
	.D(_shift_reg_tx_7[5]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[4]  (
	.Q(_shift_reg_tx[4]),
	.D(_shift_reg_tx_7[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[3]  (
	.Q(_shift_reg_tx[3]),
	.D(N_88_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[2]  (
	.Q(_shift_reg_tx[2]),
	.D(N_90_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[1]  (
	.Q(_shift_reg_tx[1]),
	.D(N_92_0_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_shift_reg_tx_Z[0]  (
	.Q(_shift_reg_tx[0]),
	.D(N_94_0_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_32)
);
// @5:179
  DFFCE \_rx_buffer_occupied_Z[0]  (
	.Q(rx_completed[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_occupied_1_sqmuxa)
);
// @5:179
  DFFCE \_rx_buffer_Z[3]  (
	.Q(debug_rx_buffer[3]),
	.D(_shift_reg_rx[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa)
);
// @5:179
  DFFCE \_rx_buffer_Z[2]  (
	.Q(debug_rx_buffer[2]),
	.D(_shift_reg_rx[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa)
);
// @5:179
  DFFCE \_rx_buffer_Z[1]  (
	.Q(debug_rx_buffer[1]),
	.D(_shift_reg_rx[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa)
);
// @5:179
  DFFCE \_rx_buffer_Z[0]  (
	.Q(debug_rx_buffer[0]),
	.D(_shift_reg_rx[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa)
);
// @5:179
  DFFCE \_state_Z[0]  (
	.Q(_state[0]),
	.D(_state_i[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_30)
);
// @5:179
  DFFCE debug_waiting_for_prescaler_Z (
	.Q(debug_waiting_for_prescaler[0]),
	.D(N_279_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_state[0])
);
// @5:179
  DFFPE \_mosi_Z[0]  (
	.Q(tm1637_dio_c),
	.D(N_91_i),
	.CLK(clk_spi),
	.PRESET(reset_spi_0),
	.CE(un1_tx_completed_7_i[0])
);
// @5:179
  DFFCE \debug_bit_num_Z[3]  (
	.Q(spi_debug_bit_num[3]),
	.D(_sck[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:179
  DFFCE \debug_bit_num_Z[2]  (
	.Q(spi_debug_bit_num[2]),
	.D(_sck[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:179
  DFFCE \debug_bit_num_Z[1]  (
	.Q(spi_debug_bit_num[1]),
	.D(_sck[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:179
  DFFCE \debug_bit_num_Z[0]  (
	.Q(spi_debug_bit_num[0]),
	.D(_sck[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:179
  DFFCE \debug_Z[3]  (
	.Q(spi_debug[3]),
	.D(_mosi_2_sqmuxa),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_96_0_i)
);
// @5:179
  DFFCE \debug_Z[2]  (
	.Q(spi_debug[2]),
	.D(N_17_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_96_0_i)
);
// @5:179
  DFFCE \debug_Z[1]  (
	.Q(spi_debug[1]),
	.D(N_80_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_96_0_i)
);
// @5:179
  DFFPE \debug_Z[0]  (
	.Q(spi_debug[0]),
	.D(N_61_0),
	.CLK(clk_spi),
	.PRESET(reset_spi_0),
	.CE(N_96_0_i)
);
// @5:179
  ALU \_prescaler_cnt_s_0[7]  (
	.CIN(_prescaler_cnt_cry[6]),
	.I0(_prescaler_cnt_qxu[7]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_s_0_COUT[7]),
	.SUM(_prescaler_cnt_s[7])
);
defparam \_prescaler_cnt_s_0[7] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[6]  (
	.CIN(_prescaler_cnt_cry[5]),
	.I0(_prescaler_cnt_cry_0_RNO[6]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[6]),
	.SUM(_prescaler_cnt_s[6])
);
defparam \_prescaler_cnt_cry_0[6] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[5]  (
	.CIN(_prescaler_cnt_cry[4]),
	.I0(_prescaler_cnt_cry_0_RNO[5]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[5]),
	.SUM(_prescaler_cnt_s[5])
);
defparam \_prescaler_cnt_cry_0[5] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[4]  (
	.CIN(_prescaler_cnt_cry[3]),
	.I0(_prescaler_cnt_cry_0_RNO[4]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[4]),
	.SUM(_prescaler_cnt_s[4])
);
defparam \_prescaler_cnt_cry_0[4] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[3]  (
	.CIN(_prescaler_cnt_cry[2]),
	.I0(_prescaler_cnt_cry_0_RNO[3]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[3]),
	.SUM(_prescaler_cnt_s[3])
);
defparam \_prescaler_cnt_cry_0[3] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[2]  (
	.CIN(_prescaler_cnt_cry[1]),
	.I0(_prescaler_cnt_cry_0_RNO[2]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[2]),
	.SUM(_prescaler_cnt_s[2])
);
defparam \_prescaler_cnt_cry_0[2] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[1]  (
	.CIN(_prescaler_cnt_cry[0]),
	.I0(_prescaler_cnt_cry_0_RNO[1]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[1]),
	.SUM(_prescaler_cnt_s[1])
);
defparam \_prescaler_cnt_cry_0[1] .ALU_MODE=0;
// @5:179
  ALU \_prescaler_cnt_cry_0[0]  (
	.CIN(N_86),
	.I0(_prescaler_cnt_cry_0_RNO[0]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[0]),
	.SUM(_prescaler_cnt_s[0])
);
defparam \_prescaler_cnt_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* spi_master_1s_3s_1s_8s_8s_0s_0_1 */

module demo (
  clk_50M,
  rst_n,
  tm1637_clk,
  tm1637_dio,
  tm1637_clk_drain,
  tm1637_dio_drain,
  tm1637_vcc,
  led,
  switches,
  debug_step_id
)
;
input clk_50M ;
input rst_n ;
output tm1637_clk ;
output tm1637_dio ;
output tm1637_clk_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_dio_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_vcc ;
output [3:0] led ;
input [3:0] switches ;
output [6:0] debug_step_id ;
wire clk_50M ;
wire rst_n ;
wire tm1637_clk ;
wire tm1637_dio ;
wire tm1637_clk_drain ;
wire tm1637_dio_drain ;
wire tm1637_vcc ;
wire [0:0] reset_spi;
wire [0:0] wr_spi;
wire [7:0] tx_data;
wire [0:0] wait_spi;
wire [0:0] internal_state_machine;
wire [3:0] cnt_spi;
wire [0:0] debug_waiting_for_spi;
wire [24:0] cnt;
wire [27:0] elapsed_time;
wire [0:0] debug_waiting_for_step_time;
wire [24:6] cnt_3;
wire [3:0] switches_c;
wire [6:1] debug_step_id_c;
wire [0:0] \spi0._sck_i ;
wire [0:0] cnt_spi_i;
wire [43:0] encoded_step;
wire VCC ;
wire un1_step_id_1_cry_0_0_SUM ;
wire un1_step_id_1_cry_1_0_SUM ;
wire un1_step_id_1_cry_2_0_SUM ;
wire un1_step_id_1_cry_3_0_SUM ;
wire un1_step_id_1_cry_4_0_SUM ;
wire un1_step_id_1_cry_5_0_SUM ;
wire un1_step_id_1_s_6_0_SUM ;
wire clk_spi ;
wire GND ;
wire debug_waiting_for_step_time5 ;
wire un1_cntlt24 ;
wire un1_cntlt15 ;
wire un1_cntlt14 ;
wire debug_waiting_for_step_time5_cry_1 ;
wire debug_waiting_for_step_time5_cry_2 ;
wire debug_waiting_for_step_time5_cry_3 ;
wire debug_waiting_for_step_time5_cry_4 ;
wire debug_waiting_for_step_time5_cry_5 ;
wire debug_waiting_for_step_time5_cry_6 ;
wire debug_waiting_for_step_time5_cry_7 ;
wire debug_waiting_for_step_time5_cry_8 ;
wire debug_waiting_for_step_time5_cry_9 ;
wire debug_waiting_for_step_time5_cry_10 ;
wire debug_waiting_for_step_time5_cry_11 ;
wire debug_waiting_for_step_time5_cry_12 ;
wire debug_waiting_for_step_time5_cry_13 ;
wire debug_waiting_for_step_time5_cry_14 ;
wire debug_waiting_for_step_time5_cry_15 ;
wire debug_waiting_for_step_time5_cry_16 ;
wire debug_waiting_for_step_time5_cry_17 ;
wire debug_waiting_for_step_time5_cry_18 ;
wire debug_waiting_for_step_time5_cry_19 ;
wire debug_waiting_for_step_time5_cry_20 ;
wire debug_waiting_for_step_time5_cry_21 ;
wire debug_waiting_for_step_time5_cry_22 ;
wire debug_waiting_for_step_time5_cry_23 ;
wire debug_waiting_for_step_time5_cry_24 ;
wire debug_waiting_for_step_time5_cry_25 ;
wire debug_waiting_for_step_time5_cry_26 ;
wire N_24 ;
wire clk_50M_c ;
wire rst_n_c ;
wire tm1637_dio_c ;
wire un1_step_id_1 ;
wire N_61 ;
wire un1_step_id_1_cry_0 ;
wire un1_step_id_1_cry_1 ;
wire un1_step_id_1_cry_2 ;
wire un1_step_id_1_cry_3 ;
wire un1_step_id_1_cry_4 ;
wire un1_step_id_1_cry_5 ;
wire un3_cnt_cry_0_0_SUM ;
wire un3_cnt_cry_1_0_SUM ;
wire un3_cnt_cry_2_0_SUM ;
wire un3_cnt_cry_3_0_SUM ;
wire un3_cnt_cry_4_0_SUM ;
wire un3_cnt_cry_5_0_SUM ;
wire un3_cnt_cry_6_0_SUM ;
wire un3_cnt_cry_7_0_SUM ;
wire un3_cnt_cry_8_0_SUM ;
wire un3_cnt_cry_9_0_SUM ;
wire un3_cnt_cry_10_0_SUM ;
wire un3_cnt_cry_11_0_SUM ;
wire un3_cnt_cry_12_0_SUM ;
wire un3_cnt_cry_13_0_SUM ;
wire un3_cnt_cry_14_0_SUM ;
wire un3_cnt_cry_15_0_SUM ;
wire un3_cnt_cry_16_0_SUM ;
wire un3_cnt_cry_17_0_SUM ;
wire un3_cnt_cry_18_0_SUM ;
wire un3_cnt_cry_19_0_SUM ;
wire un3_cnt_cry_20_0_SUM ;
wire un3_cnt_cry_21_0_SUM ;
wire un3_cnt_cry_22_0_SUM ;
wire un3_cnt_cry_23_0_SUM ;
wire un3_cnt_s_24_0_SUM ;
wire un3_cnt_cry_0 ;
wire un3_cnt_cry_1 ;
wire un3_cnt_cry_2 ;
wire un3_cnt_cry_3 ;
wire un3_cnt_cry_4 ;
wire un3_cnt_cry_5 ;
wire un3_cnt_cry_6 ;
wire un3_cnt_cry_7 ;
wire un3_cnt_cry_8 ;
wire un3_cnt_cry_9 ;
wire un3_cnt_cry_10 ;
wire un3_cnt_cry_11 ;
wire un3_cnt_cry_12 ;
wire un3_cnt_cry_13 ;
wire un3_cnt_cry_14 ;
wire un3_cnt_cry_15 ;
wire un3_cnt_cry_16 ;
wire un3_cnt_cry_17 ;
wire un3_cnt_cry_18 ;
wire un3_cnt_cry_19 ;
wire un3_cnt_cry_20 ;
wire un3_cnt_cry_21 ;
wire un3_cnt_cry_22 ;
wire un3_cnt_cry_23 ;
wire un2_elapsed_time_s_0 ;
wire un2_elapsed_time_cry_1_0_SUM ;
wire un2_elapsed_time_cry_2_0_SUM ;
wire un2_elapsed_time_cry_3_0_SUM ;
wire un2_elapsed_time_cry_4_0_SUM ;
wire un2_elapsed_time_cry_5_0_SUM ;
wire un2_elapsed_time_cry_6_0_SUM ;
wire un2_elapsed_time_cry_7_0_SUM ;
wire un2_elapsed_time_cry_8_0_SUM ;
wire un2_elapsed_time_cry_9_0_SUM ;
wire un2_elapsed_time_cry_10_0_SUM ;
wire un2_elapsed_time_cry_11_0_SUM ;
wire un2_elapsed_time_cry_12_0_SUM ;
wire un2_elapsed_time_cry_13_0_SUM ;
wire un2_elapsed_time_cry_14_0_SUM ;
wire un2_elapsed_time_cry_15_0_SUM ;
wire un2_elapsed_time_cry_16_0_SUM ;
wire un2_elapsed_time_cry_17_0_SUM ;
wire un2_elapsed_time_cry_18_0_SUM ;
wire un2_elapsed_time_cry_19_0_SUM ;
wire un2_elapsed_time_cry_20_0_SUM ;
wire un2_elapsed_time_cry_21_0_SUM ;
wire un2_elapsed_time_cry_22_0_SUM ;
wire un2_elapsed_time_cry_23_0_SUM ;
wire un2_elapsed_time_cry_24_0_SUM ;
wire un2_elapsed_time_cry_25_0_SUM ;
wire un2_elapsed_time_cry_26_0_SUM ;
wire un2_elapsed_time_s_27_0_SUM ;
wire un2_elapsed_time_cry_0 ;
wire un2_elapsed_time_cry_1 ;
wire un2_elapsed_time_cry_2 ;
wire un2_elapsed_time_cry_3 ;
wire un2_elapsed_time_cry_4 ;
wire un2_elapsed_time_cry_5 ;
wire un2_elapsed_time_cry_6 ;
wire un2_elapsed_time_cry_7 ;
wire un2_elapsed_time_cry_8 ;
wire un2_elapsed_time_cry_9 ;
wire un2_elapsed_time_cry_10 ;
wire un2_elapsed_time_cry_11 ;
wire un2_elapsed_time_cry_12 ;
wire un2_elapsed_time_cry_13 ;
wire un2_elapsed_time_cry_14 ;
wire un2_elapsed_time_cry_15 ;
wire un2_elapsed_time_cry_16 ;
wire un2_elapsed_time_cry_17 ;
wire un2_elapsed_time_cry_18 ;
wire un2_elapsed_time_cry_19 ;
wire un2_elapsed_time_cry_20 ;
wire un2_elapsed_time_cry_21 ;
wire un2_elapsed_time_cry_22 ;
wire un2_elapsed_time_cry_23 ;
wire un2_elapsed_time_cry_24 ;
wire un2_elapsed_time_cry_25 ;
wire un2_elapsed_time_cry_26 ;
wire un1_cntlto14_2 ;
wire un1_cntlto24_d ;
wire un1_cntlto17_c ;
wire un1_cntlto17_d_out ;
wire debug_waiting_for_step_time5_i ;
wire N_61_i ;
wire N_235_i ;
wire N_241_i ;
wire N_65_i ;
wire N_83_i ;
wire rst_n_c_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire debug_waiting_for_step_time5_axb_0_i ;
wire N_40_i ;
wire clk_spi_ldmx ;
wire un1_cntlt24_i ;
wire N_557 ;
wire N_558 ;
wire N_559 ;
wire N_560 ;
wire N_561 ;
wire N_562 ;
wire N_563 ;
wire N_564 ;
wire N_565 ;
wire N_566 ;
wire N_567 ;
wire N_568 ;
wire N_569 ;
wire N_570 ;
wire N_571 ;
wire N_572 ;
wire N_573 ;
wire N_574 ;
wire N_575 ;
wire N_576 ;
wire N_577 ;
wire N_578 ;
wire N_579 ;
wire N_580 ;
wire N_581 ;
wire N_582 ;
wire N_583 ;
wire N_584 ;
wire N_585 ;
wire N_586 ;
wire N_587 ;
wire N_588 ;
wire N_589 ;
wire N_590 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_596 ;
wire un1_cntlto22_4_3 ;
wire un1_cntlto24_d_0 ;
wire un1_cntlto24_2_0 ;
wire un1_cntlto24_6_0 ;
wire un1_cntlto24_7_0 ;
wire un1_cntlto24_8_0 ;
wire un1_cntlto24_5_0 ;
wire un1_cntlto17_0_0_1 ;
wire un1_cntlto10_N_2L1 ;
wire un1_cntlto10_N_3L3 ;
wire un1_cntlto10_N_4L5 ;
wire un2_elapsed_time_s_27_0_COUT ;
wire un3_cnt_s_24_0_COUT ;
wire un1_step_id_1_cry_0_0_RNO ;
wire un1_step_id_1_s_6_0_COUT ;
wire debug_waiting_for_step_time5_cry_1_0_SUM ;
wire debug_waiting_for_step_time5_cry_2_0_SUM ;
wire debug_waiting_for_step_time5_cry_3_0_SUM ;
wire debug_waiting_for_step_time5_cry_4_0_SUM ;
wire debug_waiting_for_step_time5_cry_5_0_SUM ;
wire debug_waiting_for_step_time5_cry_6_0_SUM ;
wire debug_waiting_for_step_time5_cry_7_0_SUM ;
wire debug_waiting_for_step_time5_cry_8_0_SUM ;
wire debug_waiting_for_step_time5_cry_9_0_SUM ;
wire debug_waiting_for_step_time5_cry_10_0_SUM ;
wire debug_waiting_for_step_time5_cry_11_0_SUM ;
wire debug_waiting_for_step_time5_cry_12_0_SUM ;
wire debug_waiting_for_step_time5_cry_13_0_SUM ;
wire debug_waiting_for_step_time5_cry_14_0_SUM ;
wire debug_waiting_for_step_time5_cry_15_0_SUM ;
wire debug_waiting_for_step_time5_cry_16_0_SUM ;
wire debug_waiting_for_step_time5_cry_17_0_SUM ;
wire debug_waiting_for_step_time5_cry_18_0_SUM ;
wire debug_waiting_for_step_time5_cry_19_0_SUM ;
wire debug_waiting_for_step_time5_cry_20_0_SUM ;
wire debug_waiting_for_step_time5_cry_21_0_SUM ;
wire debug_waiting_for_step_time5_cry_22_0_SUM ;
wire debug_waiting_for_step_time5_cry_23_0_SUM ;
wire debug_waiting_for_step_time5_cry_24_0_SUM ;
wire debug_waiting_for_step_time5_cry_25_0_SUM ;
wire debug_waiting_for_step_time5_cry_26_0_SUM ;
wire debug_waiting_for_step_time5_cry_27_0_SUM ;
wire N_773 ;
  GSR GSR_INST (
	.GSRI(VCC)
);
// @6:230
  INV un2_elapsed_time_s_0_cZ (
	.I(elapsed_time[0]),
	.O(un2_elapsed_time_s_0)
);
// @6:236
  INV debug_waiting_for_step_time5_cry_27_0_RNI1VM2 (
	.I(debug_waiting_for_step_time5),
	.O(debug_waiting_for_step_time5_i)
);
// @6:188
  INV rst_n_ibuf_RNIBNDC (
	.I(rst_n_c),
	.O(rst_n_c_i)
);
  INV \cnt_spi_RNO[0]  (
	.I(cnt_spi[0]),
	.O(cnt_spi_i[0])
);
// @6:49
  LUT3 \cnt_3_cZ[6]  (
	.I0(un3_cnt_cry_6_0_SUM),
	.I1(cnt[24]),
	.I2(un1_cntlt24),
	.F(cnt_3[6])
);
defparam \cnt_3_cZ[6] .INIT=8'hA2;
// @6:49
  LUT3 \cnt_3_cZ[11]  (
	.I0(un3_cnt_cry_11_0_SUM),
	.I1(cnt[24]),
	.I2(un1_cntlt24),
	.F(cnt_3[11])
);
defparam \cnt_3_cZ[11] .INIT=8'hA2;
// @6:49
  LUT4 \cnt_RNO[13]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_8_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[13])
);
defparam \cnt_RNO[13] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[14]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_7_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[14])
);
defparam \cnt_RNO[14] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[16]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_6_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[16])
);
defparam \cnt_RNO[16] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[18]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_5_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[18])
);
defparam \cnt_RNO[18] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[21]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_2_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[21])
);
defparam \cnt_RNO[21] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[12]  (
	.I0(un3_cnt_cry_12_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[12])
);
defparam \cnt_RNO[12] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[19]  (
	.I0(un3_cnt_cry_19_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[19])
);
defparam \cnt_RNO[19] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[20]  (
	.I0(un3_cnt_cry_20_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[20])
);
defparam \cnt_RNO[20] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[22]  (
	.I0(un3_cnt_cry_22_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[22])
);
defparam \cnt_RNO[22] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[24]  (
	.I0(un3_cnt_s_24_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[24])
);
defparam \cnt_RNO[24] .INIT=16'h2A00;
// @6:49
  LUT4 un1_cntlto24_d_cZ (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.I2(un1_cntlto17_d_out),
	.I3(un1_cntlto24_d_0),
	.F(un1_cntlto24_d)
);
defparam un1_cntlto24_d_cZ.INIT=16'hFFE0;
// @6:49
  LUT2 un1_cntlto14 (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.F(un1_cntlt15)
);
defparam un1_cntlto14.INIT=4'hE;
// @6:49
  LUT4 un1_cntlto24_d_0_cZ (
	.I0(cnt[20]),
	.I1(cnt[24]),
	.I2(un1_cntlto17_c),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlto24_d_0)
);
defparam un1_cntlto24_d_0_cZ.INIT=16'hFFF7;
// @6:49
  LUT4 un1_cntlto14_2_cZ (
	.I0(cnt[11]),
	.I1(cnt[12]),
	.I2(cnt[13]),
	.I3(cnt[14]),
	.F(un1_cntlto14_2)
);
defparam un1_cntlto14_2_cZ.INIT=16'h7FFF;
// @6:49
  LUT4 un1_cntlto22_4_3_cZ (
	.I0(cnt[18]),
	.I1(cnt[19]),
	.I2(cnt[21]),
	.I3(cnt[22]),
	.F(un1_cntlto22_4_3)
);
defparam un1_cntlto22_4_3_cZ.INIT=16'h7FFF;
// @6:49
  LUT3 \cnt_RNO_0[21]  (
	.I0(un3_cnt_cry_21_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_2_0)
);
defparam \cnt_RNO_0[21] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[16]  (
	.I0(un3_cnt_cry_16_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_6_0)
);
defparam \cnt_RNO_0[16] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[14]  (
	.I0(un3_cnt_cry_14_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_7_0)
);
defparam \cnt_RNO_0[14] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[13]  (
	.I0(un3_cnt_cry_13_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_8_0)
);
defparam \cnt_RNO_0[13] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[18]  (
	.I0(un3_cnt_cry_18_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_5_0)
);
defparam \cnt_RNO_0[18] .INIT=8'h2A;
// @6:49
  LUT2 un1_cntlto17_c_cZ (
	.I0(cnt[16]),
	.I1(cnt[17]),
	.F(un1_cntlto17_c)
);
defparam un1_cntlto17_c_cZ.INIT=4'h1;
// @6:49
  LUT2 un1_cntlto17_d_s (
	.I0(cnt[15]),
	.I1(cnt[17]),
	.F(un1_cntlto17_d_out)
);
defparam un1_cntlto17_d_s.INIT=4'h1;
// @6:38
  LUT2 clk_spi_ldmx_cZ (
	.I0(clk_spi),
	.I1(cnt[24]),
	.F(clk_spi_ldmx)
);
defparam clk_spi_ldmx_cZ.INIT=4'h6;
// @6:49
  LUT4 un1_cntlto17_0_0_1_cZ (
	.I0(cnt[20]),
	.I1(un1_cntlt14),
	.I2(un1_cntlto14_2),
	.I3(un1_cntlto17_d_out),
	.F(un1_cntlto17_0_0_1)
);
defparam un1_cntlto17_0_0_1_cZ.INIT=16'h02AA;
// @6:49
  LUT4 un1_cntlto17_0_0 (
	.I0(cnt[23]),
	.I1(un1_cntlto17_0_0_1),
	.I2(un1_cntlto17_c),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlt24)
);
defparam un1_cntlto17_0_0.INIT=16'h5551;
// @6:49
  LUT4 un1_cntlto10 (
	.I0(cnt[6]),
	.I1(un1_cntlto10_N_2L1),
	.I2(un1_cntlto10_N_3L3),
	.I3(un1_cntlto10_N_4L5),
	.F(un1_cntlt14)
);
defparam un1_cntlto10.INIT=16'h5040;
// @6:49
  LUT2 un1_cntlto10_N_4L5_cZ (
	.I0(cnt[2]),
	.I1(cnt[3]),
	.F(un1_cntlto10_N_4L5)
);
defparam un1_cntlto10_N_4L5_cZ.INIT=4'h7;
// @6:49
  LUT4 un1_cntlto10_N_3L3_cZ (
	.I0(cnt[7]),
	.I1(cnt[8]),
	.I2(cnt[9]),
	.I3(cnt[10]),
	.F(un1_cntlto10_N_3L3)
);
defparam un1_cntlto10_N_3L3_cZ.INIT=16'h0001;
// @6:49
  LUT4 un1_cntlto10_N_2L1_cZ (
	.I0(cnt[0]),
	.I1(cnt[1]),
	.I2(cnt[4]),
	.I3(cnt[5]),
	.F(un1_cntlto10_N_2L1)
);
defparam un1_cntlto10_N_2L1_cZ.INIT=16'h7FFF;
  LUT4 clk_spi_RNO (
	.I0(cnt[23]),
	.I1(un1_cntlto17_0_0_1),
	.I2(un1_cntlto17_c),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlt24_i)
);
defparam clk_spi_RNO.INIT=16'hAAAE;
  LUT2 un1_step_id_1_cry_0_0_RNO_cZ (
	.I0(N_61),
	.I1(debug_waiting_for_step_time5),
	.F(un1_step_id_1_cry_0_0_RNO)
);
defparam un1_step_id_1_cry_0_0_RNO_cZ.INIT=4'h2;
// @6:188
  DFFC \debug_waiting_for_step_time_Z[0]  (
	.Q(debug_waiting_for_step_time[0]),
	.D(debug_waiting_for_step_time5),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFCE \elapsed_time_Z[13]  (
	.Q(elapsed_time[13]),
	.D(un2_elapsed_time_cry_13_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[12]  (
	.Q(elapsed_time[12]),
	.D(un2_elapsed_time_cry_12_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[11]  (
	.Q(elapsed_time[11]),
	.D(un2_elapsed_time_cry_11_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[10]  (
	.Q(elapsed_time[10]),
	.D(un2_elapsed_time_cry_10_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[9]  (
	.Q(elapsed_time[9]),
	.D(un2_elapsed_time_cry_9_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[8]  (
	.Q(elapsed_time[8]),
	.D(un2_elapsed_time_cry_8_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[7]  (
	.Q(elapsed_time[7]),
	.D(un2_elapsed_time_cry_7_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[6]  (
	.Q(elapsed_time[6]),
	.D(un2_elapsed_time_cry_6_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[5]  (
	.Q(elapsed_time[5]),
	.D(un2_elapsed_time_cry_5_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[4]  (
	.Q(elapsed_time[4]),
	.D(un2_elapsed_time_cry_4_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[3]  (
	.Q(elapsed_time[3]),
	.D(un2_elapsed_time_cry_3_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[2]  (
	.Q(elapsed_time[2]),
	.D(un2_elapsed_time_cry_2_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[1]  (
	.Q(elapsed_time[1]),
	.D(un2_elapsed_time_cry_1_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[0]  (
	.Q(elapsed_time[0]),
	.D(un2_elapsed_time_s_0),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFC \step_id_Z[0]  (
	.Q(un1_step_id_1),
	.D(un1_step_id_1_cry_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFCE \elapsed_time_Z[27]  (
	.Q(elapsed_time[27]),
	.D(un2_elapsed_time_s_27_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[26]  (
	.Q(elapsed_time[26]),
	.D(un2_elapsed_time_cry_26_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[25]  (
	.Q(elapsed_time[25]),
	.D(un2_elapsed_time_cry_25_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[24]  (
	.Q(elapsed_time[24]),
	.D(un2_elapsed_time_cry_24_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[23]  (
	.Q(elapsed_time[23]),
	.D(un2_elapsed_time_cry_23_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[22]  (
	.Q(elapsed_time[22]),
	.D(un2_elapsed_time_cry_22_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[21]  (
	.Q(elapsed_time[21]),
	.D(un2_elapsed_time_cry_21_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[20]  (
	.Q(elapsed_time[20]),
	.D(un2_elapsed_time_cry_20_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[19]  (
	.Q(elapsed_time[19]),
	.D(un2_elapsed_time_cry_19_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[18]  (
	.Q(elapsed_time[18]),
	.D(un2_elapsed_time_cry_18_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[17]  (
	.Q(elapsed_time[17]),
	.D(un2_elapsed_time_cry_17_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[16]  (
	.Q(elapsed_time[16]),
	.D(un2_elapsed_time_cry_16_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[15]  (
	.Q(elapsed_time[15]),
	.D(un2_elapsed_time_cry_15_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:188
  DFFCE \elapsed_time_Z[14]  (
	.Q(elapsed_time[14]),
	.D(un2_elapsed_time_cry_14_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_24)
);
// @6:38
  DFFC \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(un3_cnt_cry_4_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(un3_cnt_cry_3_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(un3_cnt_cry_2_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(un3_cnt_cry_1_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(un3_cnt_cry_0_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \cnt_spi_Z[3]  (
	.Q(cnt_spi[3]),
	.D(N_10_0_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \cnt_spi_Z[2]  (
	.Q(cnt_spi[2]),
	.D(N_11_0_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \cnt_spi_Z[1]  (
	.Q(cnt_spi[1]),
	.D(N_12_0_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \cnt_spi_Z[0]  (
	.Q(cnt_spi[0]),
	.D(cnt_spi_i[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \step_id_Z[6]  (
	.Q(debug_step_id_c[6]),
	.D(un1_step_id_1_s_6_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \step_id_Z[5]  (
	.Q(debug_step_id_c[5]),
	.D(un1_step_id_1_cry_5_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \step_id_Z[4]  (
	.Q(debug_step_id_c[4]),
	.D(un1_step_id_1_cry_4_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \step_id_Z[3]  (
	.Q(debug_step_id_c[3]),
	.D(un1_step_id_1_cry_3_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \step_id_Z[2]  (
	.Q(debug_step_id_c[2]),
	.D(un1_step_id_1_cry_2_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \step_id_Z[1]  (
	.Q(debug_step_id_c[1]),
	.D(un1_step_id_1_cry_1_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[19]  (
	.Q(cnt[19]),
	.D(cnt_3[19]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[18]  (
	.Q(cnt[18]),
	.D(cnt_3[18]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[17]  (
	.Q(cnt[17]),
	.D(un3_cnt_cry_17_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[16]  (
	.Q(cnt[16]),
	.D(cnt_3[16]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[15]  (
	.Q(cnt[15]),
	.D(un3_cnt_cry_15_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[14]  (
	.Q(cnt[14]),
	.D(cnt_3[14]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[13]  (
	.Q(cnt[13]),
	.D(cnt_3[13]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[12]  (
	.Q(cnt[12]),
	.D(cnt_3[12]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[11]  (
	.Q(cnt[11]),
	.D(cnt_3[11]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[10]  (
	.Q(cnt[10]),
	.D(un3_cnt_cry_10_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[9]  (
	.Q(cnt[9]),
	.D(un3_cnt_cry_9_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(un3_cnt_cry_8_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(un3_cnt_cry_7_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_3[6]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(un3_cnt_cry_5_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[24]  (
	.Q(cnt[24]),
	.D(cnt_3[24]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[23]  (
	.Q(cnt[23]),
	.D(un3_cnt_cry_23_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[22]  (
	.Q(cnt[22]),
	.D(cnt_3[22]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[21]  (
	.Q(cnt[21]),
	.D(cnt_3[21]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[20]  (
	.Q(cnt[20]),
	.D(cnt_3[20]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \reset_spi_Z[0]  (
	.Q(reset_spi[0]),
	.D(encoded_step[43]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \wait_spi_Z[0]  (
	.Q(wait_spi[0]),
	.D(encoded_step[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \wr_spi_Z[0]  (
	.Q(wr_spi[0]),
	.D(encoded_step[2]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[7]  (
	.Q(tx_data[7]),
	.D(encoded_step[15]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[6]  (
	.Q(tx_data[6]),
	.D(encoded_step[14]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[5]  (
	.Q(tx_data[5]),
	.D(encoded_step[13]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[4]  (
	.Q(tx_data[4]),
	.D(encoded_step[12]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[2]  (
	.Q(tx_data[2]),
	.D(encoded_step[10]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[1]  (
	.Q(tx_data[1]),
	.D(encoded_step[9]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:188
  DFFC \tx_data_Z[0]  (
	.Q(tx_data[0]),
	.D(encoded_step[8]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFCE clk_spi_Z (
	.Q(clk_spi),
	.D(clk_spi_ldmx),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i),
	.CE(un1_cntlt24_i)
);
// @6:188
  DFFCE \debug_waiting_for_spi_Z[0]  (
	.Q(debug_waiting_for_spi[0]),
	.D(N_40_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(debug_waiting_for_step_time5_i)
);
// @6:188
  DFFCE \internal_state_machine_Z[0]  (
	.Q(internal_state_machine[0]),
	.D(N_61_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(debug_waiting_for_step_time5_i)
);
// @6:6
  IBUF clk_50M_ibuf (
	.O(clk_50M_c),
	.I(clk_50M)
);
// @6:7
  IBUF rst_n_ibuf (
	.O(rst_n_c),
	.I(rst_n)
);
// @6:14
  IBUF \switches_ibuf[0]  (
	.O(switches_c[0]),
	.I(switches[0])
);
// @6:14
  IBUF \switches_ibuf[1]  (
	.O(switches_c[1]),
	.I(switches[1])
);
// @6:14
  IBUF \switches_ibuf[2]  (
	.O(switches_c[2]),
	.I(switches[2])
);
// @6:14
  IBUF \switches_ibuf[3]  (
	.O(switches_c[3]),
	.I(switches[3])
);
// @6:8
  OBUF tm1637_clk_obuf (
	.O(tm1637_clk),
	.I(\spi0._sck_i [0])
);
// @6:9
  OBUF tm1637_dio_obuf (
	.O(tm1637_dio),
	.I(tm1637_dio_c)
);
// @6:10
  TBUF tm1637_clk_drain_obuft (
	.I(GND),
	.OEN(\spi0._sck_i [0]),
	.O(tm1637_clk_drain)
);
// @6:11
  TBUF tm1637_dio_drain_obuft (
	.I(GND),
	.OEN(tm1637_dio_c),
	.O(tm1637_dio_drain)
);
// @6:12
  OBUF tm1637_vcc_obuf (
	.O(tm1637_vcc),
	.I(VCC)
);
// @6:13
  OBUF \led_obuf[0]  (
	.O(led[0]),
	.I(N_83_i)
);
// @6:13
  OBUF \led_obuf[1]  (
	.O(led[1]),
	.I(N_65_i)
);
// @6:13
  OBUF \led_obuf[2]  (
	.O(led[2]),
	.I(N_241_i)
);
// @6:13
  OBUF \led_obuf[3]  (
	.O(led[3]),
	.I(N_235_i)
);
// @6:15
  OBUF \debug_step_id_obuf[0]  (
	.O(debug_step_id[0]),
	.I(un1_step_id_1)
);
// @6:15
  OBUF \debug_step_id_obuf[1]  (
	.O(debug_step_id[1]),
	.I(debug_step_id_c[1])
);
// @6:15
  OBUF \debug_step_id_obuf[2]  (
	.O(debug_step_id[2]),
	.I(debug_step_id_c[2])
);
// @6:15
  OBUF \debug_step_id_obuf[3]  (
	.O(debug_step_id[3]),
	.I(debug_step_id_c[3])
);
// @6:15
  OBUF \debug_step_id_obuf[4]  (
	.O(debug_step_id[4]),
	.I(debug_step_id_c[4])
);
// @6:15
  OBUF \debug_step_id_obuf[5]  (
	.O(debug_step_id[5]),
	.I(debug_step_id_c[5])
);
// @6:15
  OBUF \debug_step_id_obuf[6]  (
	.O(debug_step_id[6]),
	.I(debug_step_id_c[6])
);
// @6:227
  ALU debug_waiting_for_step_time5_cry_27_0 (
	.CIN(debug_waiting_for_step_time5_cry_26),
	.I0(GND),
	.I1(elapsed_time[27]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5),
	.SUM(debug_waiting_for_step_time5_cry_27_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_27_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_26_0 (
	.CIN(debug_waiting_for_step_time5_cry_25),
	.I0(GND),
	.I1(elapsed_time[26]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_26),
	.SUM(debug_waiting_for_step_time5_cry_26_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_26_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_25_0 (
	.CIN(debug_waiting_for_step_time5_cry_24),
	.I0(GND),
	.I1(elapsed_time[25]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_25),
	.SUM(debug_waiting_for_step_time5_cry_25_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_25_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_24_0 (
	.CIN(debug_waiting_for_step_time5_cry_23),
	.I0(GND),
	.I1(elapsed_time[24]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_24),
	.SUM(debug_waiting_for_step_time5_cry_24_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_24_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_23_0 (
	.CIN(debug_waiting_for_step_time5_cry_22),
	.I0(GND),
	.I1(elapsed_time[23]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_23),
	.SUM(debug_waiting_for_step_time5_cry_23_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_23_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_22_0 (
	.CIN(debug_waiting_for_step_time5_cry_21),
	.I0(GND),
	.I1(elapsed_time[22]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_22),
	.SUM(debug_waiting_for_step_time5_cry_22_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_22_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_21_0 (
	.CIN(debug_waiting_for_step_time5_cry_20),
	.I0(GND),
	.I1(elapsed_time[21]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_21),
	.SUM(debug_waiting_for_step_time5_cry_21_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_21_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_20_0 (
	.CIN(debug_waiting_for_step_time5_cry_19),
	.I0(GND),
	.I1(elapsed_time[20]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_20),
	.SUM(debug_waiting_for_step_time5_cry_20_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_20_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_19_0 (
	.CIN(debug_waiting_for_step_time5_cry_18),
	.I0(GND),
	.I1(elapsed_time[19]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_19),
	.SUM(debug_waiting_for_step_time5_cry_19_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_19_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_18_0 (
	.CIN(debug_waiting_for_step_time5_cry_17),
	.I0(GND),
	.I1(elapsed_time[18]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_18),
	.SUM(debug_waiting_for_step_time5_cry_18_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_18_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_17_0 (
	.CIN(debug_waiting_for_step_time5_cry_16),
	.I0(GND),
	.I1(elapsed_time[17]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_17),
	.SUM(debug_waiting_for_step_time5_cry_17_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_17_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_16_0 (
	.CIN(debug_waiting_for_step_time5_cry_15),
	.I0(GND),
	.I1(elapsed_time[16]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_16),
	.SUM(debug_waiting_for_step_time5_cry_16_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_16_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_15_0 (
	.CIN(debug_waiting_for_step_time5_cry_14),
	.I0(GND),
	.I1(elapsed_time[15]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_15),
	.SUM(debug_waiting_for_step_time5_cry_15_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_15_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_14_0 (
	.CIN(debug_waiting_for_step_time5_cry_13),
	.I0(GND),
	.I1(elapsed_time[14]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_14),
	.SUM(debug_waiting_for_step_time5_cry_14_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_14_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_13_0 (
	.CIN(debug_waiting_for_step_time5_cry_12),
	.I0(GND),
	.I1(elapsed_time[13]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_13),
	.SUM(debug_waiting_for_step_time5_cry_13_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_13_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_12_0 (
	.CIN(debug_waiting_for_step_time5_cry_11),
	.I0(GND),
	.I1(elapsed_time[12]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_12),
	.SUM(debug_waiting_for_step_time5_cry_12_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_12_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_11_0 (
	.CIN(debug_waiting_for_step_time5_cry_10),
	.I0(GND),
	.I1(elapsed_time[11]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_11),
	.SUM(debug_waiting_for_step_time5_cry_11_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_11_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_10_0 (
	.CIN(debug_waiting_for_step_time5_cry_9),
	.I0(GND),
	.I1(elapsed_time[10]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_10),
	.SUM(debug_waiting_for_step_time5_cry_10_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_10_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_9_0 (
	.CIN(debug_waiting_for_step_time5_cry_8),
	.I0(GND),
	.I1(elapsed_time[9]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_9),
	.SUM(debug_waiting_for_step_time5_cry_9_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_9_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_8_0 (
	.CIN(debug_waiting_for_step_time5_cry_7),
	.I0(GND),
	.I1(elapsed_time[8]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_8),
	.SUM(debug_waiting_for_step_time5_cry_8_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_8_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_7_0 (
	.CIN(debug_waiting_for_step_time5_cry_6),
	.I0(encoded_step[23]),
	.I1(elapsed_time[7]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_7),
	.SUM(debug_waiting_for_step_time5_cry_7_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_7_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_6_0 (
	.CIN(debug_waiting_for_step_time5_cry_5),
	.I0(encoded_step[22]),
	.I1(elapsed_time[6]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_6),
	.SUM(debug_waiting_for_step_time5_cry_6_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_6_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_5_0 (
	.CIN(debug_waiting_for_step_time5_cry_4),
	.I0(encoded_step[21]),
	.I1(elapsed_time[5]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_5),
	.SUM(debug_waiting_for_step_time5_cry_5_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_5_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_4_0 (
	.CIN(debug_waiting_for_step_time5_cry_3),
	.I0(encoded_step[20]),
	.I1(elapsed_time[4]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_4),
	.SUM(debug_waiting_for_step_time5_cry_4_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_4_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_3_0 (
	.CIN(debug_waiting_for_step_time5_cry_2),
	.I0(encoded_step[19]),
	.I1(elapsed_time[3]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_3),
	.SUM(debug_waiting_for_step_time5_cry_3_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_3_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_2_0 (
	.CIN(debug_waiting_for_step_time5_cry_1),
	.I0(encoded_step[18]),
	.I1(elapsed_time[2]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_2),
	.SUM(debug_waiting_for_step_time5_cry_2_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_2_0.ALU_MODE=1;
// @6:227
  ALU debug_waiting_for_step_time5_cry_1_0 (
	.CIN(GND),
	.I0(encoded_step[17]),
	.I1(elapsed_time[1]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_1),
	.SUM(debug_waiting_for_step_time5_cry_1_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_1_0.ALU_MODE=1;
// @6:227
  ALU un1_step_id_1_s_6_0 (
	.CIN(un1_step_id_1_cry_5),
	.I0(debug_step_id_c[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_s_6_0_COUT),
	.SUM(un1_step_id_1_s_6_0_SUM)
);
defparam un1_step_id_1_s_6_0.ALU_MODE=0;
// @6:227
  ALU un1_step_id_1_cry_5_0 (
	.CIN(un1_step_id_1_cry_4),
	.I0(debug_step_id_c[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_5),
	.SUM(un1_step_id_1_cry_5_0_SUM)
);
defparam un1_step_id_1_cry_5_0.ALU_MODE=0;
// @6:227
  ALU un1_step_id_1_cry_4_0 (
	.CIN(un1_step_id_1_cry_3),
	.I0(debug_step_id_c[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_4),
	.SUM(un1_step_id_1_cry_4_0_SUM)
);
defparam un1_step_id_1_cry_4_0.ALU_MODE=0;
// @6:227
  ALU un1_step_id_1_cry_3_0 (
	.CIN(un1_step_id_1_cry_2),
	.I0(debug_step_id_c[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_3),
	.SUM(un1_step_id_1_cry_3_0_SUM)
);
defparam un1_step_id_1_cry_3_0.ALU_MODE=0;
// @6:227
  ALU un1_step_id_1_cry_2_0 (
	.CIN(un1_step_id_1_cry_1),
	.I0(debug_step_id_c[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_2),
	.SUM(un1_step_id_1_cry_2_0_SUM)
);
defparam un1_step_id_1_cry_2_0.ALU_MODE=0;
// @6:227
  ALU un1_step_id_1_cry_1_0 (
	.CIN(un1_step_id_1_cry_0),
	.I0(debug_step_id_c[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_1),
	.SUM(un1_step_id_1_cry_1_0_SUM)
);
defparam un1_step_id_1_cry_1_0.ALU_MODE=0;
// @6:227
  ALU un1_step_id_1_cry_0_0 (
	.CIN(GND),
	.I0(un1_step_id_1_cry_0_0_RNO),
	.I1(un1_step_id_1),
	.I3(GND),
	.COUT(un1_step_id_1_cry_0),
	.SUM(un1_step_id_1_cry_0_0_SUM)
);
defparam un1_step_id_1_cry_0_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_s_24_0 (
	.CIN(un3_cnt_cry_23),
	.I0(cnt[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_s_24_0_COUT),
	.SUM(un3_cnt_s_24_0_SUM)
);
defparam un3_cnt_s_24_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_23_0 (
	.CIN(un3_cnt_cry_22),
	.I0(cnt[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_23),
	.SUM(un3_cnt_cry_23_0_SUM)
);
defparam un3_cnt_cry_23_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_22_0 (
	.CIN(un3_cnt_cry_21),
	.I0(cnt[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_22),
	.SUM(un3_cnt_cry_22_0_SUM)
);
defparam un3_cnt_cry_22_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_21_0 (
	.CIN(un3_cnt_cry_20),
	.I0(cnt[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_21),
	.SUM(un3_cnt_cry_21_0_SUM)
);
defparam un3_cnt_cry_21_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_20_0 (
	.CIN(un3_cnt_cry_19),
	.I0(cnt[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_20),
	.SUM(un3_cnt_cry_20_0_SUM)
);
defparam un3_cnt_cry_20_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_19_0 (
	.CIN(un3_cnt_cry_18),
	.I0(cnt[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_19),
	.SUM(un3_cnt_cry_19_0_SUM)
);
defparam un3_cnt_cry_19_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_18_0 (
	.CIN(un3_cnt_cry_17),
	.I0(cnt[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_18),
	.SUM(un3_cnt_cry_18_0_SUM)
);
defparam un3_cnt_cry_18_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_17_0 (
	.CIN(un3_cnt_cry_16),
	.I0(cnt[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_17),
	.SUM(un3_cnt_cry_17_0_SUM)
);
defparam un3_cnt_cry_17_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_16_0 (
	.CIN(un3_cnt_cry_15),
	.I0(cnt[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_16),
	.SUM(un3_cnt_cry_16_0_SUM)
);
defparam un3_cnt_cry_16_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_15_0 (
	.CIN(un3_cnt_cry_14),
	.I0(cnt[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_15),
	.SUM(un3_cnt_cry_15_0_SUM)
);
defparam un3_cnt_cry_15_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_14_0 (
	.CIN(un3_cnt_cry_13),
	.I0(cnt[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_14),
	.SUM(un3_cnt_cry_14_0_SUM)
);
defparam un3_cnt_cry_14_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_13_0 (
	.CIN(un3_cnt_cry_12),
	.I0(cnt[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_13),
	.SUM(un3_cnt_cry_13_0_SUM)
);
defparam un3_cnt_cry_13_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_12_0 (
	.CIN(un3_cnt_cry_11),
	.I0(cnt[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_12),
	.SUM(un3_cnt_cry_12_0_SUM)
);
defparam un3_cnt_cry_12_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_11_0 (
	.CIN(un3_cnt_cry_10),
	.I0(cnt[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_11),
	.SUM(un3_cnt_cry_11_0_SUM)
);
defparam un3_cnt_cry_11_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_10_0 (
	.CIN(un3_cnt_cry_9),
	.I0(cnt[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_10),
	.SUM(un3_cnt_cry_10_0_SUM)
);
defparam un3_cnt_cry_10_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_9_0 (
	.CIN(un3_cnt_cry_8),
	.I0(cnt[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_9),
	.SUM(un3_cnt_cry_9_0_SUM)
);
defparam un3_cnt_cry_9_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_8_0 (
	.CIN(un3_cnt_cry_7),
	.I0(cnt[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_8),
	.SUM(un3_cnt_cry_8_0_SUM)
);
defparam un3_cnt_cry_8_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_7_0 (
	.CIN(un3_cnt_cry_6),
	.I0(cnt[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_7),
	.SUM(un3_cnt_cry_7_0_SUM)
);
defparam un3_cnt_cry_7_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_6_0 (
	.CIN(un3_cnt_cry_5),
	.I0(cnt[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_6),
	.SUM(un3_cnt_cry_6_0_SUM)
);
defparam un3_cnt_cry_6_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_5_0 (
	.CIN(un3_cnt_cry_4),
	.I0(cnt[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_5),
	.SUM(un3_cnt_cry_5_0_SUM)
);
defparam un3_cnt_cry_5_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_4_0 (
	.CIN(un3_cnt_cry_3),
	.I0(cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_4),
	.SUM(un3_cnt_cry_4_0_SUM)
);
defparam un3_cnt_cry_4_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_3_0 (
	.CIN(un3_cnt_cry_2),
	.I0(cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_3),
	.SUM(un3_cnt_cry_3_0_SUM)
);
defparam un3_cnt_cry_3_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_2_0 (
	.CIN(un3_cnt_cry_1),
	.I0(cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_2),
	.SUM(un3_cnt_cry_2_0_SUM)
);
defparam un3_cnt_cry_2_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_1_0 (
	.CIN(un3_cnt_cry_0),
	.I0(cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_1),
	.SUM(un3_cnt_cry_1_0_SUM)
);
defparam un3_cnt_cry_1_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_0_0 (
	.CIN(VCC),
	.I0(cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_0),
	.SUM(un3_cnt_cry_0_0_SUM)
);
defparam un3_cnt_cry_0_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_s_27_0 (
	.CIN(un2_elapsed_time_cry_26),
	.I0(elapsed_time[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_s_27_0_COUT),
	.SUM(un2_elapsed_time_s_27_0_SUM)
);
defparam un2_elapsed_time_s_27_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_26_0 (
	.CIN(un2_elapsed_time_cry_25),
	.I0(elapsed_time[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_26),
	.SUM(un2_elapsed_time_cry_26_0_SUM)
);
defparam un2_elapsed_time_cry_26_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_25_0 (
	.CIN(un2_elapsed_time_cry_24),
	.I0(elapsed_time[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_25),
	.SUM(un2_elapsed_time_cry_25_0_SUM)
);
defparam un2_elapsed_time_cry_25_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_24_0 (
	.CIN(un2_elapsed_time_cry_23),
	.I0(elapsed_time[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_24),
	.SUM(un2_elapsed_time_cry_24_0_SUM)
);
defparam un2_elapsed_time_cry_24_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_23_0 (
	.CIN(un2_elapsed_time_cry_22),
	.I0(elapsed_time[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_23),
	.SUM(un2_elapsed_time_cry_23_0_SUM)
);
defparam un2_elapsed_time_cry_23_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_22_0 (
	.CIN(un2_elapsed_time_cry_21),
	.I0(elapsed_time[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_22),
	.SUM(un2_elapsed_time_cry_22_0_SUM)
);
defparam un2_elapsed_time_cry_22_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_21_0 (
	.CIN(un2_elapsed_time_cry_20),
	.I0(elapsed_time[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_21),
	.SUM(un2_elapsed_time_cry_21_0_SUM)
);
defparam un2_elapsed_time_cry_21_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_20_0 (
	.CIN(un2_elapsed_time_cry_19),
	.I0(elapsed_time[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_20),
	.SUM(un2_elapsed_time_cry_20_0_SUM)
);
defparam un2_elapsed_time_cry_20_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_19_0 (
	.CIN(un2_elapsed_time_cry_18),
	.I0(elapsed_time[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_19),
	.SUM(un2_elapsed_time_cry_19_0_SUM)
);
defparam un2_elapsed_time_cry_19_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_18_0 (
	.CIN(un2_elapsed_time_cry_17),
	.I0(elapsed_time[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_18),
	.SUM(un2_elapsed_time_cry_18_0_SUM)
);
defparam un2_elapsed_time_cry_18_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_17_0 (
	.CIN(un2_elapsed_time_cry_16),
	.I0(elapsed_time[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_17),
	.SUM(un2_elapsed_time_cry_17_0_SUM)
);
defparam un2_elapsed_time_cry_17_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_16_0 (
	.CIN(un2_elapsed_time_cry_15),
	.I0(elapsed_time[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_16),
	.SUM(un2_elapsed_time_cry_16_0_SUM)
);
defparam un2_elapsed_time_cry_16_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_15_0 (
	.CIN(un2_elapsed_time_cry_14),
	.I0(elapsed_time[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_15),
	.SUM(un2_elapsed_time_cry_15_0_SUM)
);
defparam un2_elapsed_time_cry_15_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_14_0 (
	.CIN(un2_elapsed_time_cry_13),
	.I0(elapsed_time[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_14),
	.SUM(un2_elapsed_time_cry_14_0_SUM)
);
defparam un2_elapsed_time_cry_14_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_13_0 (
	.CIN(un2_elapsed_time_cry_12),
	.I0(elapsed_time[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_13),
	.SUM(un2_elapsed_time_cry_13_0_SUM)
);
defparam un2_elapsed_time_cry_13_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_12_0 (
	.CIN(un2_elapsed_time_cry_11),
	.I0(elapsed_time[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_12),
	.SUM(un2_elapsed_time_cry_12_0_SUM)
);
defparam un2_elapsed_time_cry_12_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_11_0 (
	.CIN(un2_elapsed_time_cry_10),
	.I0(elapsed_time[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_11),
	.SUM(un2_elapsed_time_cry_11_0_SUM)
);
defparam un2_elapsed_time_cry_11_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_10_0 (
	.CIN(un2_elapsed_time_cry_9),
	.I0(elapsed_time[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_10),
	.SUM(un2_elapsed_time_cry_10_0_SUM)
);
defparam un2_elapsed_time_cry_10_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_9_0 (
	.CIN(un2_elapsed_time_cry_8),
	.I0(elapsed_time[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_9),
	.SUM(un2_elapsed_time_cry_9_0_SUM)
);
defparam un2_elapsed_time_cry_9_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_8_0 (
	.CIN(un2_elapsed_time_cry_7),
	.I0(elapsed_time[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_8),
	.SUM(un2_elapsed_time_cry_8_0_SUM)
);
defparam un2_elapsed_time_cry_8_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_7_0 (
	.CIN(un2_elapsed_time_cry_6),
	.I0(elapsed_time[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_7),
	.SUM(un2_elapsed_time_cry_7_0_SUM)
);
defparam un2_elapsed_time_cry_7_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_6_0 (
	.CIN(un2_elapsed_time_cry_5),
	.I0(elapsed_time[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_6),
	.SUM(un2_elapsed_time_cry_6_0_SUM)
);
defparam un2_elapsed_time_cry_6_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_5_0 (
	.CIN(un2_elapsed_time_cry_4),
	.I0(elapsed_time[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_5),
	.SUM(un2_elapsed_time_cry_5_0_SUM)
);
defparam un2_elapsed_time_cry_5_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_4_0 (
	.CIN(un2_elapsed_time_cry_3),
	.I0(elapsed_time[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_4),
	.SUM(un2_elapsed_time_cry_4_0_SUM)
);
defparam un2_elapsed_time_cry_4_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_3_0 (
	.CIN(un2_elapsed_time_cry_2),
	.I0(elapsed_time[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_3),
	.SUM(un2_elapsed_time_cry_3_0_SUM)
);
defparam un2_elapsed_time_cry_3_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_2_0 (
	.CIN(un2_elapsed_time_cry_1),
	.I0(elapsed_time[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_2),
	.SUM(un2_elapsed_time_cry_2_0_SUM)
);
defparam un2_elapsed_time_cry_2_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_1_0 (
	.CIN(un2_elapsed_time_cry_0),
	.I0(elapsed_time[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_1),
	.SUM(un2_elapsed_time_cry_1_0_SUM)
);
defparam un2_elapsed_time_cry_1_0.ALU_MODE=0;
// @6:230
  ALU un2_elapsed_time_cry_0_0 (
	.CIN(VCC),
	.I0(elapsed_time[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_0),
	.SUM(debug_waiting_for_step_time5_axb_0_i)
);
defparam un2_elapsed_time_cry_0_0.ALU_MODE=0;
// @6:30
  LED_TM1637_ROM oled_rom_init (
	.debug_step_id_c(debug_step_id_c[6:1]),
	.encoded_step_0(encoded_step[0]),
	.encoded_step_2(encoded_step[2]),
	.encoded_step_8(encoded_step[8]),
	.encoded_step_10(encoded_step[10]),
	.encoded_step_14(encoded_step[14]),
	.encoded_step_17(encoded_step[17]),
	.encoded_step_18(encoded_step[18]),
	.encoded_step_19(encoded_step[19]),
	.encoded_step_21(encoded_step[21]),
	.encoded_step_12(encoded_step[12]),
	.encoded_step_23(encoded_step[23]),
	.encoded_step_22(encoded_step[22]),
	.encoded_step_20(encoded_step[20]),
	.encoded_step_9(encoded_step[9]),
	.encoded_step_15(encoded_step[15]),
	.encoded_step_13(encoded_step[13]),
	.encoded_step_43(encoded_step[43]),
	.un1_step_id_1(un1_step_id_1)
);
// @6:96
  spi_master_1s_3s_1s_8s_8s_0s_0_1 spi0 (
	.wr_spi_0(wr_spi[0]),
	.tx_data({tx_data[7:4], N_773, tx_data[2:0]}),
	.wait_spi_0(wait_spi[0]),
	.debug_step_id_c(debug_step_id_c[3:1]),
	.reset_spi_0(reset_spi[0]),
	.switches_c(switches_c[3:0]),
	.debug_waiting_for_step_time_0(debug_waiting_for_step_time[0]),
	.cnt_spi(cnt_spi[3:0]),
	.internal_state_machine_0(internal_state_machine[0]),
	.debug_waiting_for_spi_0(debug_waiting_for_spi[0]),
	._sck_i_0(\spi0._sck_i [0]),
	.clk_spi(clk_spi),
	.N_24(N_24),
	.debug_waiting_for_step_time5(debug_waiting_for_step_time5),
	.N_12_0_i_1z(N_12_0_i),
	.clk_spi_i(clk_spi),
	.un1_step_id_1(un1_step_id_1),
	.tm1637_dio_c(tm1637_dio_c),
	.N_11_0_i_1z(N_11_0_i),
	.N_10_0_i_1z(N_10_0_i),
	.N_40_i(N_40_i),
	.N_83_i(N_83_i),
	.N_65_i(N_65_i),
	.N_241_i(N_241_i),
	.N_235_i(N_235_i),
	.rst_n_c(rst_n_c),
	.N_61_i(N_61_i),
	.N_61(N_61)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* demo */

