<dec f='llvm/llvm/lib/Target/X86/X86.h' l='97' type='llvm::FunctionPass * llvm::createX86ExpandPseudoPass()'/>
<doc f='llvm/llvm/lib/Target/X86/X86.h' l='93'>/// Return a Machine IR pass that expands X86-specific pseudo
/// instructions into a sequence of actual instructions. This pass
/// must run after prologue/epilogue insertion and before lowering
/// the MachineInstr to MC.</doc>
<def f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='405' ll='407' type='llvm::FunctionPass * llvm::createX86ExpandPseudoPass()'/>
<doc f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='404'>/// Returns an instance of the pseudo instruction expansion pass.</doc>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig12addPreSched2Ev'/>
