
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_ptr_gray_rd_sync2[4]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: almost_empty (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.02    0.00    0.00 ^ wr_ptr_gray_rd_sync2[4]$_DFF_PN0_/CK (DFFR_X2)
     2    9.03    0.02    0.14    0.14 ^ wr_ptr_gray_rd_sync2[4]$_DFF_PN0_/Q (DFFR_X2)
                                         wr_ptr_bin_rd_sync[4] (net)
                  0.02    0.00    0.14 ^ _0670_/B (XOR2_X2)
     2    8.53    0.03    0.06    0.20 ^ _0670_/Z (XOR2_X2)
                                         _0621_ (net)
                  0.03    0.00    0.20 ^ _0671_/B (XOR2_X2)
     2    8.81    0.03    0.07    0.27 ^ _0671_/Z (XOR2_X2)
                                         _0625_ (net)
                  0.03    0.00    0.27 ^ _0672_/B (XNOR2_X2)
     3    9.30    0.02    0.03    0.30 v _0672_/ZN (XNOR2_X2)
                                         _0618_ (net)
                  0.02    0.00    0.30 v _0689_/B (XOR2_X2)
     1    3.61    0.01    0.06    0.36 v _0689_/Z (XOR2_X2)
                                         _0652_ (net)
                  0.01    0.00    0.36 v _1127_/B (HA_X1)
     2    5.41    0.01    0.04    0.40 v _1127_/CO (HA_X1)
                                         _0617_ (net)
                  0.01    0.00    0.40 v _1114_/B (FA_X1)
     2    4.14    0.02    0.08    0.48 v _1114_/CO (FA_X1)
                                         _0619_ (net)
                  0.02    0.00    0.48 v _0680_/B2 (OAI21_X1)
     1    1.78    0.02    0.03    0.52 ^ _0680_/ZN (OAI21_X1)
                                         _0179_ (net)
                  0.02    0.00    0.52 ^ _0681_/B1 (AOI21_X1)
     1    2.70    0.01    0.02    0.53 v _0681_/ZN (AOI21_X1)
                                         _0180_ (net)
                  0.01    0.00    0.53 v _0682_/B (XOR2_X1)
     2    2.81    0.02    0.06    0.59 v _0682_/Z (XOR2_X1)
                                         net14 (net)
                  0.02    0.00    0.59 v _1101_/B2 (OAI33_X1)
     1    1.08    0.05    0.07    0.67 ^ _1101_/ZN (OAI33_X1)
                                         net7 (net)
                  0.05    0.00    0.67 ^ output7/A (BUF_X1)
     1    0.38    0.01    0.03    0.69 ^ output7/Z (BUF_X1)
                                         almost_empty (net)
                  0.01    0.00    0.69 ^ almost_empty (out)
                                  0.69   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12053203582763672

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6071

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
10.39782428741455

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9056

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.65e-03   3.87e-04   1.46e-05   2.05e-03  66.7%
Combinational          6.95e-04   3.09e-04   1.96e-05   1.02e-03  33.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.34e-03   6.96e-04   3.43e-05   3.07e-03 100.0%
                          76.2%      22.6%       1.1%
