# FIFO-Buffer-Design-Verilog-HDL-
Designed a 4-entry synchronous FIFO memory with separate read/write pointers and counter-based depth tracking.
