# 0 "arch/arm64/boot/dts/lg/lg1313-ref.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/lg/lg1313-ref.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/lg/lg1313.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/lg/lg1313.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/lg/lg1313.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;

 compatible = "lge,lg1313";
 interrupt-parent = <&gic>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   next-level-cache = <&L2_0>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };
  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };
  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };
  L2_0: l2-cache0 {
   compatible = "cache";
  };
 };

 psci {
  compatible = "arm,psci-0.2", "arm,psci";
  method = "smc";
  cpu_suspend = <0x84000001>;
  cpu_off = <0x84000002>;
  cpu_on = <0x84000003>;
 };

 gic: interrupt-controller@c0001000 {
  #interrupt-cells = <3>;
  compatible = "arm,gic-400";
  interrupt-controller;
  reg = <0x0 0xc0001000 0x1000>,
        <0x0 0xc0002000 0x2000>,
        <0x0 0xc0004000 0x2000>,
        <0x0 0xc0006000 0x2000>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 149 4>,
        <0 150 4>,
        <0 151 4>,
        <0 152 4>;
  interrupt-affinity = <&cpu0>,
         <&cpu1>,
         <&cpu2>,
         <&cpu3>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 (((0x0f) << 8) |
         8)>,
        <1 14 (((0x0f) << 8) |
         8)>,
        <1 11 (((0x0f) << 8) |
         8)>,
        <1 10 (((0x0f) << 8) |
         8)>;
 };

 clk_bus: clk_bus {
  #clock-cells = <0>;

  compatible = "fixed-clock";
  clock-frequency = <198000000>;
  clock-output-names = "BUSCLK";
 };

 soc {
  #address-cells = <2>;
  #size-cells = <1>;

  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  ranges;

  eth0: ethernet@c3700000 {
   compatible = "cdns,gem";
   reg = <0x0 0xc3700000 0x1000>;
   interrupts = <0 37 4>;
   clocks = <&clk_bus>, <&clk_bus>;
   clock-names = "hclk", "pclk";
   phy-mode = "rmii";

   mac-address = [ 00 00 00 00 00 00 ];
  };
 };

 amba {
  #address-cells = <2>;
  #size-cells = <1>;
  #interrupt-cells = <3>;

  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  ranges;

  timers: timer@fd100000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x0 0xfd100000 0x1000>;
   interrupts = <0 6 4>;
   clocks = <&clk_bus>, <&clk_bus>, <&clk_bus>;
   clock-names = "timer0clk", "timer1clk", "apb_pclk";
  };
  wdog: watchdog@fd200000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xfd200000 0x1000>;
   interrupts = <0 7 4>;
   clocks = <&clk_bus>, <&clk_bus>;
   clock-names = "wdog_clk", "apb_pclk";
  };
  uart0: serial@fe000000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xfe000000 0x1000>;
   interrupts = <0 0 4>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  uart1: serial@fe100000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xfe100000 0x1000>;
   interrupts = <0 1 4>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  uart2: serial@fe200000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xfe200000 0x1000>;
   interrupts = <0 2 4>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  spi0: spi@fe800000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0xfe800000 0x1000>;
   interrupts = <0 3 4>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
  };
  spi1: spi@fe900000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0xfe900000 0x1000>;
   interrupts = <0 4 4>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
  };
  dmac0: dma-controller@c1128000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xc1128000 0x1000>;
   interrupts = <0 29 4>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   #dma-cells = <1>;
  };
  gpio0: gpio@fd400000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd400000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio1: gpio@fd410000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd410000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio2: gpio@fd420000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd420000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio3: gpio@fd430000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd430000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
  };
  gpio4: gpio@fd440000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd440000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio5: gpio@fd450000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd450000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio6: gpio@fd460000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd460000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio7: gpio@fd470000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd470000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio8: gpio@fd480000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd480000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio9: gpio@fd490000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd490000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio10: gpio@fd4a0000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd4a0000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio11: gpio@fd4b0000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd4b0000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
  };
  gpio12: gpio@fd4c0000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd4c0000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio13: gpio@fd4d0000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd4d0000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio14: gpio@fd4e0000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd4e0000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio15: gpio@fd4f0000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd4f0000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio16: gpio@fd500000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd500000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
   status = "disabled";
  };
  gpio17: gpio@fd510000 {
   #gpio-cells = <2>;
   compatible = "arm,pl061", "arm,primecell";
   gpio-controller;
   reg = <0x0 0xfd510000 0x1000>;
   clocks = <&clk_bus>;
   clock-names = "apb_pclk";
  };
 };
};
# 11 "arch/arm64/boot/dts/lg/lg1313-ref.dts" 2

/ {
 #address-cells = <2>;
 #size-cells = <1>;

 model = "LG Electronics, DTV SoC LG1313 Reference Board";
 compatible = "lge,lg1313-ref", "lge,lg1313";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x00000000 0x20000000>;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&uart0 {
 status = "okay";
};
