#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 13 11:00:08 2020
# Process ID: 17496
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.xpr
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
save_bd_design
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
reset_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_cells axi_dma_0]
create_ip -name axi_dma -vendor xilinx.com -library ip -version 7.1 -module_name axi_dma_0
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
launch_run -jobs 4 axi_dma_0_synth_1
create_ip -name axi_cdma -vendor xilinx.com -library ip -version 4.1 -module_name axi_cdma_0
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
launch_run -jobs 4 axi_cdma_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
open_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\tb_design_1_behav.wcfg}
source tb_design_1.tcl
close_sim
reset_run axi_cdma_0_synth_1
