Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Dec 22 16:39:57 2022
| Host         : FRONTIER running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+-----------------------------+------------+
| Rule   | Severity | Description                 | Violations |
+--------+----------+-----------------------------+------------+
| RTGT-1 | Advisory | RAM retargeting possibility | 1          |
+--------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 30 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 10 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_0_0,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_10_10,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_11_11,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_12_12,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_13_13,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_14_14,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_15_15,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_16_16,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_17_17,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_18_18,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_19_19,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_1_1,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_20_20,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_21_21,
design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/mem_reg_0_15_22_22
 (the first 15 of 30 listed)
Related violations: <none>


