var phal__F4__F7_2spi_2spi_8h =
[
    [ "SPI_InitConfig_t", "structSPI__InitConfig__t.html", "structSPI__InitConfig__t" ],
    [ "SPI1_RXDMA_CONT_CONFIG", "phal__F4__F7_2spi_2spi_8h.html#a138f02a7cbb378847fbf648524342247", null ],
    [ "SPI1_TXDMA_CONT_CONFIG", "phal__F4__F7_2spi_2spi_8h.html#acd5de28146a1c969e3a445f45dbc94af", null ],
    [ "SPI2_RXDMA_CONT_CONFIG", "phal__F4__F7_2spi_2spi_8h.html#ad217bb70b78900c527c5a018b315a81b", null ],
    [ "SPI2_TXDMA_CONT_CONFIG", "phal__F4__F7_2spi_2spi_8h.html#a06e18d5b51b4646a94248ccb2ad3d083", null ],
    [ "PHAL_SPI_busy", "phal__F4__F7_2spi_2spi_8h.html#a35fd94eb02f487e09065ddc0ecb92e53", null ],
    [ "PHAL_SPI_ForceReset", "phal__F4__F7_2spi_2spi_8h.html#aebd7fc8129153c417096d7d4c99b3674", null ],
    [ "PHAL_SPI_init", "phal__F4__F7_2spi_2spi_8h.html#a79c721ebb76d3dea8c1aa1f42e4b21d3", null ],
    [ "PHAL_SPI_readByte", "phal__F4__F7_2spi_2spi_8h.html#ac35bd14ad3b560e0ad69320caef4d4ac", null ],
    [ "PHAL_SPI_transfer", "phal__F4__F7_2spi_2spi_8h.html#aa44c022e7bafc2f33240d3fa837a4244", null ],
    [ "PHAL_SPI_transfer_noDMA", "phal__F4__F7_2spi_2spi_8h.html#a7593e1c8be8711c7bda6d7de43913816", null ],
    [ "PHAL_SPI_writeByte", "phal__F4__F7_2spi_2spi_8h.html#a214be7044d1c8a6193ccf7f3e883fab2", null ]
];