Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 15:55:28 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZynqAES_wrapper_timing_summary_routed.rpt -pb ZynqAES_wrapper_timing_summary_routed.pb -rpx ZynqAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZynqAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.650        0.000                      0                55665        0.009        0.000                      0                55665        3.750        0.000                       0                 20832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.650        0.000                      0                55665        0.009        0.000                      0                55665        3.750        0.000                       0                 20832  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 0.718ns (8.012%)  route 8.244ns (91.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.728     3.022    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/ap_clk
    SLICE_X55Y46         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.419     3.441 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/Q
                         net (fo=128, routed)         8.244    11.685    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914
    SLICE_X45Y73         LUT6 (Prop_lut6_I2_O)        0.299    11.984 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter10_data_out_11_reg_1318[4]_i_1/O
                         net (fo=1, routed)           0.000    11.984    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519_n_359
    SLICE_X45Y73         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.463    12.642    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X45Y73         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[4]/C
                         clock pessimism              0.115    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.031    12.634    ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[4]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.262ns (15.164%)  route 7.060ns (84.836%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/Q
                         net (fo=27, routed)          1.130     4.654    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/state_3_137_reg_5719_reg[0]_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.778 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_60__0/O
                         net (fo=10, routed)          0.617     5.395    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_3_139_reg_6183_reg[0]_1
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_0_68_reg_6165[7]_i_2/O
                         net (fo=11, routed)          0.789     6.309    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_reg_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.433 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_i_2/O
                         net (fo=4, routed)           0.587     7.020    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/cipher_or_i_cipher_r_reg_3842_reg[0]_rep__1_0
    SLICE_X51Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.144 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_63__0/O
                         net (fo=129, routed)         0.735     7.878    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1680_state_0_read1107_out
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.002 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2/O
                         net (fo=128, routed)         1.761     9.764    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2_n_2
    SLICE_X78Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.888 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_7__0/O
                         net (fo=1, routed)           1.441    11.328    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_7__0_n_2
    RAMB18_X3Y14         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.588    12.767    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKARDCLK
                         clock pessimism              0.115    12.882    
                         clock uncertainty           -0.154    12.728    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.162    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 1.262ns (15.180%)  route 7.051ns (84.820%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/Q
                         net (fo=27, routed)          1.130     4.654    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/state_3_137_reg_5719_reg[0]_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.778 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_60__0/O
                         net (fo=10, routed)          0.617     5.395    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_3_139_reg_6183_reg[0]_1
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_0_68_reg_6165[7]_i_2/O
                         net (fo=11, routed)          0.789     6.309    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_reg_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.433 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_i_2/O
                         net (fo=4, routed)           0.587     7.020    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/cipher_or_i_cipher_r_reg_3842_reg[0]_rep__1_0
    SLICE_X51Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.144 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_63__0/O
                         net (fo=129, routed)         0.735     7.878    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1680_state_0_read1107_out
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.002 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2/O
                         net (fo=128, routed)         1.760     9.762    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2_n_2
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.886 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_13__0/O
                         net (fo=1, routed)           1.433    11.319    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_13__0_n_2
    RAMB18_X3Y14         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.585    12.764    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKBWRCLK
                         clock pessimism              0.115    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    12.159    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.718ns (8.150%)  route 8.091ns (91.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.728     3.022    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/ap_clk
    SLICE_X55Y46         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.419     3.441 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/Q
                         net (fo=128, routed)         8.091    11.532    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.299    11.831 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter10_data_out_11_reg_1318[0]_i_1/O
                         net (fo=1, routed)           0.000    11.831    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519_n_355
    SLICE_X42Y72         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.465    12.644    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X42Y72         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[0]/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)        0.077    12.682    ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_11_reg_1318_reg[0]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_1_reg_3850_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.458ns (17.738%)  route 6.762ns (82.262%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_1_reg_3850_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_1_reg_3850_reg[0]/Q
                         net (fo=37, routed)          0.570     4.094    ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/state_15_54_reg_5119_reg[0]_0
    SLICE_X58Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.218 f  ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/state_0_56_reg_5701[7]_i_4/O
                         net (fo=43, routed)          0.965     5.183    ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/tmp_1_reg_3846_reg[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.307 f  ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/state_0_53_reg_5413[7]_i_3/O
                         net (fo=133, routed)         1.077     6.385    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_238_in
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.116     6.501 f  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25__0/O
                         net (fo=3, routed)           0.599     7.100    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1464_p_read2220_out
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.328     7.428 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_14__2/O
                         net (fo=20, routed)          1.203     8.631    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/expandedKey_address0[7]
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.755 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=2, routed)           0.636     9.392    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_2
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_9__0/O
                         net (fo=16, routed)          1.710    11.226    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel18_fu_1239_p3[8]
    RAMB18_X2Y33         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.511    12.690    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y33         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/CLKBWRCLK
                         clock pessimism              0.129    12.819    
                         clock uncertainty           -0.154    12.665    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.099    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_1_reg_3850_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 1.458ns (17.785%)  route 6.740ns (82.215%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_1_reg_3850_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_1_reg_3850_reg[0]/Q
                         net (fo=37, routed)          0.570     4.094    ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/state_15_54_reg_5119_reg[0]_0
    SLICE_X58Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.218 f  ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/state_0_56_reg_5701[7]_i_4/O
                         net (fo=43, routed)          0.965     5.183    ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/tmp_1_reg_3846_reg[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.307 f  ZynqAES_i/AES_Full_axis128_0/inst/grp_SubBytes_fu_1740/cipher_U/SubBytes_cipher_rom_U/state_0_53_reg_5413[7]_i_3/O
                         net (fo=133, routed)         1.077     6.385    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_238_in
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.116     6.501 f  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25__0/O
                         net (fo=3, routed)           0.599     7.100    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1464_p_read2220_out
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.328     7.428 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_14__2/O
                         net (fo=20, routed)          1.203     8.631    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/expandedKey_address0[7]
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.755 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=2, routed)           0.636     9.392    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_2
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_9__0/O
                         net (fo=16, routed)          1.688    11.204    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel18_fu_1239_p3[8]
    RAMB18_X2Y34         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.516    12.695    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y34         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg/CLKBWRCLK
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.104    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1464/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 1.262ns (15.465%)  route 6.899ns (84.535%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/Q
                         net (fo=27, routed)          1.130     4.654    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/state_3_137_reg_5719_reg[0]_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.778 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_60__0/O
                         net (fo=10, routed)          0.617     5.395    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_3_139_reg_6183_reg[0]_1
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_0_68_reg_6165[7]_i_2/O
                         net (fo=11, routed)          0.789     6.309    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_reg_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.433 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_i_2/O
                         net (fo=4, routed)           0.587     7.020    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/cipher_or_i_cipher_r_reg_3842_reg[0]_rep__1_0
    SLICE_X51Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.144 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_63__0/O
                         net (fo=129, routed)         1.586     8.730    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1680_state_0_read1107_out
    SLICE_X66Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.854 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg_i_27__1/O
                         net (fo=1, routed)           0.732     9.585    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg_i_27__1_n_2
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.124     9.709 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg_i_6__0/O
                         net (fo=1, routed)           1.457    11.167    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg_i_6__0_n_2
    RAMB18_X2Y9          RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.515    12.694    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X2Y9          RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg/CLKARDCLK
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.089    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_9_reg_1336_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.718ns (8.229%)  route 8.007ns (91.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.728     3.022    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/ap_clk
    SLICE_X55Y46         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.419     3.441 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/or_cond_reg_1914_reg[0]/Q
                         net (fo=128, routed)         8.007    11.448    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.299    11.747 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter10_data_out_9_reg_1336[4]_i_1/O
                         net (fo=1, routed)           0.000    11.747    ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519_n_343
    SLICE_X32Y67         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_9_reg_1336_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.471    12.650    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X32Y67         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_9_reg_1336_reg[4]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.077    12.688    ZynqAES_i/AES_Full_axis128_0/inst/ap_phi_reg_pp0_iter10_data_out_9_reg_1336_reg[4]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.262ns (15.381%)  route 6.943ns (84.619%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/Q
                         net (fo=27, routed)          1.130     4.654    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/state_3_137_reg_5719_reg[0]_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.778 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_60__0/O
                         net (fo=10, routed)          0.617     5.395    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_3_139_reg_6183_reg[0]_1
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_0_68_reg_6165[7]_i_2/O
                         net (fo=11, routed)          0.789     6.309    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_reg_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.433 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_i_2/O
                         net (fo=4, routed)           0.587     7.020    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/cipher_or_i_cipher_r_reg_3842_reg[0]_rep__1_0
    SLICE_X51Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.144 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_63__0/O
                         net (fo=129, routed)         0.735     7.878    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1680_state_0_read1107_out
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.002 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2/O
                         net (fo=128, routed)         1.548     9.551    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2_n_2
    SLICE_X72Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.675 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_14__0/O
                         net (fo=1, routed)           1.537    11.211    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_14__0_n_2
    RAMB18_X3Y14         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.585    12.764    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKBWRCLK
                         clock pessimism              0.115    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.159    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 1.262ns (15.533%)  route 6.863ns (84.467%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.712     3.006    ZynqAES_i/AES_Full_axis128_0/inst/ap_clk
    SLICE_X58Y53         FDRE                                         r  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  ZynqAES_i/AES_Full_axis128_0/inst/tmp_150_3_reg_3858_reg[0]/Q
                         net (fo=27, routed)          1.130     4.654    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/state_3_137_reg_5719_reg[0]_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.778 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_60__0/O
                         net (fo=10, routed)          0.617     5.395    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_3_139_reg_6183_reg[0]_1
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/state_0_68_reg_6165[7]_i_2/O
                         net (fo=11, routed)          0.789     6.309    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_reg_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.433 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1545_ap_start_reg_i_2/O
                         net (fo=4, routed)           0.587     7.020    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/cipher_or_i_cipher_r_reg_3842_reg[0]_rep__1_0
    SLICE_X51Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.144 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_63__0/O
                         net (fo=129, routed)         0.735     7.878    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1680_state_0_read1107_out
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.124     8.002 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2/O
                         net (fo=128, routed)         1.365     9.368    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_24__2_n_2
    SLICE_X71Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg_i_13__0/O
                         net (fo=1, routed)           1.639    11.131    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg_i_13__0_n_2
    RAMB18_X2Y10         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       1.515    12.694    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X2Y10         RAMB18E1                                     r  ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg/CLKBWRCLK
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    12.089    ZynqAES_i/AES_Full_axis128_0/inst/grp_InvSubBytes_fu_1680/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.597     0.933    ZynqAES_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X91Y70         FDRE                                         r  ZynqAES_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  ZynqAES_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/Q
                         net (fo=1, routed)           0.222     1.296    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X4Y13         RAMB36E1                                     r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.909     1.275    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y13         RAMB36E1                                     r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.284     0.991    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     1.287    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.974%)  route 0.163ns (56.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.636     0.972    ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y108        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/Q
                         net (fo=1, routed)           0.163     1.263    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[35]
    SLICE_X50Y108        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.905     1.271    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y108        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.011     1.243    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.898%)  route 0.212ns (60.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.633     0.969    ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y116        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]/Q
                         net (fo=1, routed)           0.212     1.322    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[22]
    SLICE_X51Y117        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.898     1.264    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y117        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.070     1.295    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.272%)  route 0.175ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.634     0.970    ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y115        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/Q
                         net (fo=1, routed)           0.175     1.273    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[38]
    SLICE_X51Y114        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.901     1.267    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y114        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.016     1.244    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.191%)  route 0.175ns (57.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.633     0.969    ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y116        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/Q
                         net (fo=1, routed)           0.175     1.272    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[24]
    SLICE_X51Y117        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.898     1.264    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y117        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.016     1.241    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.105%)  route 0.183ns (58.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.633     0.969    ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y116        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  ZynqAES_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/Q
                         net (fo=1, routed)           0.183     1.280    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[25]
    SLICE_X51Y117        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.898     1.264    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y117        FDRE                                         r  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.019     1.244    ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.591     0.927    ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y48         FDRE                                         r  ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.123    ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X30Y48         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.859     1.225    ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X30Y48         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X30Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.554     0.890    ZynqAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y65         FDRE                                         r  ZynqAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ZynqAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.086    ZynqAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X34Y65         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.819     1.185    ZynqAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X34Y65         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    ZynqAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.589     0.925    ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y41         FDRE                                         r  ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ZynqAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.121    ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X30Y41         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.857     1.223    ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y41         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.085    ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][2][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.578     0.914    ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X87Y66         FDRE                                         r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][2][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][2][userdata][6]/Q
                         net (fo=1, routed)           0.056     1.110    ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X86Y66         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20833, routed)       0.846     1.212    ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X86Y66         RAMD32                                       r  ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.927    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.074    ZynqAES_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZynqAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  ZynqAES_i/AES_Full_axis128_0/inst/grp_AddRoundKey_fu_1519/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1570/decipher_U/InvMixColumns_decdEe_rom_U/q24_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1570/decipher_U/InvMixColumns_decdEe_rom_U/q24_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/q24_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   ZynqAES_i/AES_Full_axis128_0/inst/grp_InvMixColumns_fu_1592/decipher_U/InvMixColumns_decdEe_rom_U/q24_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47  ZynqAES_i/AES_Full_axis128_0/inst/grp_MixColumns_fu_1636/cipher_U/MixColumns_cipher_rom_U/q16_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47  ZynqAES_i/AES_Full_axis128_0/inst/grp_MixColumns_fu_1636/cipher_U/MixColumns_cipher_rom_U/q16_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14  ZynqAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  ZynqAES_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y47  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y47  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y47  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y47  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y47  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y47  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y45  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y45  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y45  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y45  ZynqAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMB_D1/CLK



