Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Tue Jul 31 20:25:02 2018
| Host             : WYU running 64-bit major release  (build 9200)
| Command          : report_power -file FPGA_Top_power_routed.rpt -pb FPGA_Top_power_summary_routed.pb -rpx FPGA_Top_power_routed.rpx
| Design           : FPGA_Top
| Device           : xc7a100tfgg484-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.386        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.279        |
| Device Static (W)        | 0.108        |
| Total Off-Chip Power (W) | 0.005        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |        8 |       --- |             --- |
| Slice Logic             |     0.006 |    20123 |       --- |             --- |
|   LUT as Logic          |     0.005 |     8639 |     63400 |           13.63 |
|   Register              |    <0.001 |     9547 |    126800 |            7.53 |
|   CARRY4                |    <0.001 |      182 |     15850 |            1.15 |
|   F7/F8 Muxes           |    <0.001 |       65 |     63400 |            0.10 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register |    <0.001 |       26 |     19000 |            0.14 |
|   Others                |     0.000 |      345 |       --- |             --- |
| Signals                 |     0.008 |    13419 |       --- |             --- |
| Block RAM               |     0.005 |        9 |       135 |            6.67 |
| MMCM                    |     0.084 |        1 |         6 |           16.67 |
| I/O                     |     0.162 |      140 |       285 |           49.12 |
| Static Power            |     0.108 |          |           |                 |
| Total                   |     0.386 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.032 |      0.016 |
| Vccaux    |       1.800 |     0.065 |       0.047 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.066 |       0.062 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+------------------------------+-----------------+
| Clock         | Domain                       | Constraint (ns) |
+---------------+------------------------------+-----------------+
| CLKOUT        | CLKOUT                       |            20.8 |
| Clk40M        | Clk40M                       |            25.0 |
| ClockFeedback | ClockGenerator/ClockFeedback |            50.0 |
| Mmcm100M      | ClockGenerator/Mmcm100M      |            10.0 |
| Mmcm40M       | ClockGenerator/Mmcm40M       |            25.0 |
| Mmcm5M        | ClockGenerator/Mmcm5M        |           200.0 |
+---------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| FPGA_Top                                                                                |     0.279 |
|   Acquisition                                                                           |     0.003 |
|     AD9220Control                                                                       |    <0.001 |
|       Ad9220Control                                                                     |    <0.001 |
|     AcquisitionDataSwitcher                                                             |    <0.001 |
|       MicrorocChain1DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       MicrorocChain2DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       MicrorocChain3DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       MicrorocChain4DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     MicrorocSCurveTest                                                                  |     0.002 |
|       SC_test_control                                                                   |    <0.001 |
|       SC_test_single                                                                    |    <0.001 |
|         Trigger0                                                                        |    <0.001 |
|         Trigger1                                                                        |    <0.001 |
|         Trigger2                                                                        |    <0.001 |
|       scurve_data_fifo_16x16                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     Switcher                                                                            |    <0.001 |
|   ClockGenerator                                                                        |     0.084 |
|   Command                                                                               |     0.003 |
|     AcquisitionStartStopSet                                                             |    <0.001 |
|     AdcDataNumberSet3to0                                                                |    <0.001 |
|     AdcDataNumberSet7to4                                                                |    <0.001 |
|     AdcStartDelayTimeSet                                                                |    <0.001 |
|     AsicChainSelectSet                                                                  |    <0.001 |
|     BandGapEnable                                                                       |    <0.001 |
|     BandGapPPEnable                                                                     |    <0.001 |
|     CTestChannel3to0                                                                    |    <0.001 |
|     CTestChannel7to4                                                                    |    <0.001 |
|     CTestOrInputSelect                                                                  |    <0.001 |
|     ChipID3to0                                                                          |    <0.001 |
|     ChipID7to4                                                                          |    <0.001 |
|     CkMux                                                                               |    <0.001 |
|     CommandFifo32Depth                                                                  |     0.002 |
|       U0                                                                                |     0.002 |
|         inst_fifo_gen                                                                   |     0.002 |
|           gconvfifo.rf                                                                  |     0.002 |
|             grf.rf                                                                      |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                 rd_pntr_cdc_inst                                                        |    <0.001 |
|                 wr_pntr_cdc_inst                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                 gras.rsts                                                               |    <0.001 |
|                 rpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                 gwas.wsts                                                               |    <0.001 |
|                 wpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                     |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                |     0.001 |
|                   inst_blk_mem_gen                                                      |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.001 |
|                       valid.cstr                                                        |     0.001 |
|                         ramloop[0].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|               rstblk                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|     CounterMaxSet11to8                                                                  |    <0.001 |
|     CounterMaxSet15to12                                                                 |    <0.001 |
|     CounterMaxSet3to0                                                                   |    <0.001 |
|     CounterMaxSet7to4                                                                   |    <0.001 |
|     Dac0Vth3to0                                                                         |    <0.001 |
|     Dac0Vth7to4                                                                         |    <0.001 |
|     Dac0Vth9to8                                                                         |    <0.001 |
|     Dac1Vth3to0                                                                         |    <0.001 |
|     Dac1Vth7to4                                                                         |    <0.001 |
|     Dac1Vth9to8                                                                         |    <0.001 |
|     Dac2Vth3to0                                                                         |    <0.001 |
|     Dac2Vth7to4                                                                         |    <0.001 |
|     Dac2Vth9to8                                                                         |    <0.001 |
|     Dac4bitPPEnable                                                                     |    <0.001 |
|     DacEnable                                                                           |    <0.001 |
|     DacPPEnable                                                                         |    <0.001 |
|     DaqModeSelect                                                                       |    <0.001 |
|     DataFifoReset                                                                       |    <0.001 |
|     DataoutChannelSelect                                                                |    <0.001 |
|     DiscriMaskSet                                                                       |    <0.001 |
|     DiscriminatorPPEnable                                                               |    <0.001 |
|     EnablePowerPulsingPin                                                               |    <0.001 |
|     EndHoldTimeSet11to8                                                                 |    <0.001 |
|     EndHoldTimeSet15to12                                                                |    <0.001 |
|     EndHoldTimeSet3to0                                                                  |    <0.001 |
|     EndHoldTimeSet7to4                                                                  |    <0.001 |
|     EndReadoutChannelSelect                                                             |    <0.001 |
|     EndReadoutParameterGenerator                                                        |    <0.001 |
|     ExternalAdcStartStop                                                                |    <0.001 |
|     ExternalRazDelayTime                                                                |    <0.001 |
|     ExternalRazMode                                                                     |    <0.001 |
|     ExternalRazSignalEnable                                                             |    <0.001 |
|     ExternalTriggerEnable                                                               |    <0.001 |
|     GainBoostEnable                                                                     |    <0.001 |
|     HighGainShaperFeedbackSelect                                                        |    <0.001 |
|     HighGainShaperPPEnable                                                              |    <0.001 |
|     HoldDelaySet3to0                                                                    |    <0.001 |
|     HoldDelaySet7to4                                                                    |    <0.001 |
|     HoldEnableSet                                                                       |    <0.001 |
|     HoldTimeSet11to8                                                                    |    <0.001 |
|     HoldTimeSet15to12                                                                   |    <0.001 |
|     HoldTimeSet3to0                                                                     |    <0.001 |
|     HoldTimeSet7to4                                                                     |    <0.001 |
|     InternalRazSignalEnable                                                             |    <0.001 |
|     InternalRazSignalLenth                                                              |    <0.001 |
|     LatchedOrDirectOutput                                                               |    <0.001 |
|     LightLed                                                                            |    <0.001 |
|     LowGainShaperFeedbackSelect                                                         |    <0.001 |
|     LowGainShaperPPEnable                                                               |    <0.001 |
|     LvdsReceiverPPEnable                                                                |    <0.001 |
|     MaskChannel3to0                                                                     |    <0.001 |
|     MaskChannel5to4                                                                     |    <0.001 |
|     MaskSet                                                                             |    <0.001 |
|     OTAqEnable                                                                          |    <0.001 |
|     OTAqPPEnable                                                                        |    <0.001 |
|     ParameterLoadStart                                                                  |    <0.001 |
|     PreAmplifierPPEnable                                                                |    <0.001 |
|     ReadScopeChannel3to0                                                                |    <0.001 |
|     ReadScopeChannel7to4                                                                |    <0.001 |
|     ReadoutChannelSelect                                                                |    <0.001 |
|     ResetMicrorocAcq                                                                    |    <0.001 |
|     RunningModeSelect                                                                   |    <0.001 |
|     SelectSCurveTestAsic                                                                |    <0.001 |
|     SetAsicNumber                                                                       |    <0.001 |
|     SetStartAcquisitionTime11to8                                                        |    <0.001 |
|     SetStartAcquisitionTime15to12                                                       |    <0.001 |
|     SetStartAcquisitionTime3to0                                                         |    <0.001 |
|     SetStartAcquisitionTime7to4                                                         |    <0.001 |
|     ShaperOutLowGainOrHighGain                                                          |    <0.001 |
|     SingleOr64ChannelSelect                                                             |    <0.001 |
|     SingleTestChannelSet3to0                                                            |    <0.001 |
|     SingleTestChannelSet5to4                                                            |    <0.001 |
|     SlowControlOrReadScopeSelect                                                        |    <0.001 |
|     StartReadoutChannelSelect                                                           |    <0.001 |
|     SweepDacEndValue3to0                                                                |    <0.001 |
|     SweepDacEndValue7to4                                                                |    <0.001 |
|     SweepDacEndValue9to8                                                                |    <0.001 |
|     SweepDacStartValue3to0                                                              |    <0.001 |
|     SweepDacStartValue7to4                                                              |    <0.001 |
|     SweepDacStartValue9to8                                                              |    <0.001 |
|     SweepDacStepValue3to0                                                               |    <0.001 |
|     SweepDacStepValue7to4                                                               |    <0.001 |
|     SweepDacStepValue9to8                                                               |    <0.001 |
|     SweepTestStartStopSet                                                               |    <0.001 |
|     TestSignalColumnSelect                                                              |    <0.001 |
|     TimeStampReset                                                                      |    <0.001 |
|     TransmitOnChannelSelect                                                             |    <0.001 |
|     TriggerCoincidenceSet                                                               |    <0.001 |
|     TriggerCountMaxSet11to8                                                             |    <0.001 |
|     TriggerCountMaxSet15to12                                                            |    <0.001 |
|     TriggerCountMaxSet3to0                                                              |    <0.001 |
|     TriggerCountMaxSet7to4                                                              |    <0.001 |
|     TriggerDelaySet                                                                     |    <0.001 |
|     TriggerEfficiencyOrCountEfficiencySet                                               |    <0.001 |
|     TriggerNor64OrDirectSelect                                                          |    <0.001 |
|     TriggerOutputEnable                                                                 |    <0.001 |
|     TriggerToWriteSelect                                                                |    <0.001 |
|     UnmaskAllChannelSet                                                                 |    <0.001 |
|     WidlarPPEnable                                                                      |    <0.001 |
|   CommonControlSignalGenerator                                                          |     0.155 |
|     ExternalRazGen                                                                      |    <0.001 |
|     HoldGen                                                                             |     0.003 |
|     RamReadDoneDetect                                                                   |    <0.001 |
|     TimeStampSyncAndTrigger                                                             |    <0.001 |
|   ConfigurationSelect                                                                   |     0.003 |
|   FD_IOBUF[0]_inst                                                                      |     0.000 |
|   FD_IOBUF[10]_inst                                                                     |     0.000 |
|   FD_IOBUF[11]_inst                                                                     |     0.000 |
|   FD_IOBUF[12]_inst                                                                     |     0.000 |
|   FD_IOBUF[13]_inst                                                                     |     0.000 |
|   FD_IOBUF[14]_inst                                                                     |     0.000 |
|   FD_IOBUF[15]_inst                                                                     |     0.000 |
|   FD_IOBUF[1]_inst                                                                      |     0.000 |
|   FD_IOBUF[2]_inst                                                                      |     0.000 |
|   FD_IOBUF[3]_inst                                                                      |     0.000 |
|   FD_IOBUF[4]_inst                                                                      |     0.000 |
|   FD_IOBUF[5]_inst                                                                      |     0.000 |
|   FD_IOBUF[6]_inst                                                                      |     0.000 |
|   FD_IOBUF[7]_inst                                                                      |     0.000 |
|   FD_IOBUF[8]_inst                                                                      |     0.000 |
|   FD_IOBUF[9]_inst                                                                      |     0.000 |
|   MicrorocChain1                                                                        |     0.004 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.003 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   MicrorocChain2                                                                        |     0.004 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.003 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   MicrorocChain3                                                                        |     0.003 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.002 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   MicrorocChain4                                                                        |     0.003 |
|     MicrorocDaq                                                                         |     0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.002 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   TriggerSwitcher                                                                       |    <0.001 |
|   UsbDataFifo                                                                           |     0.004 |
|     U0                                                                                  |     0.004 |
|       inst_fifo_gen                                                                     |     0.004 |
|         gconvfifo.rf                                                                    |     0.004 |
|           grf.rf                                                                        |     0.004 |
|             gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|               rd_pntr_cdc_inst                                                          |    <0.001 |
|               wr_pntr_cdc_inst                                                          |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|               gras.rsts                                                                 |    <0.001 |
|                 c0                                                                      |     0.000 |
|                 c1                                                                      |     0.000 |
|               rpntr                                                                     |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|               gwas.wsts                                                                 |    <0.001 |
|                 c1                                                                      |    <0.001 |
|                 c2                                                                      |     0.000 |
|               wpntr                                                                     |    <0.001 |
|             gntv_or_sync_fifo.mem                                                       |     0.004 |
|               gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.004 |
|                 inst_blk_mem_gen                                                        |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                  |     0.004 |
|                     valid.cstr                                                          |     0.004 |
|                       has_mux_b.B                                                       |    <0.001 |
|                       ramloop[0].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|                       ramloop[1].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|                       ramloop[2].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|                       ramloop[3].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|             rstblk                                                                      |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst      |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst              |    <0.001 |
|   usb_cy7c68013A                                                                        |    <0.001 |
+-----------------------------------------------------------------------------------------+-----------+


