{
    "example": "Critical Path",
    "overview": [
        "This example shows a normal coding style which could least to critical path issue and design will give degraded timing.  Example also contains better coding style which can improve design timing."
    ],
    "key_concepts": [ "Critical Path handling", "Improve Timing"],
    "keywords": [ "max_memory_ports", "misc:map_connect",
            "cl_mem_ext_ptr_t", "XCL_MEM_DDR_BANK0", "XCL_MEM_DDR_BANK1", "XCL_MEM_DDR_BANKx",
            "CL_MEM_EXT_PTR_XILINX"],
    "board": ["Alpha Data ADM-PCIE-7V3", "Alpha Data ADM-PCIE-KU3","Xilinx KU115"],
    "em_cmd": "./host apply_watermark_GOOD ./data/input.bmp ./data/golden.bmp",
    "hw_cmd": "../../../utility/nimbix/nimbix-run.py -- ./host apply_watermark_GOOD ./data/input.bmp ./data/golden.bmp",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "MAY2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
