#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Apr 22 02:01:28 2020
# Process ID: 1311
# Current directory: /home/pdp/PDP/fpga/zynq_fpga
# Command line: vivado
# Log file: /home/pdp/PDP/fpga/zynq_fpga/vivado.log
# Journal file: /home/pdp/PDP/fpga/zynq_fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.xpr
open_bd_design {/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
connect_bd_net [get_bd_pins xadc_wiz_0/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
validate_bd_design -force
connect_bd_net [get_bd_pins cpu_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins crossbar_wrap_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_smc/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_full2lite_conver_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins uart_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
connect_bd_net [get_bd_pins axi_smc/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_full2lite_conver_0/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins crossbar_wrap_0/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins cpu_0/aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins uart_0/aresetn]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar_wrap.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar_base.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/bram.vhd]
write_hw_platform -fixed -force  -include_bit -file /home/pdp/PDP/fpga/zynq_fpga/design_2_wrapper.xsa
set_property used_in_simulation false [get_files  /home/pdp/PDP/fpga/boot_pack_zynq.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/fpga/boot_pack_zynq_sim.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar_pack.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/crossbar_wrap_pack.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/fpga/main_pack_opcodes.vhd]
set_property used_in_simulation false [get_files  /home/pdp/PDP/rtl/platform/uart_pack.vhd]
delete_bd_objs [get_bd_nets proc_sys_reset_0_interconnect_aresetn]
connect_bd_net [get_bd_pins axi_smc/aresetn] [get_bd_pins crossbar_wrap_0/aresetn]
connect_bd_net [get_bd_pins crossbar_wrap_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_full2lite_conver_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
validate_bd_design
save_bd_design
generate_target all [get_files  /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects [get_files /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd] -directory /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.ip_user_files -ipstatic_source_dir /home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.cache/compile_simlib/modelsim} {questa=/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.cache/compile_simlib/questa} {ies=/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.cache/compile_simlib/ies} {xcelium=/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.cache/compile_simlib/xcelium} {vcs=/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.cache/compile_simlib/vcs} {riviera=/home/pdp/PDP/fpga/zynq_fpga/zynq_fpga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/pdp/PDP/fpga/zynq_fpga/design_2_wrapper.xsa
