{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513434115145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513434115145 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513434115249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513434115333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513434115333 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1513434115481 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513434115875 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513434115875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513434116471 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513434116479 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513434116739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513434116739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513434116759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513434116759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513434116759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513434116759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513434116759 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513434116759 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513434116791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513434118407 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 221 " "No exact pin location assignment(s) for 111 pins of 221 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513434120000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513434121708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513434121720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513434121720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513434121764 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|combout " "Node \"myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513434121792 ""} { "Warning" "WSTA_SCC_NODE" "myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|datab " "Node \"myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513434121792 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/timer/morse_rec.v" 126 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513434121792 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datab  to: combout " "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[0\]~21  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[0\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[0\]~22  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[0\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[0\]~25  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[0\]~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[0\]~26  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[0\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[0\]~27  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[0\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[0\]~28  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[0\]~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[1\]~84  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[1\]~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[1\]~85  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[1\]~85  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[1\]~87  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[1\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[2\]~77  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[2\]~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[2\]~80  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[2\]~80  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[2\]~82  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[2\]~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~67  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~67  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~69  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~69  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~70  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~70  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~72  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~72  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~72  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~73  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~73  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~73  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~74  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[3\]~74  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[3\]~74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~29  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~33  from: datab  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~61  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~61  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~61  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~62  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~63  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~63  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~63  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~63  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~64  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~64  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~65  from: datab  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[4\]~97  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[4\]~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[5\]~52  from: datab  to: combout " "Cell: myps2toascii\|morse_asciiout\[5\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[5\]~57  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[5\]~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~103  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~103  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~43  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~43  from: datab  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~44  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~44  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~45  from: dataa  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~45  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~46  from: datac  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_asciiout\[6\]~46  from: datad  to: combout " "Cell: myps2toascii\|morse_asciiout\[6\]~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myps2toascii\|morse_ascii~7  from: datad  to: combout " "Cell: myps2toascii\|morse_ascii~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_ins\|ADDR\[1\]~30  from: dataa  to: combout " "Cell: vga_ins\|ADDR\[1\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_ins\|ADDR\[1\]~30  from: datab  to: combout " "Cell: vga_ins\|ADDR\[1\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513434121844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1513434121844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513434121940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513434121945 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513434121948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[1\] " "Destination node PS2_Interface:myps2\|last_data_received\[1\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[2\] " "Destination node PS2_Interface:myps2\|last_data_received\[2\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[3\] " "Destination node PS2_Interface:myps2\|last_data_received\[3\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[4\] " "Destination node PS2_Interface:myps2\|last_data_received\[4\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[5\] " "Destination node PS2_Interface:myps2\|last_data_received\[5\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[6\] " "Destination node PS2_Interface:myps2\|last_data_received\[6\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[7\] " "Destination node PS2_Interface:myps2\|last_data_received\[7\]" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/PS2_Interface.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513434122810 ""}  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513434122810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513434122811 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513434122811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuclock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node cpuclock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[31\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[31\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[30\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[30\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[29\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[29\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[28\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[28\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[27\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[27\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[26\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[26\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[25\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[25\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[24\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[24\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[23\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[23\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[22\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[22\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 7017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513434122811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513434122811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513434122811 ""}  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 18534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513434122811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga_ins\|ADDR\[1\]~67  " "Automatically promoted node vga_controller:vga_ins\|ADDR\[1\]~67 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513434122813 ""}  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/vga_controller.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 10976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513434122813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:myprocessor\|morse_rec:my_morse_rec\|sig_ct\[1\]~0  " "Automatically promoted node processor:myprocessor\|morse_rec:my_morse_rec\|sig_ct\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513434122813 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/timer/morse_rec.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 10898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513434122813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513434122814 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/Reset_Delay.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 4054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513434122814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513434124933 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513434124953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513434124957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513434124993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513434125041 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513434125069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513434125069 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513434125085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513434125847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513434125855 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513434125855 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "110 unused 2.5V 2 108 0 " "Number of I/O pins in group: 110 (unused VREF, 2.5V VCCIO, 2 input, 108 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513434125955 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513434125955 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513434125955 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 20 36 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513434125955 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513434125955 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513434125955 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/skeleton.v" 492 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/skeleton.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513434127415 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513434129171 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513434129191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513434135521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513434139894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513434140082 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513434206852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:07 " "Fitter placement operations ending: elapsed time is 00:01:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513434206852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513434209140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513434231763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513434231763 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1513434590339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513434938645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513434938645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:05 " "Fitter routing operations ending: elapsed time is 00:12:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513434938653 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.89 " "Total time spent on timing analysis during the Fitter is 15.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513434939133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513434939281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513434941326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513434941334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513434943342 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513434946886 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/skeleton.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 2934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513434949615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/skeleton.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/" { { 0 { 0 ""} 0 2935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513434949615 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1513434949615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/Fall 2017/ECE 350/final-project-morse-code-translator/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513434950687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1531 " "Peak virtual memory: 1531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513434955031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 09:35:55 2017 " "Processing ended: Sat Dec 16 09:35:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513434955031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:02 " "Elapsed time: 00:14:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513434955031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:54 " "Total CPU time (on all processors): 00:14:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513434955031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513434955031 ""}
