Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Courses/CN2/Lab2/lab02_skel/checker_view_isim_beh.exe" -prj "D:/Courses/CN2/Lab2/lab02_skel/checker_view_beh.prj" "work.checker_view" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/state_machine.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/signal_generation_unit.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/reg_file_interface_unit.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/decode_unit.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/rom.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/register_file.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/control_unit.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/alu.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/cpu.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/checker.v" into library work
Analyzing Verilog file "D:/Courses/CN2/Lab2/lab02_skel/checker_view.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module state_machine
Compiling module decode_unit(INSTR_WIDTH=16)
Compiling module signal_generation_unit
Compiling module reg_file_interface_unit(INSTR_WI...
Compiling module control_unit(INSTR_WIDTH=16,DATA...
Compiling module alu(DATA_WIDTH=8)
Compiling module rom(DATA_WIDTH=16,ADDR_WIDTH=10)
Compiling module dual_port_sram(DATA_WIDTH=8,ADDR...
Compiling module cpu
Compiling module checker
Compiling module checker_view
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\checker_view_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable D:/Courses/CN2/Lab2/lab02_skel/checker_view_isim_beh.exe
Fuse Memory Usage: 30928 KB
Fuse CPU Usage: 453 ms
