;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -3, #-92
	JMN -3, #-92
	SPL -1
	SLT 10, 0
	SPL -1
	JMP 0, #1
	SUB 0, @1
	SUB <-0, @1
	CMP 100, 200
	CMP 100, 200
	SPL 0, <402
	CMP 100, 200
	SUB 0, -5
	MOV @-127, 100
	JMP 81, 709
	CMP 81, 709
	MOV 270, 560
	ADD 270, 60
	DJN -1, @-20
	SUB -207, <-126
	SUB -207, <-126
	ADD 30, 9
	DJN 0, 900
	SUB 0, -0
	ADD #270, <1
	JMN -1, 0
	ADD 30, 9
	JMP -0, 3
	JMP <127, 106
	JMN -0, 3
	ADD 30, 9
	SUB 0, 900
	ADD 270, 60
	SUB 0, 900
	MOV 10, 0
	MOV 10, 0
	ADD 210, 60
	SUB #0, -30
	DAT <270, #0
	SUB -207, <-126
	ADD #270, <1
	DJN 0, <402
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <332
