// Seed: 876676885
module module_0;
  assign id_1 = 1 - 1;
  wire id_2;
  logic [7:0] id_3;
  logic [7:0] id_4;
  wire id_5;
  always @(*) id_3[1'b0] = id_1 - id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  wand id_9 = 1;
  assign id_3 = id_4;
endmodule
macromodule module_1 (
    input uwire id_0,
    output uwire id_1,
    output tri1 id_2,
    output wand id_3,
    input wire id_4,
    inout uwire id_5,
    input uwire id_6,
    input wand id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    output wand id_14,
    output supply1 id_15
);
  module_0();
  wire id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
endmodule
