{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic in,\n    output logic disc,\n    output logic flag,\n    output logic err\n);\n\n    typedef enum logic [3:0] {\n        IDLE,\n        ONE,\n        TWO,\n        THREE,\n        FOUR,\n        FIVE,\n        SIX,\n        SEVEN,\n        ERROR\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [6:0] shift_reg;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            shift_reg <= 7'b0;\n        end else begin\n            current_state <= next_state;\n            shift_reg <= {shift_reg[5:0], in};\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        disc = 1'b0;\n        flag = 1'b0;\n        err = 1'b0;\n\n        case (current_state)\n            IDLE: begin\n                if (in) next_state = ONE;\n            end\n            ONE: begin\n                if (in) next_state = TWO;\n                else next_state = IDLE;\n            end\n            TWO: begin\n                if (in) next_state = THREE;\n                else next_state = IDLE;\n            end\n            THREE: begin\n                if (in) next_state = FOUR;\n                else next_state = IDLE;\n            end\n            FOUR: begin\n                if (in) next_state = FIVE;\n                else next_state = IDLE;\n            end\n            FIVE: begin\n                if (in) next_state = SIX;\n                else next_state = IDLE;\n            end\n            SIX: begin\n                if (in) next_state = SEVEN;\n                else begin\n                    next_state = IDLE;\n                    disc = 1'b1;\n                end\n            end\n            SEVEN: begin\n                if (in) begin\n                    next_state = ERROR;\n                    err = 1'b1;\n                end else begin\n                    next_state = IDLE;\n                    flag = 1'b1;\n                end\n            end\n            ERROR: begin\n                next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 193,
        "passfail": "R"
    },
    "iterations_used": 2
}