- ğŸ‘‹ Hi, Iâ€™m Anurag Singh , Completed my Graduation in ECE19.
- ğŸ‘€ Iâ€™m interested in VLSI EDA and Currently working as DV Engineer.
- ğŸŒ± Iâ€™m currently learning UVM ,AMBA , NVMe , System Verilog


<!---
aserac97/aserac97 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
