$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 8 # ui_in [7:0] $end
  $var wire 8 $ uo_out [7:0] $end
  $var wire 8 % uio_in [7:0] $end
  $var wire 8 & uio_out [7:0] $end
  $var wire 8 ' uio_oe [7:0] $end
  $var wire 1 ( ena $end
  $var wire 1 ) clk $end
  $var wire 1 * rst_n $end
  $var wire 1 + i_in $end
  $var wire 1 , i_out $end
  $var wire 1 - VPWR $end
  $var wire 1 . VGND $end
 $upscope $end
 $scope module heichips25_pudding $end
  $var wire 8 / ui_in [7:0] $end
  $var wire 8 0 uo_out [7:0] $end
  $var wire 8 1 uio_in [7:0] $end
  $var wire 8 2 uio_out [7:0] $end
  $var wire 8 3 uio_oe [7:0] $end
  $var wire 1 4 ena $end
  $var wire 1 5 clk $end
  $var wire 1 6 rst_n $end
  $var wire 1 7 i_in $end
  $var wire 1 8 i_out $end
  $var wire 1 9 VPWR $end
  $var wire 1 : VGND $end
  $var wire 2 ; iref [1:0] $end
  $var wire 2 < bias [1:0] $end
  $var wire 1 = dacout $end
  $var wire 2 > vdda [1:0] $end
  $var wire 4 ? stateen [3:0] $end
  $var wire 4 @ stateenp [3:0] $end
  $var wire 4 A stateenn [3:0] $end
  $var wire 1 B datum $end
  $var wire 1 C shift $end
  $var wire 1 D transfer $end
  $var wire 1 E dir $end
  $var wire 128 F daisychain [127:0] $end
  $var wire 128 J state [127:0] $end
  $scope module dac $end
   $var wire 1 N Iout $end
   $var wire 2 O VcascP [1:0] $end
   $var wire 2 P VbiasP [1:0] $end
   $var wire 128 Q ON [127:0] $end
   $var wire 128 U ONB [127:0] $end
   $var wire 4 Y EN [3:0] $end
   $var wire 4 Z ENB [3:0] $end
   $var wire 1 [ VDD $end
   $var wire 1 \ VSS $end
  $upscope $end
  $scope module digitalen $end
   $var wire 4 ] in [3:0] $end
   $var wire 4 ^ outn [3:0] $end
   $var wire 4 _ outp [3:0] $end
   $scope module g[0] $end
    $scope module u $end
     $var wire 1 ` IN $end
     $var wire 1 a OUTN $end
     $var wire 1 b OUTP $end
     $scope module inv1 $end
      $var wire 1 c Y $end
      $var wire 1 d A $end
     $upscope $end
     $scope module inv2 $end
      $var wire 1 e Y $end
      $var wire 1 f A $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module g[1] $end
    $scope module u $end
     $var wire 1 g IN $end
     $var wire 1 h OUTN $end
     $var wire 1 i OUTP $end
     $scope module inv1 $end
      $var wire 1 j Y $end
      $var wire 1 k A $end
     $upscope $end
     $scope module inv2 $end
      $var wire 1 l Y $end
      $var wire 1 m A $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module g[2] $end
    $scope module u $end
     $var wire 1 n IN $end
     $var wire 1 o OUTN $end
     $var wire 1 p OUTP $end
     $scope module inv1 $end
      $var wire 1 q Y $end
      $var wire 1 r A $end
     $upscope $end
     $scope module inv2 $end
      $var wire 1 s Y $end
      $var wire 1 t A $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module g[3] $end
    $scope module u $end
     $var wire 1 u IN $end
     $var wire 1 v OUTN $end
     $var wire 1 w OUTP $end
     $scope module inv1 $end
      $var wire 1 x Y $end
      $var wire 1 y A $end
     $upscope $end
     $scope module inv2 $end
      $var wire 1 z Y $end
      $var wire 1 { A $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
  $scope module wires $end
   $var wire 1 | Iout $end
   $var wire 2 } VcascP [1:0] $end
   $var wire 2 ~ VbiasP [1:0] $end
   $var wire 1 !! i_in $end
   $var wire 1 "! i_out $end
   $var wire 2 #! VDDA [1:0] $end
   $var wire 1 $! bias $end
   $var wire 1 %! casc $end
   $var wire 1 &! vdda $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
b00000000 %
b00000000 &
b11111111 '
1(
1)
0*
0+
0,
1-
0.
b00000000 /
b00000000 0
b00000000 1
b00000000 2
b11111111 3
14
15
06
07
08
19
0:
b00 ;
b00 <
0=
b00 >
b0000 ?
b0000 @
b1111 A
0B
0C
0D
0E
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 F
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 J
0N
b00 O
b00 P
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 Q
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 U
b0000 Y
b1111 Z
1[
0\
b0000 ]
b1111 ^
b0000 _
0`
1a
0b
1c
0d
0e
1f
0g
1h
0i
1j
0k
0l
1m
0n
1o
0p
1q
0r
0s
1t
0u
1v
0w
1x
0y
0z
1{
0|
b00 }
b00 ~
0!!
0"!
b00 #!
0$!
0%!
0&!
#5000
0)
05
#10000
1)
15
#15000
0)
05
#20000
1)
15
#25000
0)
05
#30000
1)
15
#35000
0)
05
#40000
1)
15
#45000
0)
05
#50000
1)
15
#55000
0)
05
#60000
1)
15
#65000
0)
05
#70000
1)
15
#75000
0)
05
#80000
1)
15
#85000
0)
05
#90000
1)
15
#95000
0)
05
#100000
1)
1*
15
16
#105000
0)
05
#110000
1)
15
#115000
0)
05
#120000
1)
15
#125000
0)
05
#130000
1)
15
#135000
0)
05
#140000
1)
15
#145000
0)
05
#150000
1)
15
#155000
0)
05
#160000
1)
15
#165000
0)
05
#170000
1)
15
#175000
0)
05
#180000
1)
15
#185000
0)
05
#190000
1)
15
#195000
0)
05
#200000
1)
15
#205000
0)
05
#210000
1)
15
