<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>doitgen</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.661</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>325001</Best-caseLatency>
            <Average-caseLatency>325001</Average-caseLatency>
            <Worst-caseLatency>325001</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.625 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.625 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.625 ms</Worst-caseRealTimeLatency>
            <Interval-min>325002</Interval-min>
            <Interval-max>325002</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                <Slack>3.65</Slack>
                <TripCount>500</TripCount>
                <Latency>325000</Latency>
                <AbsoluteTimeLatency>1625000</AbsoluteTimeLatency>
                <IterationLatency>650</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>22</DSP>
            <FF>10442</FF>
            <LUT>4903</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>nr</name>
            <Object>nr</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nq</name>
            <Object>nq</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>np</name>
            <Object>np</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_we0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_d0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C4_address0</name>
            <Object>C4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C4_ce0</name>
            <Object>C4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C4_q0</name>
            <Object>C4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C4_address1</name>
            <Object>C4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C4_ce1</name>
            <Object>C4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C4_q1</name>
            <Object>C4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_address0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_ce0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_we0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_d0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_q0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>doitgen</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393</InstName>
                    <ModuleName>doitgen_Pipeline_VITIS_LOOP_16_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>393</ID>
                    <BindInstances>add_ln16_fu_714_p2 add_ln19_fu_729_p2 add_ln19_1_fu_748_p2 add_ln19_2_fu_759_p2 add_ln19_3_fu_773_p2 add_ln19_4_fu_784_p2 add_ln19_5_fu_805_p2 add_ln19_6_fu_815_p2 add_ln19_7_fu_842_p2 add_ln19_8_fu_853_p2 add_ln19_9_fu_874_p2 add_ln19_10_fu_884_p2 add_ln19_11_fu_904_p2 add_ln19_12_fu_914_p2 add_ln19_13_fu_938_p2 add_ln19_14_fu_952_p2 add_ln19_15_fu_995_p2 add_ln19_16_fu_1016_p2 add_ln19_17_fu_1026_p2 add_ln19_18_fu_1046_p2 add_ln19_19_fu_1056_p2 add_ln19_20_fu_1076_p2 add_ln19_21_fu_1086_p2 add_ln19_22_fu_1106_p2 add_ln19_23_fu_1116_p2 add_ln19_24_fu_1136_p2 add_ln19_25_fu_1150_p2 add_ln19_26_fu_1174_p2 add_ln19_27_fu_1188_p2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U3 dadd_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadd_64ns_64ns_64_5_full_dsp_1_U2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431</InstName>
                    <ModuleName>doitgen_Pipeline_VITIS_LOOP_22_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>431</ID>
                    <BindInstances>add_ln22_fu_90_p2 add_ln23_fu_109_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln10_1_fu_464_p2 add_ln10_fu_476_p2 sub_ln19_fu_568_p2 add_ln19_2_fu_609_p2 add_ln19_3_fu_614_p2 add_ln19_4_fu_627_p2 add_ln19_5_fu_632_p2 add_ln19_6_fu_645_p2 add_ln19_7_fu_650_p2 add_ln19_8_fu_663_p2 add_ln19_9_fu_668_p2 add_ln19_10_fu_681_p2 add_ln19_11_fu_686_p2 add_ln19_12_fu_699_p2 add_ln19_13_fu_704_p2 add_ln19_14_fu_717_p2 add_ln19_15_fu_722_p2 add_ln19_16_fu_735_p2 add_ln19_17_fu_740_p2 add_ln19_18_fu_753_p2 add_ln19_19_fu_758_p2 add_ln19_20_fu_771_p2 add_ln19_21_fu_776_p2 add_ln19_22_fu_789_p2 add_ln19_23_fu_794_p2 add_ln19_24_fu_807_p2 add_ln19_25_fu_812_p2 add_ln19_26_fu_825_p2 add_ln19_27_fu_830_p2 add_ln19_28_fu_843_p2 add_ln19_29_fu_848_p2 add_ln13_fu_574_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>doitgen_Pipeline_VITIS_LOOP_16_3</Name>
            <Loops>
                <VITIS_LOOP_16_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>597</Best-caseLatency>
                    <Average-caseLatency>597</Average-caseLatency>
                    <Worst-caseLatency>597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.985 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.985 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.985 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_3>
                        <Name>VITIS_LOOP_16_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>30</TripCount>
                        <Latency>595</Latency>
                        <AbsoluteTimeLatency>2.975 us</AbsoluteTimeLatency>
                        <PipelineII>15</PipelineII>
                        <PipelineDepth>161</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6218</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3754</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_714_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_729_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_748_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_759_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_773_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_784_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_805_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_6_fu_815_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_842_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_8_fu_853_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_9_fu_874_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_10_fu_884_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_904_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_12_fu_914_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_938_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_14_fu_952_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_15_fu_995_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_1016_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_17_fu_1026_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_18_fu_1046_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_19_fu_1056_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_20_fu_1076_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_21_fu_1086_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_22_fu_1106_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_23_fu_1116_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_24_fu_1136_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_25_fu_1150_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_26_fu_1174_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_27_fu_1188_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_16_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>doitgen_Pipeline_VITIS_LOOP_22_5</Name>
            <Loops>
                <VITIS_LOOP_22_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.165 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.165 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.165 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_5>
                        <Name>VITIS_LOOP_22_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>30</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.155 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_90_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_109_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>doitgen</Name>
            <Loops>
                <VITIS_LOOP_10_1_VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>325001</Best-caseLatency>
                    <Average-caseLatency>325001</Average-caseLatency>
                    <Worst-caseLatency>325001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>325002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>500</TripCount>
                        <Latency>325000</Latency>
                        <AbsoluteTimeLatency>1.625 ms</AbsoluteTimeLatency>
                        <IterationLatency>650</IterationLatency>
                        <PipelineDepth>650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393</Instance>
                            <Instance>grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431</Instance>
                        </InstanceList>
                    </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10442</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4903</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_464_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10" URAM="0" VARIABLE="add_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_476_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln19_fu_568_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="sub_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_609_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_614_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_627_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_632_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_6_fu_645_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_650_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_8_fu_663_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_9_fu_668_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_10_fu_681_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_686_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_12_fu_699_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_704_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_14_fu_717_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_15_fu_722_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_735_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_17_fu_740_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_18_fu_753_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_19_fu_758_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_20_fu_771_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_21_fu_776_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_22_fu_789_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_23_fu_794_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_24_fu_807_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_25_fu_812_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_26_fu_825_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_27_fu_830_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_28_fu_843_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_29_fu_848_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19" URAM="0" VARIABLE="add_ln19_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_574_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="nr" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="nr" name="nr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nq" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="nq" name="nq" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="np" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="np" name="np" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="3" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_we0" name="A_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_d0" name="A_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C4" index="4" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="C4_address0" name="C4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C4_ce0" name="C4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C4_q0" name="C4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="C4_address1" name="C4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C4_ce1" name="C4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C4_q1" name="C4_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum" index="5" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="sum_address0" name="sum_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_ce0" name="sum_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_we0" name="sum_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_d0" name="sum_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_q0" name="sum_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="nr" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="nr">DATA</portMap>
            </portMaps>
            <ports>
                <port>nr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nq" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="nq">DATA</portMap>
            </portMaps>
            <ports>
                <port>nq</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nq"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="np" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="np">DATA</portMap>
            </portMaps>
            <ports>
                <port>np</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="np"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="A_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="C4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="C4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="sum_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sum_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">14, , </column>
                    <column name="A_address1">14, , </column>
                    <column name="A_d0">64, , </column>
                    <column name="A_q0">64, , </column>
                    <column name="A_q1">64, , </column>
                    <column name="C4_address0">10, , </column>
                    <column name="C4_address1">10, , </column>
                    <column name="C4_q0">64, , </column>
                    <column name="C4_q1">64, , </column>
                    <column name="sum_address0">5, , </column>
                    <column name="sum_d0">64, , </column>
                    <column name="sum_q0">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="np">ap_none, 32, , </column>
                    <column name="nq">ap_none, 32, , </column>
                    <column name="nr">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="nr">in, int</column>
                    <column name="nq">in, int</column>
                    <column name="np">in, int</column>
                    <column name="A">inout, double*</column>
                    <column name="C4">in, double*</column>
                    <column name="sum">inout, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="nr">nr, port, , </column>
                    <column name="nq">nq, port, , </column>
                    <column name="np">np, port, , </column>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_we0, port, , </column>
                    <column name="A">A_d0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="C4">C4_address0, port, offset, </column>
                    <column name="C4">C4_ce0, port, , </column>
                    <column name="C4">C4_q0, port, , </column>
                    <column name="C4">C4_address1, port, offset, </column>
                    <column name="C4">C4_ce1, port, , </column>
                    <column name="C4">C4_q1, port, , </column>
                    <column name="sum">sum_address0, port, offset, </column>
                    <column name="sum">sum_ce0, port, , </column>
                    <column name="sum">sum_we0, port, , </column>
                    <column name="sum">sum_d0, port, , </column>
                    <column name="sum">sum_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

