ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB142:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <string.h>
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define CTRL_CODE 0b1010
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** enum TYPE
  42:Core/Src/main.c **** {
  43:Core/Src/main.c ****     CHAR = 0,
  44:Core/Src/main.c **** };
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** enum RW_COMMANDS
  47:Core/Src/main.c **** {
  48:Core/Src/main.c ****     WRITE = 0,
  49:Core/Src/main.c ****     READ = 1
  50:Core/Src/main.c **** };
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** enum BLOCK_SELECT
  53:Core/Src/main.c **** {
  54:Core/Src/main.c ****     BLK_ZERO = 0b0,
  55:Core/Src/main.c ****     BLK_ONE = 0b1
  56:Core/Src/main.c **** };
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** // These values correspond to what lines are pulled high on the EEPROM chip inputs A0 and A1
  59:Core/Src/main.c **** enum CHIP_SELECT
  60:Core/Src/main.c **** {
  61:Core/Src/main.c ****     CHIP_ZERO = 0x0,
  62:Core/Src/main.c ****     CHIP_ONE = 0x1,
  63:Core/Src/main.c ****     CHIP_TWO = 0x2,
  64:Core/Src/main.c ****     CHIP_THREE = 0x3
  65:Core/Src/main.c **** };
  66:Core/Src/main.c **** /* USER CODE END PM */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  69:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** RNG_HandleTypeDef hrng;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** UART_HandleTypeDef huart2;
  76:Core/Src/main.c **** UART_HandleTypeDef huart3;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE BEGIN PV */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PV */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  83:Core/Src/main.c **** void SystemClock_Config(void);
  84:Core/Src/main.c **** static void MX_GPIO_Init(void);
  85:Core/Src/main.c **** static void MX_I2C3_Init(void);
  86:Core/Src/main.c **** static void MX_RNG_Init(void);
  87:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  88:Core/Src/main.c **** static void MX_TIM3_Init(void);
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 3


  89:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  90:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.c **** static void USR_LogMessage(UART_HandleTypeDef *uart_port, char *message, int size);
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** static void USR_LogVariable_char(UART_HandleTypeDef uart_port, char *variable_name, char variable);
  94:Core/Src/main.c **** static void USR_LogVariable_ptrChar(UART_HandleTypeDef uart_port, char *variable_name, char *variab
  95:Core/Src/main.c **** static void USR_LogVariable_short(UART_HandleTypeDef uart_port, char *variable_name, short variable
  96:Core/Src/main.c **** static void USR_LogVariable_ptrShort(UART_HandleTypeDef uart_port, char *variable_name, short *vari
  97:Core/Src/main.c **** static void USR_LogVariable_int(UART_HandleTypeDef uart_port, char *variable_name, int variable);
  98:Core/Src/main.c **** static void USR_LogVariable_ptrInt(UART_HandleTypeDef uart_port, char *variable_name, int *variable
  99:Core/Src/main.c **** static void USR_LogVariable_long(UART_HandleTypeDef uart_port, char *variable_name, long variable);
 100:Core/Src/main.c **** static void USR_LogVariable_ptrLong(UART_HandleTypeDef uart_port, char *variable_name, long *variab
 101:Core/Src/main.c **** static void USR_LogVariable_longLong(UART_HandleTypeDef uart_port, char *variable_name, long long v
 102:Core/Src/main.c **** static void USR_LogVariable_ptrLongLong(UART_HandleTypeDef uart_port, char *variable_name, long lon
 103:Core/Src/main.c ****                                         int length);
 104:Core/Src/main.c **** static void USR_LogVariable_float(UART_HandleTypeDef uart_port, char *variable_name, float variable
 105:Core/Src/main.c **** static void USR_LogVariable_ptrFloat(UART_HandleTypeDef uart_port, char *variable_name, float *vari
 106:Core/Src/main.c **** static void USR_LogVariable_double(UART_HandleTypeDef uart_port, char *variable_name, double variab
 107:Core/Src/main.c **** static void USR_LogVariable_ptrDouble(UART_HandleTypeDef uart_port, char *variable_name, double *va
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** uint8_t control_byte_builder(uint8_t control_code, uint8_t block_select, uint8_t chip_select, uint8
 110:Core/Src/main.c **** void WriteByteRequestHandler(I2C_HandleTypeDef I2C_Line, uint8_t hb_address, uint8_t lb_address, ui
 111:Core/Src/main.c **** void WritePageRequestHandler(I2C_HandleTypeDef I2C_Line, uint8_t hb_address, uint8_t lb_address, ui
 112:Core/Src/main.c **** uint8_t CurrentAddressReadHandler(I2C_HandleTypeDef I2C_Line);
 113:Core/Src/main.c **** uint8_t RandomAddressReadHandler(I2C_HandleTypeDef I2C_Line);
 114:Core/Src/main.c **** uint8_t SequentialAddressReadHandler(I2C_HandleTypeDef I2C_Line);
 115:Core/Src/main.c **** /* USER CODE END PFP */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 118:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /* USER CODE END 0 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /**
 123:Core/Src/main.c ****  * @brief  The application entry point.
 124:Core/Src/main.c ****  * @retval int
 125:Core/Src/main.c ****  */
 126:Core/Src/main.c **** int main(void)
 127:Core/Src/main.c **** {
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 130:Core/Src/main.c ****     uint8_t TxBuffer[50];
 131:Core/Src/main.c ****     uint8_t RxBuffer[50];
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****     for (int i = 0; i < 50; ++i)
 134:Core/Src/main.c ****     {
 135:Core/Src/main.c ****         TxBuffer[i] = 0;
 136:Core/Src/main.c ****         RxBuffer[i] = 0;
 137:Core/Src/main.c ****     }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     (void)RxBuffer[0];
 140:Core/Src/main.c ****     /* USER CODE END 1 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 145:Core/Src/main.c ****     HAL_Init();
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     /* USER CODE BEGIN Init */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****     /* USER CODE END Init */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****     /* Configure the system clock */
 152:Core/Src/main.c ****     SystemClock_Config();
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****     /* USER CODE END SysInit */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****     /* Initialize all configured peripherals */
 159:Core/Src/main.c ****     MX_GPIO_Init();
 160:Core/Src/main.c ****     MX_I2C3_Init();
 161:Core/Src/main.c ****     MX_RNG_Init();
 162:Core/Src/main.c ****     MX_USART2_UART_Init();
 163:Core/Src/main.c ****     MX_TIM3_Init();
 164:Core/Src/main.c ****     MX_USART3_UART_Init();
 165:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 166:Core/Src/main.c ****     uint32_t iteration = 0;
 167:Core/Src/main.c ****     /* USER CODE END 2 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     /* Infinite loop */
 170:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 171:Core/Src/main.c ****     while (1)
 172:Core/Src/main.c ****     {
 173:Core/Src/main.c ****         /* USER CODE END WHILE */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****         snprintf((char *)TxBuffer, 50, "Iteration %ld\n", iteration);
 178:Core/Src/main.c ****         HAL_UART_Transmit(&huart2, TxBuffer, 50, 10);
 179:Core/Src/main.c ****         HAL_UART_Transmit(&huart3, TxBuffer, 50, 10);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****         HAL_Delay(500);
 182:Core/Src/main.c ****         HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 183:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_PC10_GPIO_Port, LED_PC10_Pin);
 184:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_PC11_GPIO_Port, LED_PC11_Pin);
 185:Core/Src/main.c ****         iteration++;
 186:Core/Src/main.c ****     }
 187:Core/Src/main.c ****     /* USER CODE END 3 */
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****  * @brief System Clock Configuration
 192:Core/Src/main.c ****  * @retval None
 193:Core/Src/main.c ****  */
 194:Core/Src/main.c **** void SystemClock_Config(void)
 195:Core/Src/main.c **** {
 196:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 197:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****     /** Configure the main internal regulator output voltage
 200:Core/Src/main.c ****      */
 201:Core/Src/main.c ****     if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 202:Core/Src/main.c ****     {
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 5


 203:Core/Src/main.c ****         Error_Handler();
 204:Core/Src/main.c ****     }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 207:Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
 208:Core/Src/main.c ****      */
 209:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 210:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 211:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 212:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 213:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 214:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 215:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 10;
 216:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 217:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 218:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 219:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 220:Core/Src/main.c ****     {
 221:Core/Src/main.c ****         Error_Handler();
 222:Core/Src/main.c ****     }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
 225:Core/Src/main.c ****      */
 226:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 |
 227:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 228:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 229:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 230:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 233:Core/Src/main.c ****     {
 234:Core/Src/main.c ****         Error_Handler();
 235:Core/Src/main.c ****     }
 236:Core/Src/main.c **** }
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** /**
 239:Core/Src/main.c ****  * @brief I2C3 Initialization Function
 240:Core/Src/main.c ****  * @param None
 241:Core/Src/main.c ****  * @retval None
 242:Core/Src/main.c ****  */
 243:Core/Src/main.c **** static void MX_I2C3_Init(void)
 244:Core/Src/main.c **** {
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****     /* USER CODE BEGIN I2C3_Init 0 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****     /* USER CODE END I2C3_Init 0 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****     /* USER CODE BEGIN I2C3_Init 1 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****     /* USER CODE END I2C3_Init 1 */
 253:Core/Src/main.c ****     hi2c3.Instance = I2C3;
 254:Core/Src/main.c ****     hi2c3.Init.Timing = 0x20E16892;
 255:Core/Src/main.c ****     hi2c3.Init.OwnAddress1 = 0;
 256:Core/Src/main.c ****     hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 257:Core/Src/main.c ****     hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 258:Core/Src/main.c ****     hi2c3.Init.OwnAddress2 = 0;
 259:Core/Src/main.c ****     hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 6


 260:Core/Src/main.c ****     hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 261:Core/Src/main.c ****     hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 262:Core/Src/main.c ****     if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 263:Core/Src/main.c ****     {
 264:Core/Src/main.c ****         Error_Handler();
 265:Core/Src/main.c ****     }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****     /** Configure Analogue filter
 268:Core/Src/main.c ****      */
 269:Core/Src/main.c ****     if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 270:Core/Src/main.c ****     {
 271:Core/Src/main.c ****         Error_Handler();
 272:Core/Src/main.c ****     }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****     /** Configure Digital filter
 275:Core/Src/main.c ****      */
 276:Core/Src/main.c ****     if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 277:Core/Src/main.c ****     {
 278:Core/Src/main.c ****         Error_Handler();
 279:Core/Src/main.c ****     }
 280:Core/Src/main.c ****     /* USER CODE BEGIN I2C3_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****     /* USER CODE END I2C3_Init 2 */
 283:Core/Src/main.c **** }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /**
 286:Core/Src/main.c ****  * @brief RNG Initialization Function
 287:Core/Src/main.c ****  * @param None
 288:Core/Src/main.c ****  * @retval None
 289:Core/Src/main.c ****  */
 290:Core/Src/main.c **** static void MX_RNG_Init(void)
 291:Core/Src/main.c **** {
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****     /* USER CODE BEGIN RNG_Init 0 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****     /* USER CODE END RNG_Init 0 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****     /* USER CODE BEGIN RNG_Init 1 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****     /* USER CODE END RNG_Init 1 */
 300:Core/Src/main.c ****     hrng.Instance = RNG;
 301:Core/Src/main.c ****     if (HAL_RNG_Init(&hrng) != HAL_OK)
 302:Core/Src/main.c ****     {
 303:Core/Src/main.c ****         Error_Handler();
 304:Core/Src/main.c ****     }
 305:Core/Src/main.c ****     /* USER CODE BEGIN RNG_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****     /* USER CODE END RNG_Init 2 */
 308:Core/Src/main.c **** }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** /**
 311:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 312:Core/Src/main.c ****  * @param None
 313:Core/Src/main.c ****  * @retval None
 314:Core/Src/main.c ****  */
 315:Core/Src/main.c **** static void MX_TIM3_Init(void)
 316:Core/Src/main.c **** {
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****     /* USER CODE BEGIN TIM3_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****     /* USER CODE END TIM3_Init 0 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****     TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 323:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****     /* USER CODE BEGIN TIM3_Init 1 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****     /* USER CODE END TIM3_Init 1 */
 328:Core/Src/main.c ****     htim3.Instance = TIM3;
 329:Core/Src/main.c ****     htim3.Init.Prescaler = 399;
 330:Core/Src/main.c ****     htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 331:Core/Src/main.c ****     htim3.Init.Period = 49999;
 332:Core/Src/main.c ****     htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 333:Core/Src/main.c ****     htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 334:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 335:Core/Src/main.c ****     {
 336:Core/Src/main.c ****         Error_Handler();
 337:Core/Src/main.c ****     }
 338:Core/Src/main.c ****     sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 339:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 340:Core/Src/main.c ****     {
 341:Core/Src/main.c ****         Error_Handler();
 342:Core/Src/main.c ****     }
 343:Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 344:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 345:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 346:Core/Src/main.c ****     {
 347:Core/Src/main.c ****         Error_Handler();
 348:Core/Src/main.c ****     }
 349:Core/Src/main.c ****     /* USER CODE BEGIN TIM3_Init 2 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****     /* USER CODE END TIM3_Init 2 */
 352:Core/Src/main.c **** }
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** /**
 355:Core/Src/main.c ****  * @brief USART2 Initialization Function
 356:Core/Src/main.c ****  * @param None
 357:Core/Src/main.c ****  * @retval None
 358:Core/Src/main.c ****  */
 359:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 360:Core/Src/main.c **** {
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****     /* USER CODE BEGIN USART2_Init 0 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****     /* USER CODE END USART2_Init 0 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****     /* USER CODE BEGIN USART2_Init 1 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****     /* USER CODE END USART2_Init 1 */
 369:Core/Src/main.c ****     huart2.Instance = USART2;
 370:Core/Src/main.c ****     huart2.Init.BaudRate = 115200;
 371:Core/Src/main.c ****     huart2.Init.WordLength = UART_WORDLENGTH_8B;
 372:Core/Src/main.c ****     huart2.Init.StopBits = UART_STOPBITS_1;
 373:Core/Src/main.c ****     huart2.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 8


 374:Core/Src/main.c ****     huart2.Init.Mode = UART_MODE_TX_RX;
 375:Core/Src/main.c ****     huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 376:Core/Src/main.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 377:Core/Src/main.c ****     huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 378:Core/Src/main.c ****     huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 379:Core/Src/main.c ****     if (HAL_UART_Init(&huart2) != HAL_OK)
 380:Core/Src/main.c ****     {
 381:Core/Src/main.c ****         Error_Handler();
 382:Core/Src/main.c ****     }
 383:Core/Src/main.c ****     /* USER CODE BEGIN USART2_Init 2 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****     /* USER CODE END USART2_Init 2 */
 386:Core/Src/main.c **** }
 387:Core/Src/main.c **** 
 388:Core/Src/main.c **** /**
 389:Core/Src/main.c ****  * @brief USART3 Initialization Function
 390:Core/Src/main.c ****  * @param None
 391:Core/Src/main.c ****  * @retval None
 392:Core/Src/main.c ****  */
 393:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 394:Core/Src/main.c **** {
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****     /* USER CODE BEGIN USART3_Init 0 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****     /* USER CODE END USART3_Init 0 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****     /* USER CODE BEGIN USART3_Init 1 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****     /* USER CODE END USART3_Init 1 */
 403:Core/Src/main.c ****     huart3.Instance = USART3;
 404:Core/Src/main.c ****     huart3.Init.BaudRate = 115200;
 405:Core/Src/main.c ****     huart3.Init.WordLength = UART_WORDLENGTH_8B;
 406:Core/Src/main.c ****     huart3.Init.StopBits = UART_STOPBITS_1;
 407:Core/Src/main.c ****     huart3.Init.Parity = UART_PARITY_NONE;
 408:Core/Src/main.c ****     huart3.Init.Mode = UART_MODE_TX_RX;
 409:Core/Src/main.c ****     huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 410:Core/Src/main.c ****     huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 411:Core/Src/main.c ****     huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 412:Core/Src/main.c ****     huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 413:Core/Src/main.c ****     if (HAL_UART_Init(&huart3) != HAL_OK)
 414:Core/Src/main.c ****     {
 415:Core/Src/main.c ****         Error_Handler();
 416:Core/Src/main.c ****     }
 417:Core/Src/main.c ****     /* USER CODE BEGIN USART3_Init 2 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****     /* USER CODE END USART3_Init 2 */
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
 423:Core/Src/main.c ****  * @brief GPIO Initialization Function
 424:Core/Src/main.c ****  * @param None
 425:Core/Src/main.c ****  * @retval None
 426:Core/Src/main.c ****  */
 427:Core/Src/main.c **** static void MX_GPIO_Init(void)
 428:Core/Src/main.c **** {
  28              		.loc 1 428 1 view -0
  29              		.cfi_startproc
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 9


  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 429:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 429 5 view .LVU1
  43              		.loc 1 429 22 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 430:Core/Src/main.c ****     /* USER CODE BEGIN MX_GPIO_Init_1 */
 431:Core/Src/main.c ****     /* USER CODE END MX_GPIO_Init_1 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****     /* GPIO Ports Clock Enable */
 434:Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 434 5 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 434 5 view .LVU4
  53              		.loc 1 434 5 view .LVU5
  54 0010 294B     		ldr	r3, .L3
  55 0012 DA6C     		ldr	r2, [r3, #76]
  56 0014 42F00402 		orr	r2, r2, #4
  57 0018 DA64     		str	r2, [r3, #76]
  58              		.loc 1 434 5 view .LVU6
  59 001a DA6C     		ldr	r2, [r3, #76]
  60 001c 02F00402 		and	r2, r2, #4
  61 0020 0192     		str	r2, [sp, #4]
  62              		.loc 1 434 5 view .LVU7
  63 0022 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 434 5 view .LVU8
 435:Core/Src/main.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 435 5 view .LVU9
  67              	.LBB5:
  68              		.loc 1 435 5 view .LVU10
  69              		.loc 1 435 5 view .LVU11
  70 0024 DA6C     		ldr	r2, [r3, #76]
  71 0026 42F08002 		orr	r2, r2, #128
  72 002a DA64     		str	r2, [r3, #76]
  73              		.loc 1 435 5 view .LVU12
  74 002c DA6C     		ldr	r2, [r3, #76]
  75 002e 02F08002 		and	r2, r2, #128
  76 0032 0292     		str	r2, [sp, #8]
  77              		.loc 1 435 5 view .LVU13
  78 0034 029A     		ldr	r2, [sp, #8]
  79              	.LBE5:
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 10


  80              		.loc 1 435 5 view .LVU14
 436:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 436 5 view .LVU15
  82              	.LBB6:
  83              		.loc 1 436 5 view .LVU16
  84              		.loc 1 436 5 view .LVU17
  85 0036 DA6C     		ldr	r2, [r3, #76]
  86 0038 42F00102 		orr	r2, r2, #1
  87 003c DA64     		str	r2, [r3, #76]
  88              		.loc 1 436 5 view .LVU18
  89 003e DA6C     		ldr	r2, [r3, #76]
  90 0040 02F00102 		and	r2, r2, #1
  91 0044 0392     		str	r2, [sp, #12]
  92              		.loc 1 436 5 view .LVU19
  93 0046 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 436 5 view .LVU20
 437:Core/Src/main.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 437 5 view .LVU21
  97              	.LBB7:
  98              		.loc 1 437 5 view .LVU22
  99              		.loc 1 437 5 view .LVU23
 100 0048 DA6C     		ldr	r2, [r3, #76]
 101 004a 42F00202 		orr	r2, r2, #2
 102 004e DA64     		str	r2, [r3, #76]
 103              		.loc 1 437 5 view .LVU24
 104 0050 DB6C     		ldr	r3, [r3, #76]
 105 0052 03F00203 		and	r3, r3, #2
 106 0056 0493     		str	r3, [sp, #16]
 107              		.loc 1 437 5 view .LVU25
 108 0058 049B     		ldr	r3, [sp, #16]
 109              	.LBE7:
 110              		.loc 1 437 5 view .LVU26
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 440:Core/Src/main.c ****     HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 111              		.loc 1 440 5 view .LVU27
 112 005a 2246     		mov	r2, r4
 113 005c 2021     		movs	r1, #32
 114 005e 4FF09040 		mov	r0, #1207959552
 115 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 443:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, OUTPUT_PC5_Pin | OUTPUT_PC6_Pin | OUTPUT_PC8_Pin | LED_PC10_Pin | LED_
 117              		.loc 1 443 5 view .LVU28
 118 0066 154D     		ldr	r5, .L3+4
 119 0068 2246     		mov	r2, r4
 120 006a 4FF45661 		mov	r1, #3424
 121 006e 2846     		mov	r0, r5
 122 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
 444:Core/Src/main.c ****                       GPIO_PIN_RESET);
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****     /*Configure GPIO pin : B1_Pin */
 447:Core/Src/main.c ****     GPIO_InitStruct.Pin = B1_Pin;
 124              		.loc 1 447 5 view .LVU29
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 11


 125              		.loc 1 447 25 is_stmt 0 view .LVU30
 126 0074 4FF40053 		mov	r3, #8192
 127 0078 0593     		str	r3, [sp, #20]
 448:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 128              		.loc 1 448 5 is_stmt 1 view .LVU31
 129              		.loc 1 448 26 is_stmt 0 view .LVU32
 130 007a 4FF40413 		mov	r3, #2162688
 131 007e 0693     		str	r3, [sp, #24]
 449:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132              		.loc 1 449 5 is_stmt 1 view .LVU33
 133              		.loc 1 449 26 is_stmt 0 view .LVU34
 134 0080 0794     		str	r4, [sp, #28]
 450:Core/Src/main.c ****     HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 135              		.loc 1 450 5 is_stmt 1 view .LVU35
 136 0082 05A9     		add	r1, sp, #20
 137 0084 2846     		mov	r0, r5
 138 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL2:
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****     /*Configure GPIO pin : LD2_Pin */
 453:Core/Src/main.c ****     GPIO_InitStruct.Pin = LD2_Pin;
 140              		.loc 1 453 5 view .LVU36
 141              		.loc 1 453 25 is_stmt 0 view .LVU37
 142 008a 2023     		movs	r3, #32
 143 008c 0593     		str	r3, [sp, #20]
 454:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 144              		.loc 1 454 5 is_stmt 1 view .LVU38
 145              		.loc 1 454 26 is_stmt 0 view .LVU39
 146 008e 0126     		movs	r6, #1
 147 0090 0696     		str	r6, [sp, #24]
 455:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 455 5 is_stmt 1 view .LVU40
 149              		.loc 1 455 26 is_stmt 0 view .LVU41
 150 0092 0794     		str	r4, [sp, #28]
 456:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 456 5 is_stmt 1 view .LVU42
 152              		.loc 1 456 27 is_stmt 0 view .LVU43
 153 0094 0894     		str	r4, [sp, #32]
 457:Core/Src/main.c ****     HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 154              		.loc 1 457 5 is_stmt 1 view .LVU44
 155 0096 05A9     		add	r1, sp, #20
 156 0098 4FF09040 		mov	r0, #1207959552
 157 009c FFF7FEFF 		bl	HAL_GPIO_Init
 158              	.LVL3:
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****     /*Configure GPIO pins : OUTPUT_PC5_Pin OUTPUT_PC6_Pin OUTPUT_PC8_Pin LED_PC10_Pin
 460:Core/Src/main.c ****                              LED_PC11_Pin */
 461:Core/Src/main.c ****     GPIO_InitStruct.Pin = OUTPUT_PC5_Pin | OUTPUT_PC6_Pin | OUTPUT_PC8_Pin | LED_PC10_Pin | LED_PC1
 159              		.loc 1 461 5 view .LVU45
 160              		.loc 1 461 25 is_stmt 0 view .LVU46
 161 00a0 4FF45663 		mov	r3, #3424
 162 00a4 0593     		str	r3, [sp, #20]
 462:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 163              		.loc 1 462 5 is_stmt 1 view .LVU47
 164              		.loc 1 462 26 is_stmt 0 view .LVU48
 165 00a6 0696     		str	r6, [sp, #24]
 463:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 12


 166              		.loc 1 463 5 is_stmt 1 view .LVU49
 167              		.loc 1 463 26 is_stmt 0 view .LVU50
 168 00a8 0794     		str	r4, [sp, #28]
 464:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 169              		.loc 1 464 5 is_stmt 1 view .LVU51
 170              		.loc 1 464 27 is_stmt 0 view .LVU52
 171 00aa 0894     		str	r4, [sp, #32]
 465:Core/Src/main.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 172              		.loc 1 465 5 is_stmt 1 view .LVU53
 173 00ac 05A9     		add	r1, sp, #20
 174 00ae 2846     		mov	r0, r5
 175 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL4:
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****     /* USER CODE BEGIN MX_GPIO_Init_2 */
 468:Core/Src/main.c ****     /* USER CODE END MX_GPIO_Init_2 */
 469:Core/Src/main.c **** }
 177              		.loc 1 469 1 is_stmt 0 view .LVU54
 178 00b4 0AB0     		add	sp, sp, #40
 179              	.LCFI2:
 180              		.cfi_def_cfa_offset 16
 181              		@ sp needed
 182 00b6 70BD     		pop	{r4, r5, r6, pc}
 183              	.L4:
 184              		.align	2
 185              	.L3:
 186 00b8 00100240 		.word	1073876992
 187 00bc 00080048 		.word	1207961600
 188              		.cfi_endproc
 189              	.LFE142:
 191              		.section	.text.control_byte_builder,"ax",%progbits
 192              		.align	1
 193              		.global	control_byte_builder
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	control_byte_builder:
 199              	.LVL5:
 200              	.LFB158:
 470:Core/Src/main.c **** 
 471:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 472:Core/Src/main.c **** static void USR_LogMessage(UART_HandleTypeDef *uart_port, char *message, int size)
 473:Core/Src/main.c **** {
 474:Core/Src/main.c ****     HAL_UART_Transmit(uart_port, message, size, 10);
 475:Core/Src/main.c **** }
 476:Core/Src/main.c **** 
 477:Core/Src/main.c **** static void USR_LogVariable_char(UART_HandleTypeDef uart_port, char *variable_name, char variable)
 478:Core/Src/main.c **** {
 479:Core/Src/main.c **** }
 480:Core/Src/main.c **** static void USR_LogVariable_ptrChar(UART_HandleTypeDef uart_port, char *variable_name, char *variab
 481:Core/Src/main.c **** {
 482:Core/Src/main.c **** }
 483:Core/Src/main.c **** static void USR_LogVariable_short(UART_HandleTypeDef uart_port, char *variable_name, short variable
 484:Core/Src/main.c **** {
 485:Core/Src/main.c **** }
 486:Core/Src/main.c **** static void USR_LogVariable_ptrShort(UART_HandleTypeDef uart_port, char *variable_name, short *vari
 487:Core/Src/main.c **** {
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 13


 488:Core/Src/main.c **** }
 489:Core/Src/main.c **** static void USR_LogVariable_int(UART_HandleTypeDef uart_port, char *variable_name, int variable)
 490:Core/Src/main.c **** {
 491:Core/Src/main.c **** }
 492:Core/Src/main.c **** static void USR_LogVariable_ptrInt(UART_HandleTypeDef uart_port, char *variable_name, int *variable
 493:Core/Src/main.c **** {
 494:Core/Src/main.c **** }
 495:Core/Src/main.c **** static void USR_LogVariable_long(UART_HandleTypeDef uart_port, char *variable_name, long variable)
 496:Core/Src/main.c **** {
 497:Core/Src/main.c **** }
 498:Core/Src/main.c **** static void USR_LogVariable_ptrLong(UART_HandleTypeDef uart_port, char *variable_name, long *variab
 499:Core/Src/main.c **** {
 500:Core/Src/main.c **** }
 501:Core/Src/main.c **** static void USR_LogVariable_longLong(UART_HandleTypeDef uart_port, char *variable_name, long long v
 502:Core/Src/main.c **** {
 503:Core/Src/main.c **** }
 504:Core/Src/main.c **** static void USR_LogVariable_ptrLongLong(UART_HandleTypeDef uart_port, char *variable_name, long lon
 505:Core/Src/main.c ****                                         int length)
 506:Core/Src/main.c **** {
 507:Core/Src/main.c **** }
 508:Core/Src/main.c **** static void USR_LogVariable_float(UART_HandleTypeDef uart_port, char *variable_name, float variable
 509:Core/Src/main.c **** {
 510:Core/Src/main.c **** }
 511:Core/Src/main.c **** static void USR_LogVariable_ptrFloat(UART_HandleTypeDef uart_port, char *variable_name, float *vari
 512:Core/Src/main.c **** {
 513:Core/Src/main.c **** }
 514:Core/Src/main.c **** static void USR_LogVariable_double(UART_HandleTypeDef uart_port, char *variable_name, double variab
 515:Core/Src/main.c **** {
 516:Core/Src/main.c **** }
 517:Core/Src/main.c **** static void USR_LogVariable_ptrDouble(UART_HandleTypeDef uart_port, char *variable_name, double *va
 518:Core/Src/main.c **** {
 519:Core/Src/main.c **** }
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** uint8_t control_byte_builder(uint8_t control_code, uint8_t block_select, uint8_t chip_select, uint8
 522:Core/Src/main.c **** {
 201              		.loc 1 522 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 523:Core/Src/main.c **** }
 206              		.loc 1 523 1 view .LVU56
 207              	.LVL6:
 208              		.loc 1 523 1 is_stmt 0 view .LVU57
 209 0000 7047     		bx	lr
 210              		.cfi_endproc
 211              	.LFE158:
 213              		.section	.text.WriteByteRequestHandler,"ax",%progbits
 214              		.align	1
 215              		.global	WriteByteRequestHandler
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	WriteByteRequestHandler:
 221              	.LVL7:
 222              	.LFB159:
 524:Core/Src/main.c **** void WriteByteRequestHandler(I2C_HandleTypeDef I2C_Line, uint8_t hb_address, uint8_t lb_address, ui
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 14


 525:Core/Src/main.c **** {
 223              		.loc 1 525 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 96, pretend = 16, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 228              		.loc 1 525 1 is_stmt 0 view .LVU59
 229 0000 84B0     		sub	sp, sp, #16
 230              	.LCFI3:
 231              		.cfi_def_cfa_offset 16
 232 0002 8DE80F00 		stm	sp, {r0, r1, r2, r3}
 526:Core/Src/main.c **** }
 233              		.loc 1 526 1 is_stmt 1 view .LVU60
 234 0006 04B0     		add	sp, sp, #16
 235              	.LCFI4:
 236              		.cfi_def_cfa_offset 0
 237 0008 7047     		bx	lr
 238              		.cfi_endproc
 239              	.LFE159:
 241              		.section	.text.WritePageRequestHandler,"ax",%progbits
 242              		.align	1
 243              		.global	WritePageRequestHandler
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	WritePageRequestHandler:
 249              	.LVL8:
 250              	.LFB160:
 527:Core/Src/main.c **** void WritePageRequestHandler(I2C_HandleTypeDef I2C_Line, uint8_t hb_address, uint8_t lb_address, ui
 528:Core/Src/main.c **** {
 251              		.loc 1 528 1 view -0
 252              		.cfi_startproc
 253              		@ args = 96, pretend = 16, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 256              		.loc 1 528 1 is_stmt 0 view .LVU62
 257 0000 84B0     		sub	sp, sp, #16
 258              	.LCFI5:
 259              		.cfi_def_cfa_offset 16
 260 0002 8DE80F00 		stm	sp, {r0, r1, r2, r3}
 529:Core/Src/main.c **** }
 261              		.loc 1 529 1 is_stmt 1 view .LVU63
 262 0006 04B0     		add	sp, sp, #16
 263              	.LCFI6:
 264              		.cfi_def_cfa_offset 0
 265 0008 7047     		bx	lr
 266              		.cfi_endproc
 267              	.LFE160:
 269              		.section	.text.CurrentAddressReadHandler,"ax",%progbits
 270              		.align	1
 271              		.global	CurrentAddressReadHandler
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	CurrentAddressReadHandler:
 277              	.LFB161:
 530:Core/Src/main.c **** uint8_t CurrentAddressReadHandler(I2C_HandleTypeDef I2C_Line)
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 15


 531:Core/Src/main.c **** {
 278              		.loc 1 531 1 view -0
 279              		.cfi_startproc
 280              		@ args = 84, pretend = 16, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 283 0000 84B0     		sub	sp, sp, #16
 284              	.LCFI7:
 285              		.cfi_def_cfa_offset 16
 286 0002 8DE80F00 		stm	sp, {r0, r1, r2, r3}
 532:Core/Src/main.c **** }
 287              		.loc 1 532 1 view .LVU65
 288 0006 04B0     		add	sp, sp, #16
 289              	.LCFI8:
 290              		.cfi_def_cfa_offset 0
 291 0008 7047     		bx	lr
 292              		.cfi_endproc
 293              	.LFE161:
 295              		.section	.text.RandomAddressReadHandler,"ax",%progbits
 296              		.align	1
 297              		.global	RandomAddressReadHandler
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	RandomAddressReadHandler:
 303              	.LFB162:
 533:Core/Src/main.c **** uint8_t RandomAddressReadHandler(I2C_HandleTypeDef I2C_Line)
 534:Core/Src/main.c **** {
 304              		.loc 1 534 1 view -0
 305              		.cfi_startproc
 306              		@ args = 84, pretend = 16, frame = 0
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		@ link register save eliminated.
 309 0000 84B0     		sub	sp, sp, #16
 310              	.LCFI9:
 311              		.cfi_def_cfa_offset 16
 312 0002 8DE80F00 		stm	sp, {r0, r1, r2, r3}
 535:Core/Src/main.c **** }
 313              		.loc 1 535 1 view .LVU67
 314 0006 04B0     		add	sp, sp, #16
 315              	.LCFI10:
 316              		.cfi_def_cfa_offset 0
 317 0008 7047     		bx	lr
 318              		.cfi_endproc
 319              	.LFE162:
 321              		.section	.text.SequentialAddressReadHandler,"ax",%progbits
 322              		.align	1
 323              		.global	SequentialAddressReadHandler
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	SequentialAddressReadHandler:
 329              	.LFB163:
 536:Core/Src/main.c **** uint8_t SequentialAddressReadHandler(I2C_HandleTypeDef I2C_Line)
 537:Core/Src/main.c **** {
 330              		.loc 1 537 1 view -0
 331              		.cfi_startproc
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 16


 332              		@ args = 84, pretend = 16, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 84B0     		sub	sp, sp, #16
 336              	.LCFI11:
 337              		.cfi_def_cfa_offset 16
 338 0002 8DE80F00 		stm	sp, {r0, r1, r2, r3}
 538:Core/Src/main.c **** }
 339              		.loc 1 538 1 view .LVU69
 340 0006 04B0     		add	sp, sp, #16
 341              	.LCFI12:
 342              		.cfi_def_cfa_offset 0
 343 0008 7047     		bx	lr
 344              		.cfi_endproc
 345              	.LFE163:
 347              		.section	.text.Error_Handler,"ax",%progbits
 348              		.align	1
 349              		.global	Error_Handler
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	Error_Handler:
 355              	.LFB164:
 539:Core/Src/main.c **** /* USER CODE END 4 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c **** /**
 542:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 543:Core/Src/main.c ****  * @retval None
 544:Core/Src/main.c ****  */
 545:Core/Src/main.c **** void Error_Handler(void)
 546:Core/Src/main.c **** {
 356              		.loc 1 546 1 view -0
 357              		.cfi_startproc
 358              		@ Volatile: function does not return.
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 547:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 548:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 549:Core/Src/main.c ****     __disable_irq();
 362              		.loc 1 549 5 view .LVU71
 363              	.LBB8:
 364              	.LBI8:
 365              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 17


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 18


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 19


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 20


 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 366              		.loc 2 207 27 view .LVU72
 367              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 368              		.loc 2 209 3 view .LVU73
 369              		.syntax unified
 370              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 371 0000 72B6     		cpsid i
 372              	@ 0 "" 2
 373              		.thumb
 374              		.syntax unified
 375              	.L17:
 376              	.LBE9:
 377              	.LBE8:
 550:Core/Src/main.c ****     while (1)
 378              		.loc 1 550 5 discriminator 1 view .LVU74
 551:Core/Src/main.c ****     {
 552:Core/Src/main.c ****     }
 379              		.loc 1 552 5 discriminator 1 view .LVU75
 550:Core/Src/main.c ****     while (1)
 380              		.loc 1 550 11 discriminator 1 view .LVU76
 381 0002 FEE7     		b	.L17
 382              		.cfi_endproc
 383              	.LFE164:
 385              		.section	.text.MX_I2C3_Init,"ax",%progbits
 386              		.align	1
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 391              	MX_I2C3_Init:
 392              	.LFB137:
 244:Core/Src/main.c **** 
 393              		.loc 1 244 1 view -0
 394              		.cfi_startproc
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 21


 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 08B5     		push	{r3, lr}
 398              	.LCFI13:
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
 253:Core/Src/main.c ****     hi2c3.Init.Timing = 0x20E16892;
 402              		.loc 1 253 5 view .LVU78
 253:Core/Src/main.c ****     hi2c3.Init.Timing = 0x20E16892;
 403              		.loc 1 253 20 is_stmt 0 view .LVU79
 404 0002 1348     		ldr	r0, .L26
 405 0004 134B     		ldr	r3, .L26+4
 406 0006 0360     		str	r3, [r0]
 254:Core/Src/main.c ****     hi2c3.Init.OwnAddress1 = 0;
 407              		.loc 1 254 5 is_stmt 1 view .LVU80
 254:Core/Src/main.c ****     hi2c3.Init.OwnAddress1 = 0;
 408              		.loc 1 254 23 is_stmt 0 view .LVU81
 409 0008 03F16043 		add	r3, r3, #-536870912
 410 000c 03F56103 		add	r3, r3, #14745600
 411 0010 03F69243 		addw	r3, r3, #3218
 412 0014 4360     		str	r3, [r0, #4]
 255:Core/Src/main.c ****     hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 413              		.loc 1 255 5 is_stmt 1 view .LVU82
 255:Core/Src/main.c ****     hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 414              		.loc 1 255 28 is_stmt 0 view .LVU83
 415 0016 0023     		movs	r3, #0
 416 0018 8360     		str	r3, [r0, #8]
 256:Core/Src/main.c ****     hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 417              		.loc 1 256 5 is_stmt 1 view .LVU84
 256:Core/Src/main.c ****     hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 418              		.loc 1 256 31 is_stmt 0 view .LVU85
 419 001a 0122     		movs	r2, #1
 420 001c C260     		str	r2, [r0, #12]
 257:Core/Src/main.c ****     hi2c3.Init.OwnAddress2 = 0;
 421              		.loc 1 257 5 is_stmt 1 view .LVU86
 257:Core/Src/main.c ****     hi2c3.Init.OwnAddress2 = 0;
 422              		.loc 1 257 32 is_stmt 0 view .LVU87
 423 001e 0361     		str	r3, [r0, #16]
 258:Core/Src/main.c ****     hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 424              		.loc 1 258 5 is_stmt 1 view .LVU88
 258:Core/Src/main.c ****     hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 425              		.loc 1 258 28 is_stmt 0 view .LVU89
 426 0020 4361     		str	r3, [r0, #20]
 259:Core/Src/main.c ****     hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 427              		.loc 1 259 5 is_stmt 1 view .LVU90
 259:Core/Src/main.c ****     hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 428              		.loc 1 259 33 is_stmt 0 view .LVU91
 429 0022 8361     		str	r3, [r0, #24]
 260:Core/Src/main.c ****     hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 430              		.loc 1 260 5 is_stmt 1 view .LVU92
 260:Core/Src/main.c ****     hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 431              		.loc 1 260 32 is_stmt 0 view .LVU93
 432 0024 C361     		str	r3, [r0, #28]
 261:Core/Src/main.c ****     if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 433              		.loc 1 261 5 is_stmt 1 view .LVU94
 261:Core/Src/main.c ****     if (HAL_I2C_Init(&hi2c3) != HAL_OK)
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 22


 434              		.loc 1 261 30 is_stmt 0 view .LVU95
 435 0026 0362     		str	r3, [r0, #32]
 262:Core/Src/main.c ****     {
 436              		.loc 1 262 5 is_stmt 1 view .LVU96
 262:Core/Src/main.c ****     {
 437              		.loc 1 262 9 is_stmt 0 view .LVU97
 438 0028 FFF7FEFF 		bl	HAL_I2C_Init
 439              	.LVL9:
 262:Core/Src/main.c ****     {
 440              		.loc 1 262 8 view .LVU98
 441 002c 50B9     		cbnz	r0, .L23
 269:Core/Src/main.c ****     {
 442              		.loc 1 269 5 is_stmt 1 view .LVU99
 269:Core/Src/main.c ****     {
 443              		.loc 1 269 9 is_stmt 0 view .LVU100
 444 002e 0021     		movs	r1, #0
 445 0030 0748     		ldr	r0, .L26
 446 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 447              	.LVL10:
 269:Core/Src/main.c ****     {
 448              		.loc 1 269 8 view .LVU101
 449 0036 38B9     		cbnz	r0, .L24
 276:Core/Src/main.c ****     {
 450              		.loc 1 276 5 is_stmt 1 view .LVU102
 276:Core/Src/main.c ****     {
 451              		.loc 1 276 9 is_stmt 0 view .LVU103
 452 0038 0021     		movs	r1, #0
 453 003a 0548     		ldr	r0, .L26
 454 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 455              	.LVL11:
 276:Core/Src/main.c ****     {
 456              		.loc 1 276 8 view .LVU104
 457 0040 20B9     		cbnz	r0, .L25
 283:Core/Src/main.c **** 
 458              		.loc 1 283 1 view .LVU105
 459 0042 08BD     		pop	{r3, pc}
 460              	.L23:
 264:Core/Src/main.c ****     }
 461              		.loc 1 264 9 is_stmt 1 view .LVU106
 462 0044 FFF7FEFF 		bl	Error_Handler
 463              	.LVL12:
 464              	.L24:
 271:Core/Src/main.c ****     }
 465              		.loc 1 271 9 view .LVU107
 466 0048 FFF7FEFF 		bl	Error_Handler
 467              	.LVL13:
 468              	.L25:
 278:Core/Src/main.c ****     }
 469              		.loc 1 278 9 view .LVU108
 470 004c FFF7FEFF 		bl	Error_Handler
 471              	.LVL14:
 472              	.L27:
 473              		.align	2
 474              	.L26:
 475 0050 00000000 		.word	hi2c3
 476 0054 005C0040 		.word	1073765376
 477              		.cfi_endproc
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 23


 478              	.LFE137:
 480              		.section	.text.MX_RNG_Init,"ax",%progbits
 481              		.align	1
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	MX_RNG_Init:
 487              	.LFB138:
 291:Core/Src/main.c **** 
 488              		.loc 1 291 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492 0000 08B5     		push	{r3, lr}
 493              	.LCFI14:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 3, -8
 496              		.cfi_offset 14, -4
 300:Core/Src/main.c ****     if (HAL_RNG_Init(&hrng) != HAL_OK)
 497              		.loc 1 300 5 view .LVU110
 300:Core/Src/main.c ****     if (HAL_RNG_Init(&hrng) != HAL_OK)
 498              		.loc 1 300 19 is_stmt 0 view .LVU111
 499 0002 0448     		ldr	r0, .L32
 500 0004 044B     		ldr	r3, .L32+4
 501 0006 0360     		str	r3, [r0]
 301:Core/Src/main.c ****     {
 502              		.loc 1 301 5 is_stmt 1 view .LVU112
 301:Core/Src/main.c ****     {
 503              		.loc 1 301 9 is_stmt 0 view .LVU113
 504 0008 FFF7FEFF 		bl	HAL_RNG_Init
 505              	.LVL15:
 301:Core/Src/main.c ****     {
 506              		.loc 1 301 8 view .LVU114
 507 000c 00B9     		cbnz	r0, .L31
 308:Core/Src/main.c **** 
 508              		.loc 1 308 1 view .LVU115
 509 000e 08BD     		pop	{r3, pc}
 510              	.L31:
 303:Core/Src/main.c ****     }
 511              		.loc 1 303 9 is_stmt 1 view .LVU116
 512 0010 FFF7FEFF 		bl	Error_Handler
 513              	.LVL16:
 514              	.L33:
 515              		.align	2
 516              	.L32:
 517 0014 00000000 		.word	hrng
 518 0018 00080650 		.word	1342572544
 519              		.cfi_endproc
 520              	.LFE138:
 522              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 523              		.align	1
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 528              	MX_USART2_UART_Init:
 529              	.LFB140:
 360:Core/Src/main.c **** 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 24


 530              		.loc 1 360 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534 0000 08B5     		push	{r3, lr}
 535              	.LCFI15:
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 3, -8
 538              		.cfi_offset 14, -4
 369:Core/Src/main.c ****     huart2.Init.BaudRate = 115200;
 539              		.loc 1 369 5 view .LVU118
 369:Core/Src/main.c ****     huart2.Init.BaudRate = 115200;
 540              		.loc 1 369 21 is_stmt 0 view .LVU119
 541 0002 0B48     		ldr	r0, .L38
 542 0004 0B4B     		ldr	r3, .L38+4
 543 0006 0360     		str	r3, [r0]
 370:Core/Src/main.c ****     huart2.Init.WordLength = UART_WORDLENGTH_8B;
 544              		.loc 1 370 5 is_stmt 1 view .LVU120
 370:Core/Src/main.c ****     huart2.Init.WordLength = UART_WORDLENGTH_8B;
 545              		.loc 1 370 26 is_stmt 0 view .LVU121
 546 0008 4FF4E133 		mov	r3, #115200
 547 000c 4360     		str	r3, [r0, #4]
 371:Core/Src/main.c ****     huart2.Init.StopBits = UART_STOPBITS_1;
 548              		.loc 1 371 5 is_stmt 1 view .LVU122
 371:Core/Src/main.c ****     huart2.Init.StopBits = UART_STOPBITS_1;
 549              		.loc 1 371 28 is_stmt 0 view .LVU123
 550 000e 0023     		movs	r3, #0
 551 0010 8360     		str	r3, [r0, #8]
 372:Core/Src/main.c ****     huart2.Init.Parity = UART_PARITY_NONE;
 552              		.loc 1 372 5 is_stmt 1 view .LVU124
 372:Core/Src/main.c ****     huart2.Init.Parity = UART_PARITY_NONE;
 553              		.loc 1 372 26 is_stmt 0 view .LVU125
 554 0012 C360     		str	r3, [r0, #12]
 373:Core/Src/main.c ****     huart2.Init.Mode = UART_MODE_TX_RX;
 555              		.loc 1 373 5 is_stmt 1 view .LVU126
 373:Core/Src/main.c ****     huart2.Init.Mode = UART_MODE_TX_RX;
 556              		.loc 1 373 24 is_stmt 0 view .LVU127
 557 0014 0361     		str	r3, [r0, #16]
 374:Core/Src/main.c ****     huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 558              		.loc 1 374 5 is_stmt 1 view .LVU128
 374:Core/Src/main.c ****     huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 559              		.loc 1 374 22 is_stmt 0 view .LVU129
 560 0016 0C22     		movs	r2, #12
 561 0018 4261     		str	r2, [r0, #20]
 375:Core/Src/main.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 562              		.loc 1 375 5 is_stmt 1 view .LVU130
 375:Core/Src/main.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 563              		.loc 1 375 27 is_stmt 0 view .LVU131
 564 001a 8361     		str	r3, [r0, #24]
 376:Core/Src/main.c ****     huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 565              		.loc 1 376 5 is_stmt 1 view .LVU132
 376:Core/Src/main.c ****     huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 566              		.loc 1 376 30 is_stmt 0 view .LVU133
 567 001c C361     		str	r3, [r0, #28]
 377:Core/Src/main.c ****     huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 568              		.loc 1 377 5 is_stmt 1 view .LVU134
 377:Core/Src/main.c ****     huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 25


 569              		.loc 1 377 32 is_stmt 0 view .LVU135
 570 001e 0362     		str	r3, [r0, #32]
 378:Core/Src/main.c ****     if (HAL_UART_Init(&huart2) != HAL_OK)
 571              		.loc 1 378 5 is_stmt 1 view .LVU136
 378:Core/Src/main.c ****     if (HAL_UART_Init(&huart2) != HAL_OK)
 572              		.loc 1 378 40 is_stmt 0 view .LVU137
 573 0020 4362     		str	r3, [r0, #36]
 379:Core/Src/main.c ****     {
 574              		.loc 1 379 5 is_stmt 1 view .LVU138
 379:Core/Src/main.c ****     {
 575              		.loc 1 379 9 is_stmt 0 view .LVU139
 576 0022 FFF7FEFF 		bl	HAL_UART_Init
 577              	.LVL17:
 379:Core/Src/main.c ****     {
 578              		.loc 1 379 8 view .LVU140
 579 0026 00B9     		cbnz	r0, .L37
 386:Core/Src/main.c **** 
 580              		.loc 1 386 1 view .LVU141
 581 0028 08BD     		pop	{r3, pc}
 582              	.L37:
 381:Core/Src/main.c ****     }
 583              		.loc 1 381 9 is_stmt 1 view .LVU142
 584 002a FFF7FEFF 		bl	Error_Handler
 585              	.LVL18:
 586              	.L39:
 587 002e 00BF     		.align	2
 588              	.L38:
 589 0030 00000000 		.word	huart2
 590 0034 00440040 		.word	1073759232
 591              		.cfi_endproc
 592              	.LFE140:
 594              		.section	.text.MX_TIM3_Init,"ax",%progbits
 595              		.align	1
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	MX_TIM3_Init:
 601              	.LFB139:
 316:Core/Src/main.c **** 
 602              		.loc 1 316 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 32
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606 0000 00B5     		push	{lr}
 607              	.LCFI16:
 608              		.cfi_def_cfa_offset 4
 609              		.cfi_offset 14, -4
 610 0002 89B0     		sub	sp, sp, #36
 611              	.LCFI17:
 612              		.cfi_def_cfa_offset 40
 322:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 613              		.loc 1 322 5 view .LVU144
 322:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 614              		.loc 1 322 28 is_stmt 0 view .LVU145
 615 0004 0023     		movs	r3, #0
 616 0006 0493     		str	r3, [sp, #16]
 617 0008 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 26


 618 000a 0693     		str	r3, [sp, #24]
 619 000c 0793     		str	r3, [sp, #28]
 323:Core/Src/main.c **** 
 620              		.loc 1 323 5 is_stmt 1 view .LVU146
 323:Core/Src/main.c **** 
 621              		.loc 1 323 29 is_stmt 0 view .LVU147
 622 000e 0193     		str	r3, [sp, #4]
 623 0010 0293     		str	r3, [sp, #8]
 624 0012 0393     		str	r3, [sp, #12]
 328:Core/Src/main.c ****     htim3.Init.Prescaler = 399;
 625              		.loc 1 328 5 is_stmt 1 view .LVU148
 328:Core/Src/main.c ****     htim3.Init.Prescaler = 399;
 626              		.loc 1 328 20 is_stmt 0 view .LVU149
 627 0014 1548     		ldr	r0, .L48
 628 0016 164A     		ldr	r2, .L48+4
 629 0018 0260     		str	r2, [r0]
 329:Core/Src/main.c ****     htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 630              		.loc 1 329 5 is_stmt 1 view .LVU150
 329:Core/Src/main.c ****     htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 631              		.loc 1 329 26 is_stmt 0 view .LVU151
 632 001a 40F28F12 		movw	r2, #399
 633 001e 4260     		str	r2, [r0, #4]
 330:Core/Src/main.c ****     htim3.Init.Period = 49999;
 634              		.loc 1 330 5 is_stmt 1 view .LVU152
 330:Core/Src/main.c ****     htim3.Init.Period = 49999;
 635              		.loc 1 330 28 is_stmt 0 view .LVU153
 636 0020 8360     		str	r3, [r0, #8]
 331:Core/Src/main.c ****     htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 637              		.loc 1 331 5 is_stmt 1 view .LVU154
 331:Core/Src/main.c ****     htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 638              		.loc 1 331 23 is_stmt 0 view .LVU155
 639 0022 4CF24F33 		movw	r3, #49999
 640 0026 C360     		str	r3, [r0, #12]
 332:Core/Src/main.c ****     htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 641              		.loc 1 332 5 is_stmt 1 view .LVU156
 332:Core/Src/main.c ****     htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 642              		.loc 1 332 30 is_stmt 0 view .LVU157
 643 0028 4FF40073 		mov	r3, #512
 644 002c 0361     		str	r3, [r0, #16]
 333:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 645              		.loc 1 333 5 is_stmt 1 view .LVU158
 333:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 646              		.loc 1 333 34 is_stmt 0 view .LVU159
 647 002e 8023     		movs	r3, #128
 648 0030 8361     		str	r3, [r0, #24]
 334:Core/Src/main.c ****     {
 649              		.loc 1 334 5 is_stmt 1 view .LVU160
 334:Core/Src/main.c ****     {
 650              		.loc 1 334 9 is_stmt 0 view .LVU161
 651 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 652              	.LVL19:
 334:Core/Src/main.c ****     {
 653              		.loc 1 334 8 view .LVU162
 654 0036 90B9     		cbnz	r0, .L45
 338:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 655              		.loc 1 338 5 is_stmt 1 view .LVU163
 338:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 27


 656              		.loc 1 338 36 is_stmt 0 view .LVU164
 657 0038 4FF48053 		mov	r3, #4096
 658 003c 0493     		str	r3, [sp, #16]
 339:Core/Src/main.c ****     {
 659              		.loc 1 339 5 is_stmt 1 view .LVU165
 339:Core/Src/main.c ****     {
 660              		.loc 1 339 9 is_stmt 0 view .LVU166
 661 003e 04A9     		add	r1, sp, #16
 662 0040 0A48     		ldr	r0, .L48
 663 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 664              	.LVL20:
 339:Core/Src/main.c ****     {
 665              		.loc 1 339 8 view .LVU167
 666 0046 60B9     		cbnz	r0, .L46
 343:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 667              		.loc 1 343 5 is_stmt 1 view .LVU168
 343:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 668              		.loc 1 343 39 is_stmt 0 view .LVU169
 669 0048 0023     		movs	r3, #0
 670 004a 0193     		str	r3, [sp, #4]
 344:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 671              		.loc 1 344 5 is_stmt 1 view .LVU170
 344:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 672              		.loc 1 344 35 is_stmt 0 view .LVU171
 673 004c 0393     		str	r3, [sp, #12]
 345:Core/Src/main.c ****     {
 674              		.loc 1 345 5 is_stmt 1 view .LVU172
 345:Core/Src/main.c ****     {
 675              		.loc 1 345 9 is_stmt 0 view .LVU173
 676 004e 01A9     		add	r1, sp, #4
 677 0050 0648     		ldr	r0, .L48
 678 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 679              	.LVL21:
 345:Core/Src/main.c ****     {
 680              		.loc 1 345 8 view .LVU174
 681 0056 30B9     		cbnz	r0, .L47
 352:Core/Src/main.c **** 
 682              		.loc 1 352 1 view .LVU175
 683 0058 09B0     		add	sp, sp, #36
 684              	.LCFI18:
 685              		.cfi_remember_state
 686              		.cfi_def_cfa_offset 4
 687              		@ sp needed
 688 005a 5DF804FB 		ldr	pc, [sp], #4
 689              	.L45:
 690              	.LCFI19:
 691              		.cfi_restore_state
 336:Core/Src/main.c ****     }
 692              		.loc 1 336 9 is_stmt 1 view .LVU176
 693 005e FFF7FEFF 		bl	Error_Handler
 694              	.LVL22:
 695              	.L46:
 341:Core/Src/main.c ****     }
 696              		.loc 1 341 9 view .LVU177
 697 0062 FFF7FEFF 		bl	Error_Handler
 698              	.LVL23:
 699              	.L47:
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 28


 347:Core/Src/main.c ****     }
 700              		.loc 1 347 9 view .LVU178
 701 0066 FFF7FEFF 		bl	Error_Handler
 702              	.LVL24:
 703              	.L49:
 704 006a 00BF     		.align	2
 705              	.L48:
 706 006c 00000000 		.word	htim3
 707 0070 00040040 		.word	1073742848
 708              		.cfi_endproc
 709              	.LFE139:
 711              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 712              		.align	1
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	MX_USART3_UART_Init:
 718              	.LFB141:
 394:Core/Src/main.c **** 
 719              		.loc 1 394 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 08B5     		push	{r3, lr}
 724              	.LCFI20:
 725              		.cfi_def_cfa_offset 8
 726              		.cfi_offset 3, -8
 727              		.cfi_offset 14, -4
 403:Core/Src/main.c ****     huart3.Init.BaudRate = 115200;
 728              		.loc 1 403 5 view .LVU180
 403:Core/Src/main.c ****     huart3.Init.BaudRate = 115200;
 729              		.loc 1 403 21 is_stmt 0 view .LVU181
 730 0002 0B48     		ldr	r0, .L54
 731 0004 0B4B     		ldr	r3, .L54+4
 732 0006 0360     		str	r3, [r0]
 404:Core/Src/main.c ****     huart3.Init.WordLength = UART_WORDLENGTH_8B;
 733              		.loc 1 404 5 is_stmt 1 view .LVU182
 404:Core/Src/main.c ****     huart3.Init.WordLength = UART_WORDLENGTH_8B;
 734              		.loc 1 404 26 is_stmt 0 view .LVU183
 735 0008 4FF4E133 		mov	r3, #115200
 736 000c 4360     		str	r3, [r0, #4]
 405:Core/Src/main.c ****     huart3.Init.StopBits = UART_STOPBITS_1;
 737              		.loc 1 405 5 is_stmt 1 view .LVU184
 405:Core/Src/main.c ****     huart3.Init.StopBits = UART_STOPBITS_1;
 738              		.loc 1 405 28 is_stmt 0 view .LVU185
 739 000e 0023     		movs	r3, #0
 740 0010 8360     		str	r3, [r0, #8]
 406:Core/Src/main.c ****     huart3.Init.Parity = UART_PARITY_NONE;
 741              		.loc 1 406 5 is_stmt 1 view .LVU186
 406:Core/Src/main.c ****     huart3.Init.Parity = UART_PARITY_NONE;
 742              		.loc 1 406 26 is_stmt 0 view .LVU187
 743 0012 C360     		str	r3, [r0, #12]
 407:Core/Src/main.c ****     huart3.Init.Mode = UART_MODE_TX_RX;
 744              		.loc 1 407 5 is_stmt 1 view .LVU188
 407:Core/Src/main.c ****     huart3.Init.Mode = UART_MODE_TX_RX;
 745              		.loc 1 407 24 is_stmt 0 view .LVU189
 746 0014 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 29


 408:Core/Src/main.c ****     huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 747              		.loc 1 408 5 is_stmt 1 view .LVU190
 408:Core/Src/main.c ****     huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 748              		.loc 1 408 22 is_stmt 0 view .LVU191
 749 0016 0C22     		movs	r2, #12
 750 0018 4261     		str	r2, [r0, #20]
 409:Core/Src/main.c ****     huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 751              		.loc 1 409 5 is_stmt 1 view .LVU192
 409:Core/Src/main.c ****     huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 752              		.loc 1 409 27 is_stmt 0 view .LVU193
 753 001a 8361     		str	r3, [r0, #24]
 410:Core/Src/main.c ****     huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 754              		.loc 1 410 5 is_stmt 1 view .LVU194
 410:Core/Src/main.c ****     huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 755              		.loc 1 410 30 is_stmt 0 view .LVU195
 756 001c C361     		str	r3, [r0, #28]
 411:Core/Src/main.c ****     huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 757              		.loc 1 411 5 is_stmt 1 view .LVU196
 411:Core/Src/main.c ****     huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 758              		.loc 1 411 32 is_stmt 0 view .LVU197
 759 001e 0362     		str	r3, [r0, #32]
 412:Core/Src/main.c ****     if (HAL_UART_Init(&huart3) != HAL_OK)
 760              		.loc 1 412 5 is_stmt 1 view .LVU198
 412:Core/Src/main.c ****     if (HAL_UART_Init(&huart3) != HAL_OK)
 761              		.loc 1 412 40 is_stmt 0 view .LVU199
 762 0020 4362     		str	r3, [r0, #36]
 413:Core/Src/main.c ****     {
 763              		.loc 1 413 5 is_stmt 1 view .LVU200
 413:Core/Src/main.c ****     {
 764              		.loc 1 413 9 is_stmt 0 view .LVU201
 765 0022 FFF7FEFF 		bl	HAL_UART_Init
 766              	.LVL25:
 413:Core/Src/main.c ****     {
 767              		.loc 1 413 8 view .LVU202
 768 0026 00B9     		cbnz	r0, .L53
 420:Core/Src/main.c **** 
 769              		.loc 1 420 1 view .LVU203
 770 0028 08BD     		pop	{r3, pc}
 771              	.L53:
 415:Core/Src/main.c ****     }
 772              		.loc 1 415 9 is_stmt 1 view .LVU204
 773 002a FFF7FEFF 		bl	Error_Handler
 774              	.LVL26:
 775              	.L55:
 776 002e 00BF     		.align	2
 777              	.L54:
 778 0030 00000000 		.word	huart3
 779 0034 00480040 		.word	1073760256
 780              		.cfi_endproc
 781              	.LFE141:
 783              		.section	.text.SystemClock_Config,"ax",%progbits
 784              		.align	1
 785              		.global	SystemClock_Config
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 790              	SystemClock_Config:
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 30


 791              	.LFB136:
 195:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 792              		.loc 1 195 1 view -0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 88
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 796 0000 00B5     		push	{lr}
 797              	.LCFI21:
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 14, -4
 800 0002 97B0     		sub	sp, sp, #92
 801              	.LCFI22:
 802              		.cfi_def_cfa_offset 96
 196:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 803              		.loc 1 196 5 view .LVU206
 196:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 804              		.loc 1 196 24 is_stmt 0 view .LVU207
 805 0004 4422     		movs	r2, #68
 806 0006 0021     		movs	r1, #0
 807 0008 05A8     		add	r0, sp, #20
 808 000a FFF7FEFF 		bl	memset
 809              	.LVL27:
 197:Core/Src/main.c **** 
 810              		.loc 1 197 5 is_stmt 1 view .LVU208
 197:Core/Src/main.c **** 
 811              		.loc 1 197 24 is_stmt 0 view .LVU209
 812 000e 0023     		movs	r3, #0
 813 0010 0093     		str	r3, [sp]
 814 0012 0193     		str	r3, [sp, #4]
 815 0014 0293     		str	r3, [sp, #8]
 816 0016 0393     		str	r3, [sp, #12]
 817 0018 0493     		str	r3, [sp, #16]
 201:Core/Src/main.c ****     {
 818              		.loc 1 201 5 is_stmt 1 view .LVU210
 201:Core/Src/main.c ****     {
 819              		.loc 1 201 9 is_stmt 0 view .LVU211
 820 001a 4FF40070 		mov	r0, #512
 821 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 822              	.LVL28:
 201:Core/Src/main.c ****     {
 823              		.loc 1 201 8 view .LVU212
 824 0022 20BB     		cbnz	r0, .L61
 209:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 825              		.loc 1 209 5 is_stmt 1 view .LVU213
 209:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 826              		.loc 1 209 38 is_stmt 0 view .LVU214
 827 0024 0223     		movs	r3, #2
 828 0026 0593     		str	r3, [sp, #20]
 210:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 829              		.loc 1 210 5 is_stmt 1 view .LVU215
 210:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 830              		.loc 1 210 32 is_stmt 0 view .LVU216
 831 0028 4FF48072 		mov	r2, #256
 832 002c 0892     		str	r2, [sp, #32]
 211:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 833              		.loc 1 211 5 is_stmt 1 view .LVU217
 211:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 31


 834              		.loc 1 211 43 is_stmt 0 view .LVU218
 835 002e 1022     		movs	r2, #16
 836 0030 0992     		str	r2, [sp, #36]
 212:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 837              		.loc 1 212 5 is_stmt 1 view .LVU219
 212:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 838              		.loc 1 212 36 is_stmt 0 view .LVU220
 839 0032 0F93     		str	r3, [sp, #60]
 213:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 840              		.loc 1 213 5 is_stmt 1 view .LVU221
 213:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 841              		.loc 1 213 37 is_stmt 0 view .LVU222
 842 0034 1093     		str	r3, [sp, #64]
 214:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 10;
 843              		.loc 1 214 5 is_stmt 1 view .LVU223
 214:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 10;
 844              		.loc 1 214 32 is_stmt 0 view .LVU224
 845 0036 0122     		movs	r2, #1
 846 0038 1192     		str	r2, [sp, #68]
 215:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 847              		.loc 1 215 5 is_stmt 1 view .LVU225
 215:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 848              		.loc 1 215 32 is_stmt 0 view .LVU226
 849 003a 0A22     		movs	r2, #10
 850 003c 1292     		str	r2, [sp, #72]
 216:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 851              		.loc 1 216 5 is_stmt 1 view .LVU227
 216:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 852              		.loc 1 216 32 is_stmt 0 view .LVU228
 853 003e 0722     		movs	r2, #7
 854 0040 1392     		str	r2, [sp, #76]
 217:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 855              		.loc 1 217 5 is_stmt 1 view .LVU229
 217:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 856              		.loc 1 217 32 is_stmt 0 view .LVU230
 857 0042 1493     		str	r3, [sp, #80]
 218:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 858              		.loc 1 218 5 is_stmt 1 view .LVU231
 218:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 859              		.loc 1 218 32 is_stmt 0 view .LVU232
 860 0044 1593     		str	r3, [sp, #84]
 219:Core/Src/main.c ****     {
 861              		.loc 1 219 5 is_stmt 1 view .LVU233
 219:Core/Src/main.c ****     {
 862              		.loc 1 219 9 is_stmt 0 view .LVU234
 863 0046 05A8     		add	r0, sp, #20
 864 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 865              	.LVL29:
 219:Core/Src/main.c ****     {
 866              		.loc 1 219 8 view .LVU235
 867 004c 88B9     		cbnz	r0, .L62
 226:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 868              		.loc 1 226 5 is_stmt 1 view .LVU236
 226:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 869              		.loc 1 226 33 is_stmt 0 view .LVU237
 870 004e 0F23     		movs	r3, #15
 871 0050 0093     		str	r3, [sp]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 32


 227:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 872              		.loc 1 227 5 is_stmt 1 view .LVU238
 227:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 873              		.loc 1 227 36 is_stmt 0 view .LVU239
 874 0052 0323     		movs	r3, #3
 875 0054 0193     		str	r3, [sp, #4]
 228:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 876              		.loc 1 228 5 is_stmt 1 view .LVU240
 228:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 877              		.loc 1 228 37 is_stmt 0 view .LVU241
 878 0056 0023     		movs	r3, #0
 879 0058 0293     		str	r3, [sp, #8]
 229:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 880              		.loc 1 229 5 is_stmt 1 view .LVU242
 229:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 881              		.loc 1 229 38 is_stmt 0 view .LVU243
 882 005a 0393     		str	r3, [sp, #12]
 230:Core/Src/main.c **** 
 883              		.loc 1 230 5 is_stmt 1 view .LVU244
 230:Core/Src/main.c **** 
 884              		.loc 1 230 38 is_stmt 0 view .LVU245
 885 005c 0493     		str	r3, [sp, #16]
 232:Core/Src/main.c ****     {
 886              		.loc 1 232 5 is_stmt 1 view .LVU246
 232:Core/Src/main.c ****     {
 887              		.loc 1 232 9 is_stmt 0 view .LVU247
 888 005e 0421     		movs	r1, #4
 889 0060 6846     		mov	r0, sp
 890 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 891              	.LVL30:
 232:Core/Src/main.c ****     {
 892              		.loc 1 232 8 view .LVU248
 893 0066 30B9     		cbnz	r0, .L63
 236:Core/Src/main.c **** 
 894              		.loc 1 236 1 view .LVU249
 895 0068 17B0     		add	sp, sp, #92
 896              	.LCFI23:
 897              		.cfi_remember_state
 898              		.cfi_def_cfa_offset 4
 899              		@ sp needed
 900 006a 5DF804FB 		ldr	pc, [sp], #4
 901              	.L61:
 902              	.LCFI24:
 903              		.cfi_restore_state
 203:Core/Src/main.c ****     }
 904              		.loc 1 203 9 is_stmt 1 view .LVU250
 905 006e FFF7FEFF 		bl	Error_Handler
 906              	.LVL31:
 907              	.L62:
 221:Core/Src/main.c ****     }
 908              		.loc 1 221 9 view .LVU251
 909 0072 FFF7FEFF 		bl	Error_Handler
 910              	.LVL32:
 911              	.L63:
 234:Core/Src/main.c ****     }
 912              		.loc 1 234 9 view .LVU252
 913 0076 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 33


 914              	.LVL33:
 915              		.cfi_endproc
 916              	.LFE136:
 918              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 919              		.align	2
 920              	.LC0:
 921 0000 49746572 		.ascii	"Iteration %ld\012\000"
 921      6174696F 
 921      6E20256C 
 921      640A00
 922              		.section	.text.main,"ax",%progbits
 923              		.align	1
 924              		.global	main
 925              		.syntax unified
 926              		.thumb
 927              		.thumb_func
 929              	main:
 930              	.LFB135:
 127:Core/Src/main.c **** 
 931              		.loc 1 127 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 104
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935 0000 30B5     		push	{r4, r5, lr}
 936              	.LCFI25:
 937              		.cfi_def_cfa_offset 12
 938              		.cfi_offset 4, -12
 939              		.cfi_offset 5, -8
 940              		.cfi_offset 14, -4
 941 0002 9BB0     		sub	sp, sp, #108
 942              	.LCFI26:
 943              		.cfi_def_cfa_offset 120
 130:Core/Src/main.c ****     uint8_t RxBuffer[50];
 944              		.loc 1 130 5 view .LVU254
 131:Core/Src/main.c **** 
 945              		.loc 1 131 5 view .LVU255
 133:Core/Src/main.c ****     {
 946              		.loc 1 133 5 view .LVU256
 947              	.LBB10:
 133:Core/Src/main.c ****     {
 948              		.loc 1 133 10 view .LVU257
 949              	.LVL34:
 133:Core/Src/main.c ****     {
 950              		.loc 1 133 14 is_stmt 0 view .LVU258
 951 0004 0023     		movs	r3, #0
 952              	.LVL35:
 953              	.L65:
 133:Core/Src/main.c ****     {
 954              		.loc 1 133 23 is_stmt 1 discriminator 1 view .LVU259
 955 0006 312B     		cmp	r3, #49
 956 0008 09DC     		bgt	.L69
 135:Core/Src/main.c ****         RxBuffer[i] = 0;
 957              		.loc 1 135 9 discriminator 3 view .LVU260
 135:Core/Src/main.c ****         RxBuffer[i] = 0;
 958              		.loc 1 135 21 is_stmt 0 discriminator 3 view .LVU261
 959 000a 03F16802 		add	r2, r3, #104
 960 000e 6A44     		add	r2, sp, r2
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 34


 961 0010 0021     		movs	r1, #0
 962 0012 02F8341C 		strb	r1, [r2, #-52]
 136:Core/Src/main.c ****     }
 963              		.loc 1 136 9 is_stmt 1 discriminator 3 view .LVU262
 136:Core/Src/main.c ****     }
 964              		.loc 1 136 21 is_stmt 0 discriminator 3 view .LVU263
 965 0016 02F8681C 		strb	r1, [r2, #-104]
 133:Core/Src/main.c ****     {
 966              		.loc 1 133 29 is_stmt 1 discriminator 3 view .LVU264
 967 001a 0133     		adds	r3, r3, #1
 968              	.LVL36:
 133:Core/Src/main.c ****     {
 969              		.loc 1 133 29 is_stmt 0 discriminator 3 view .LVU265
 970 001c F3E7     		b	.L65
 971              	.L69:
 133:Core/Src/main.c ****     {
 972              		.loc 1 133 29 discriminator 3 view .LVU266
 973              	.LBE10:
 139:Core/Src/main.c ****     /* USER CODE END 1 */
 974              		.loc 1 139 5 is_stmt 1 view .LVU267
 145:Core/Src/main.c **** 
 975              		.loc 1 145 5 view .LVU268
 976 001e FFF7FEFF 		bl	HAL_Init
 977              	.LVL37:
 152:Core/Src/main.c **** 
 978              		.loc 1 152 5 view .LVU269
 979 0022 FFF7FEFF 		bl	SystemClock_Config
 980              	.LVL38:
 159:Core/Src/main.c ****     MX_I2C3_Init();
 981              		.loc 1 159 5 view .LVU270
 982 0026 FFF7FEFF 		bl	MX_GPIO_Init
 983              	.LVL39:
 160:Core/Src/main.c ****     MX_RNG_Init();
 984              		.loc 1 160 5 view .LVU271
 985 002a FFF7FEFF 		bl	MX_I2C3_Init
 986              	.LVL40:
 161:Core/Src/main.c ****     MX_USART2_UART_Init();
 987              		.loc 1 161 5 view .LVU272
 988 002e FFF7FEFF 		bl	MX_RNG_Init
 989              	.LVL41:
 162:Core/Src/main.c ****     MX_TIM3_Init();
 990              		.loc 1 162 5 view .LVU273
 991 0032 FFF7FEFF 		bl	MX_USART2_UART_Init
 992              	.LVL42:
 163:Core/Src/main.c ****     MX_USART3_UART_Init();
 993              		.loc 1 163 5 view .LVU274
 994 0036 FFF7FEFF 		bl	MX_TIM3_Init
 995              	.LVL43:
 164:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 996              		.loc 1 164 5 view .LVU275
 997 003a FFF7FEFF 		bl	MX_USART3_UART_Init
 998              	.LVL44:
 166:Core/Src/main.c ****     /* USER CODE END 2 */
 999              		.loc 1 166 5 view .LVU276
 166:Core/Src/main.c ****     /* USER CODE END 2 */
 1000              		.loc 1 166 14 is_stmt 0 view .LVU277
 1001 003e 0024     		movs	r4, #0
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 35


 1002              	.LVL45:
 1003              	.L67:
 171:Core/Src/main.c ****     {
 1004              		.loc 1 171 5 is_stmt 1 discriminator 1 view .LVU278
 177:Core/Src/main.c ****         HAL_UART_Transmit(&huart2, TxBuffer, 50, 10);
 1005              		.loc 1 177 9 discriminator 1 view .LVU279
 1006 0040 2346     		mov	r3, r4
 1007 0042 134A     		ldr	r2, .L70
 1008 0044 3221     		movs	r1, #50
 1009 0046 0DA8     		add	r0, sp, #52
 1010 0048 FFF7FEFF 		bl	snprintf
 1011              	.LVL46:
 178:Core/Src/main.c ****         HAL_UART_Transmit(&huart3, TxBuffer, 50, 10);
 1012              		.loc 1 178 9 discriminator 1 view .LVU280
 1013 004c 0A23     		movs	r3, #10
 1014 004e 3222     		movs	r2, #50
 1015 0050 0DA9     		add	r1, sp, #52
 1016 0052 1048     		ldr	r0, .L70+4
 1017 0054 FFF7FEFF 		bl	HAL_UART_Transmit
 1018              	.LVL47:
 179:Core/Src/main.c **** 
 1019              		.loc 1 179 9 discriminator 1 view .LVU281
 1020 0058 0A23     		movs	r3, #10
 1021 005a 3222     		movs	r2, #50
 1022 005c 0DA9     		add	r1, sp, #52
 1023 005e 0E48     		ldr	r0, .L70+8
 1024 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 1025              	.LVL48:
 181:Core/Src/main.c ****         HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 1026              		.loc 1 181 9 discriminator 1 view .LVU282
 1027 0064 4FF4FA70 		mov	r0, #500
 1028 0068 FFF7FEFF 		bl	HAL_Delay
 1029              	.LVL49:
 182:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_PC10_GPIO_Port, LED_PC10_Pin);
 1030              		.loc 1 182 9 discriminator 1 view .LVU283
 1031 006c 2021     		movs	r1, #32
 1032 006e 4FF09040 		mov	r0, #1207959552
 1033 0072 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1034              	.LVL50:
 183:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_PC11_GPIO_Port, LED_PC11_Pin);
 1035              		.loc 1 183 9 discriminator 1 view .LVU284
 1036 0076 094D     		ldr	r5, .L70+12
 1037 0078 4FF48061 		mov	r1, #1024
 1038 007c 2846     		mov	r0, r5
 1039 007e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1040              	.LVL51:
 184:Core/Src/main.c ****         iteration++;
 1041              		.loc 1 184 9 discriminator 1 view .LVU285
 1042 0082 4FF40061 		mov	r1, #2048
 1043 0086 2846     		mov	r0, r5
 1044 0088 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1045              	.LVL52:
 185:Core/Src/main.c ****     }
 1046              		.loc 1 185 9 discriminator 1 view .LVU286
 185:Core/Src/main.c ****     }
 1047              		.loc 1 185 18 is_stmt 0 discriminator 1 view .LVU287
 1048 008c 0134     		adds	r4, r4, #1
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 36


 1049              	.LVL53:
 171:Core/Src/main.c ****     {
 1050              		.loc 1 171 11 is_stmt 1 discriminator 1 view .LVU288
 1051 008e D7E7     		b	.L67
 1052              	.L71:
 1053              		.align	2
 1054              	.L70:
 1055 0090 00000000 		.word	.LC0
 1056 0094 00000000 		.word	huart2
 1057 0098 00000000 		.word	huart3
 1058 009c 00080048 		.word	1207961600
 1059              		.cfi_endproc
 1060              	.LFE135:
 1062              		.global	huart3
 1063              		.section	.bss.huart3,"aw",%nobits
 1064              		.align	2
 1067              	huart3:
 1068 0000 00000000 		.space	136
 1068      00000000 
 1068      00000000 
 1068      00000000 
 1068      00000000 
 1069              		.global	huart2
 1070              		.section	.bss.huart2,"aw",%nobits
 1071              		.align	2
 1074              	huart2:
 1075 0000 00000000 		.space	136
 1075      00000000 
 1075      00000000 
 1075      00000000 
 1075      00000000 
 1076              		.global	htim3
 1077              		.section	.bss.htim3,"aw",%nobits
 1078              		.align	2
 1081              	htim3:
 1082 0000 00000000 		.space	76
 1082      00000000 
 1082      00000000 
 1082      00000000 
 1082      00000000 
 1083              		.global	hrng
 1084              		.section	.bss.hrng,"aw",%nobits
 1085              		.align	2
 1088              	hrng:
 1089 0000 00000000 		.space	16
 1089      00000000 
 1089      00000000 
 1089      00000000 
 1090              		.global	hi2c3
 1091              		.section	.bss.hi2c3,"aw",%nobits
 1092              		.align	2
 1095              	hi2c3:
 1096 0000 00000000 		.space	84
 1096      00000000 
 1096      00000000 
 1096      00000000 
 1096      00000000 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 37


 1097              		.text
 1098              	.Letext0:
 1099              		.file 3 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 1100              		.file 4 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 1101              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1102              		.file 6 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/inc
 1103              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1104              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1105              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1106              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1107              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1108              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1109              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1110              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1111              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1112              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1113              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1114              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1115              		.file 19 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/..
 1116              		.file 20 "<built-in>"
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 38


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:186    .text.MX_GPIO_Init:000000b8 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:192    .text.control_byte_builder:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:198    .text.control_byte_builder:00000000 control_byte_builder
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:214    .text.WriteByteRequestHandler:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:220    .text.WriteByteRequestHandler:00000000 WriteByteRequestHandler
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:242    .text.WritePageRequestHandler:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:248    .text.WritePageRequestHandler:00000000 WritePageRequestHandler
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:270    .text.CurrentAddressReadHandler:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:276    .text.CurrentAddressReadHandler:00000000 CurrentAddressReadHandler
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:296    .text.RandomAddressReadHandler:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:302    .text.RandomAddressReadHandler:00000000 RandomAddressReadHandler
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:322    .text.SequentialAddressReadHandler:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:328    .text.SequentialAddressReadHandler:00000000 SequentialAddressReadHandler
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:348    .text.Error_Handler:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:354    .text.Error_Handler:00000000 Error_Handler
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:386    .text.MX_I2C3_Init:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:391    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:475    .text.MX_I2C3_Init:00000050 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1095   .bss.hi2c3:00000000 hi2c3
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:481    .text.MX_RNG_Init:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:486    .text.MX_RNG_Init:00000000 MX_RNG_Init
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:517    .text.MX_RNG_Init:00000014 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1088   .bss.hrng:00000000 hrng
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:523    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:528    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:589    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1074   .bss.huart2:00000000 huart2
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:595    .text.MX_TIM3_Init:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:600    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:706    .text.MX_TIM3_Init:0000006c $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1081   .bss.htim3:00000000 htim3
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:712    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:717    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:778    .text.MX_USART3_UART_Init:00000030 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1067   .bss.huart3:00000000 huart3
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:784    .text.SystemClock_Config:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:790    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:919    .rodata.main.str1.4:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:923    .text.main:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:929    .text.main:00000000 main
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1055   .text.main:00000090 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1064   .bss.huart3:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1071   .bss.huart2:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1078   .bss.htim3:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1085   .bss.hrng:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s:1092   .bss.hi2c3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccRQJyi7.s 			page 39


HAL_RNG_Init
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
snprintf
HAL_UART_Transmit
HAL_Delay
HAL_GPIO_TogglePin
