Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 219fe780544a415aaf087b36a586e9c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot FSM_alt_tb_behav xil_defaultlib.FSM_alt_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsm_alt of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture bench of entity xil_defaultlib.fsm_alt_tb
Built simulation snapshot FSM_alt_tb_behav
