ISim log file
Running: C:\Xilinx\Project2\tb_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/Project2/tb_top_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Xilinx/Project2/MultiCycleCPU.v" Line 25.  For instance uut/U1_MUX4_1/, width 32 of formal port i_data4 is not equal to width 1 of actual signal x.
WARNING: File "C:/Xilinx/Project2/TopFSM.v" Line 14.  For instance U5_TopFSM/U2_MyFSM/, width 1 of formal port IorD is not equal to width 2 of actual signal y_IorD.
WARNING: File "C:/Xilinx/Project2/TopFSM.v" Line 14.  For instance U5_TopFSM/U2_MyFSM/, width 1 of formal port MemtoReg is not equal to width 2 of actual signal y_MemtoReg.
WARNING: For instance uut/U6_MUX4_1/, width 32 of formal port i_data1 is not equal to width 5 of actual.
WARNING: For instance uut/U6_MUX4_1/, width 32 of formal port i_data2 is not equal to width 5 of actual.
WARNING: File "C:/Xilinx/Project2/MultiCycleCPU.v" Line 14.  For instance uut/U6_MUX4_1/, width 32 of formal port o_data is not equal to width 5 of actual signal w_rf_addr.
WARNING: File "C:/Xilinx/Project2/MultiCycleCPU.v" Line 25.  For instance uut/U7_MUX4_1/, width 32 of formal port i_data4 is not equal to width 1 of actual signal x.
WARNING: File "C:/Xilinx/Project2/MultiCycleCPU.v" Line 25.  For instance uut/U17_MUX4_1/, width 32 of formal port i_data4 is not equal to width 1 of actual signal x.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 510 ns :  in File "C:/Xilinx/Project2/tb_Top.v" Line 29 
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 510 ns :  in File "C:/Xilinx/Project2/tb_Top.v" Line 29 
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 510 ns :  in File "C:/Xilinx/Project2/tb_Top.v" Line 29 
