// Seed: 4235735535
module module_0 (
    output tri1 id_0
);
  wire id_2;
  wire id_4 = id_2;
  id_5(
      1, 1, id_3
  );
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    output tri id_8
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output tri0  id_0,
    input  uwire id_1,
    output wand  id_2
);
  initial id_0 = id_1;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  logic [7:0] id_9;
  wand id_10 = 1'h0 == 1;
  module_0 modCall_1 (id_0);
  supply1 id_11 = 1 == 1;
  assign id_9[1] = id_5;
  xnor primCall (id_0, id_4, id_9, id_5);
endmodule
