# ENEL373 Reaction Time Project â±ï¸

Welcome to the ENEL373 Reaction Time Project! This project is a VHDL implementation of a reaction time tester, complete with a user interface on a seven-segment display and buttons for interaction. It was written for the ENEL373 - Digital Electronics and Devices course at the University of Canterbury for the Nexys-4 DDR FPGA board.

---

## ğŸš€ Overview

This project implements a simple reaction time tester on a Nexys-4 DDR FPGA.  
Challenge yourself or your friends and see who has the quickest reflexes!

---

## ğŸ“¦ Prerequisites

- Vivado toolchain
- Nexys-4 DDR FPGA development kit

---

## ğŸ“¥ Getting Started

Clone the repository:
```bash
git clone https://eng-git.canterbury.ac.nz/enel373-2025/ThuGroup13
```
A new directory called `ThuGroup13` will appear.

---

## ğŸ› ï¸ Running the Project

1. Open Vivado and load the `reaction_timer.xpr` project file in `ThuGroup13/reaction_timer`.
2. Generate the bitstream.
3. Open the hardware manager and connect to the FPGA.
4. Program the device with the generated bitstream.

---

## ğŸ® Operating Instructions

### Reaction Timing

1. Three LCD dots on the seven segment display will disappear sequentially with a random delay.
2. When the last dot disappears, the timer starts. Press the center button to stop the timer.
3. Your reaction time (in ms) will be displayed.
4. Press the center button again to reset and start a new test.
5. Pressing the center button too early shows an errorâ€”restart by pressing it again.

### Reaction Statistics

When idle:
- â–¶ï¸ **Right button:** View average of last 3 tests.
- ğŸ”¼ **Top button:** View maximum of last 3 tests.
- ğŸ”½ **Bottom button:** View minimum of last 3 tests.
- â—€ï¸ **Left button:** Clear stored reaction times.

---

## ğŸ“ Project Structure

```
ThuGroup13/
â”œâ”€â”€ figures/                 # Images and diagrams for the report and documentation
â”œâ”€â”€ reaction_timer/          
â”‚   â”œâ”€â”€ reaction_timer.xpr
â”‚   â””â”€â”€ reaction_timer.srcs/
â”‚       |â”€â”€ sources_1/
â”‚       |   â””â”€â”€ new/         # Main Vivado project files and sources
â”‚       â””â”€â”€ sim_1/
â”‚           â””â”€â”€ new/         # Simulation files
â”œâ”€â”€ report/                  # Project report (LaTeX sources, PDF, references)
â”œâ”€â”€ README.md                # This file
â””â”€â”€ LICENSE                  # Project license
```

---

## ğŸ™ Acknowledgements

- Thanks to Dr. Moore for his guidance and support.
- Thanks to [allaboutfpga.com](https://allaboutfpga.com/vhdl-code-for-binary-to-bcd-converter/) for the binary to BCD converter code.
- Thanks to Mum and Dad for hosting Michael and Philip during development.
- Thanks to Miriam Brand for extended testing.
- Thanks to the University of Canterbury for providing the Nexys A7 boards and Vivado toolchain.

---

## ğŸ‘¥ Authors

- Philip Brand
- Michael Brown
- Boston Black

---

## ğŸ“„ License

See the [LICENSE](LICENSE) file for license information.

---
