<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV64/RISCV64Arch.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_9b9f4ed6870735293f3986bd248b1781.html">RISCV64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RISCV64Arch.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCV64Arch_8h_source.html">RISCV64Arch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCV64ArchSpecificImp_8h_source.html">RISCV64ArchSpecificImp.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RISCV64Arch.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RISCV64Arch_8cpp__incl.png" border="0" usemap="#_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RISCV64_2RISCV64Arch_8cpp" alt=""/></div>
<map name="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RISCV64_2RISCV64Arch_8cpp" id="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RISCV64_2RISCV64Arch_8cpp">
<area shape="rect" title=" " alt="" coords="322,5,518,61"/>
<area shape="rect" href="RISCV64Arch_8h.html" title=" " alt="" coords="429,259,548,285"/>
<area shape="rect" href="RISCV64ArchSpecificImp_8h.html" title=" " alt="" coords="257,109,450,136"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RISCV64_2RISCV64_8h.html" title=" " alt="" coords="130,408,220,435"/>
<area shape="rect" href="RISCV64GDBCore_8h.html" title=" " alt="" coords="296,483,444,509"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1160,408,1286,435"/>
<area shape="rect" title=" " alt="" coords="414,796,464,823"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="946,565,1084,591"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="1982,647,2147,673"/>
<area shape="rect" href="RISCV64MMU_8h.html" title=" " alt="" coords="180,333,303,360"/>
<area shape="rect" href="RISCV64Timer_8h.html" title=" " alt="" coords="378,333,505,360"/>
<area shape="rect" title=" " alt="" coords="103,483,170,509"/>
<area shape="rect" title=" " alt="" coords="1474,647,1588,673"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="701,557,870,599"/>
<area shape="rect" title=" " alt="" coords="1050,796,1124,823"/>
<area shape="rect" title=" " alt="" coords="1748,796,1807,823"/>
<area shape="rect" title=" " alt="" coords="1959,796,2002,823"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1714,647,1841,673"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="1916,565,2026,591"/>
<area shape="rect" title=" " alt="" coords="2222,647,2357,673"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1261,483,1412,509"/>
<area shape="rect" title=" " alt="" coords="1740,483,1903,509"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection...." alt="" coords="468,483,602,509"/>
<area shape="rect" title=" " alt="" coords="2578,796,2620,823"/>
<area shape="rect" title=" " alt="" coords="2428,796,2490,823"/>
<area shape="rect" title=" " alt="" coords="576,796,656,823"/>
<area shape="rect" title=" " alt="" coords="2143,796,2266,823"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="2068,721,2167,748"/>
<area shape="rect" title=" " alt="" coords="2032,796,2118,823"/>
<area shape="rect" title=" " alt="" coords="3023,796,3087,823"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="2849,796,2984,823"/>
<area shape="rect" title=" " alt="" coords="930,647,996,673"/>
<area shape="rect" title=" " alt="" coords="1071,647,1138,673"/>
<area shape="rect" title=" " alt="" coords="1162,647,1236,673"/>
<area shape="rect" title=" " alt="" coords="1261,647,1348,673"/>
<area shape="rect" title=" " alt="" coords="1581,565,1740,591"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="1312,565,1462,591"/>
<area shape="rect" title=" " alt="" coords="1486,565,1557,591"/>
<area shape="rect" title=" " alt="" coords="2151,565,2228,591"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="451,647,574,673"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="24,565,225,591"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="351,565,474,591"/>
<area shape="rect" href="RISCV64_2Encoding_8h.html" title=" " alt="" coords="346,408,439,435"/>
<area shape="rect" href="CPUCore_8h.html" title="defines main cpu core interface" alt="" coords="1924,184,2050,211"/>
<area shape="rect" href="LibraryInterface_8h.html" title="class for simple library access. Libraries can be integrated or loaded at runtime fom a dynamic libra..." alt="" coords="2361,333,2533,360"/>
<area shape="rect" href="JIT_8h.html" title="JIT compiler interface definition." alt="" coords="2224,408,2308,435"/>
<area shape="rect" href="Translation_8h.html" title=" " alt="" coords="1608,333,1748,360"/>
<area shape="rect" href="etiss__test_2include_2etiss_2System_8h.html" title="conatins a convinience class that can be wrapped as a ETISS_System structure" alt="" coords="1928,408,2046,435"/>
<area shape="rect" href="InterruptHandler_8h.html" title="interrupt checking and signaling" alt="" coords="2714,259,2889,285"/>
<area shape="rect" href="DMMUWrapper_8h.html" title="Wrapper class to wrap aroud data MMU." alt="" coords="634,408,831,435"/>
</map>
</div>
</div>
<p><a href="RISCV64Arch_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2caf650b19ee313fe08bc6f04d176a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2caf650b19ee313fe08bc6f04d176a1b">RISCV64_DEBUG_CALL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2caf650b19ee313fe08bc6f04d176a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4528254448349d185327f2c5a0df5817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a4528254448349d185327f2c5a0df5817">RISCV64_Pipeline1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4528254448349d185327f2c5a0df5817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc926a149c93ae28d3d333eb96dfb68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#abc926a149c93ae28d3d333eb96dfb68c">RISCV64_Pipeline2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abc926a149c93ae28d3d333eb96dfb68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7ebb39f8fda71d6e9f611eb15260ccec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a7ebb39f8fda71d6e9f611eb15260ccec">tlb_overlap_handler</a> (<a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> fault, <a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a> *mmu, <a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access)</td></tr>
<tr class="separator:a7ebb39f8fda71d6e9f611eb15260ccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a08286409fe58dffb36e6ecb36f8469c8"><td class="memItemLeft" align="right" valign="top">static const char *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a> []</td></tr>
<tr class="separator:a08286409fe58dffb36e6ecb36f8469c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88f6be7c1e049f178969f48f18f4350"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af88f6be7c1e049f178969f48f18f4350">lui_rd_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lui&quot;,(uint32_t) 0x37,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x80000000)&gt;&gt;31 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af88f6be7c1e049f178969f48f18f4350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6df6964113f4996fee47765abb29c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3f6df6964113f4996fee47765abb29c8">auipc_rd_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;auipc&quot;,(uint32_t) 0x17,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//auipc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x80000000)&gt;&gt;31 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0 + imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3f6df6964113f4996fee47765abb29c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8a8eb5f66bc30e9490db135c3e8c1b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1a8a8eb5f66bc30e9490db135c3e8c1b">jal_rd_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;jal&quot;,(uint32_t) 0x6f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_20=R_imm_20.read(ba);imm+=imm_20&lt;&lt; 20;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//jal\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100000)&gt;&gt;20 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4292870144;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1a8a8eb5f66bc30e9490db135c3e8c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cc9927b3183b621147a375e65d1229"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a76cc9927b3183b621147a375e65d1229">jalr_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;jalr&quot;,(uint32_t) 0x67,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> new_pc = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;new_pc = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (new_pc &amp; ~1)&amp;0xffffffffffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a76cc9927b3183b621147a375e65d1229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7120b7c4d4400066c320e02f38c84c17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a7120b7c4d4400066c320e02f38c84c17">beq_rs1_rs2_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;beq&quot;,(uint32_t) 0x63,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//beq\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7120b7c4d4400066c320e02f38c84c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566daa0691bfbdbe5597c1e2e0a67a31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a566daa0691bfbdbe5597c1e2e0a67a31">lb_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lb&quot;,(uint32_t) 0x3,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a566daa0691bfbdbe5597c1e2e0a67a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8813150e2f3d25c7d49a15b6de49d90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae8813150e2f3d25c7d49a15b6de49d90">sb_rs2_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sb&quot;,(uint32_t) 0x23,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 1 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae8813150e2f3d25c7d49a15b6de49d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770e4a360df6530fcf868d7adeff95a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a770e4a360df6530fcf868d7adeff95a4">addi_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;addi&quot;,(uint32_t) 0x13,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0 + imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a770e4a360df6530fcf868d7adeff95a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc2755afbb85ea6b8c8ac6c90f5a15a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8bc2755afbb85ea6b8c8ac6c90f5a15a">addiw_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;addiw&quot;,(uint32_t) 0x1b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//addiw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8bc2755afbb85ea6b8c8ac6c90f5a15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf96a4913efe2f2c364c26315db1a15"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#abbf96a4913efe2f2c364c26315db1a15">bne_rs1_rs2_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bne&quot;,(uint32_t) 0x1063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bne\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] != *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:abbf96a4913efe2f2c364c26315db1a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f9eae9ad15be6f14b1d9733d483213"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a84f9eae9ad15be6f14b1d9733d483213">lh_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lh&quot;,(uint32_t) 0x1003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a84f9eae9ad15be6f14b1d9733d483213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4324e7f8e80feecdab9d1e24f6cd245f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a4324e7f8e80feecdab9d1e24f6cd245f">sh_rs2_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sh&quot;,(uint32_t) 0x1023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 2 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4324e7f8e80feecdab9d1e24f6cd245f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04b334b5b6d5d33e6a2788cf6b60fcf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aa04b334b5b6d5d33e6a2788cf6b60fcf">fence_i_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fence_i&quot;,(uint32_t) 0x100f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fence_i\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[1] = &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa04b334b5b6d5d33e6a2788cf6b60fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f7c460945f40043a6e0d445b5bb316"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a31f7c460945f40043a6e0d445b5bb316">csrrw_rd_csr_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrw&quot;,(uint32_t) 0x1073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;rs_val = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;csr_val = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = csr_val;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a31f7c460945f40043a6e0d445b5bb316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62fdcbb8bc14073dbc72459eec885eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af62fdcbb8bc14073dbc72459eec885eb">blt_rs1_rs2_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;blt&quot;,(uint32_t) 0x4063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//blt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af62fdcbb8bc14073dbc72459eec885eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00efed317cddf48502c2161d1f056b9c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a00efed317cddf48502c2161d1f056b9c">lbu_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lbu&quot;,(uint32_t) 0x4003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lbu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a00efed317cddf48502c2161d1f056b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f440b02dec749491ae516da603519db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a7f440b02dec749491ae516da603519db">xori_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;xori&quot;,(uint32_t) 0x4013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//xori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 ^ imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7f440b02dec749491ae516da603519db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf1b3f2407d5f8749ca50ff946199e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#acdf1b3f2407d5f8749ca50ff946199e8">bge_rs1_rs2_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bge&quot;,(uint32_t) 0x5063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bge\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &gt;= (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acdf1b3f2407d5f8749ca50ff946199e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1163472fb84cd2ed53bfcebbabb0237b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1163472fb84cd2ed53bfcebbabb0237b">lhu_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lhu&quot;,(uint32_t) 0x5003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1163472fb84cd2ed53bfcebbabb0237b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fe27fb0db72f390b979bb06a5fe008"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a70fe27fb0db72f390b979bb06a5fe008">csrrwi_rd_csr_zimm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrwi&quot;,(uint32_t) 0x5073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrwi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((RISCV64*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot; &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (etiss_uint64)&quot;+toString(zimm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a70fe27fb0db72f390b979bb06a5fe008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59749e7eb6c84b22edea47576a57e61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af59749e7eb6c84b22edea47576a57e61">bltu_rs1_rs2_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bltu&quot;,(uint32_t) 0x6063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af59749e7eb6c84b22edea47576a57e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43236e6b0e3cdbf531dc4b1713ae1f15"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a43236e6b0e3cdbf531dc4b1713ae1f15">ori_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ori&quot;,(uint32_t) 0x6013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 | imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a43236e6b0e3cdbf531dc4b1713ae1f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e92edca499c4fca7bc6788644b1cc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae6e92edca499c4fca7bc6788644b1cc6">csrrsi_rd_csr_zimm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrsi&quot;,(uint32_t) 0x6073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrsi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae6e92edca499c4fca7bc6788644b1cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59926c968f84658063515e0f2a506d32"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a59926c968f84658063515e0f2a506d32">lwu_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lwu&quot;,(uint32_t) 0x6003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lwu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a59926c968f84658063515e0f2a506d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004bfc6f323651964d06cf684eb0ea22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a004bfc6f323651964d06cf684eb0ea22">bgeu_rs1_rs2_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bgeu&quot;,(uint32_t) 0x7063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bgeu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;= *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a004bfc6f323651964d06cf684eb0ea22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b269ce39096018ec4022ec778dcda6e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1b269ce39096018ec4022ec778dcda6e">andi_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;andi&quot;,(uint32_t) 0x7013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 &amp; imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1b269ce39096018ec4022ec778dcda6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790ef76e434ad31f304ee27f0f157e1e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a790ef76e434ad31f304ee27f0f157e1e">csrrci_rd_csr_zimm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrci&quot;,(uint32_t) 0x7073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrci\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffffffffffff&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;)&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a790ef76e434ad31f304ee27f0f157e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c670e43f44eff383c286ea1e11f106"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a66c670e43f44eff383c286ea1e11f106">lw_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lw&quot;,(uint32_t) 0x2003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a66c670e43f44eff383c286ea1e11f106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00faa6b22822e51cfc0de89b1a06a17a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a00faa6b22822e51cfc0de89b1a06a17a">sw_rs2_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sw&quot;,(uint32_t) 0x2023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a00faa6b22822e51cfc0de89b1a06a17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2696ac92dbee1532d32f9ab1adcc5d0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2696ac92dbee1532d32f9ab1adcc5d0e">slti_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slti&quot;,(uint32_t) 0x2013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slti\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2696ac92dbee1532d32f9ab1adcc5d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3929c01fe05c0a60e104286fe4ba7d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aa3929c01fe05c0a60e104286fe4ba7d6">csrrs_rd_csr_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrs&quot;,(uint32_t) 0x2073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrs\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd | xrs1) &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd | xrs1);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa3929c01fe05c0a60e104286fe4ba7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a11b1765122f59cfebc3e05ed32db9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae6a11b1765122f59cfebc3e05ed32db9">flw_rd_imm_xrs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;flw&quot;,(uint32_t) 0x2007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//flw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae6a11b1765122f59cfebc3e05ed32db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c68d387de6472820c1efadcea0e0cf2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8c68d387de6472820c1efadcea0e0cf2">fsw_rs2_imm_xrs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsw&quot;,(uint32_t) 0x2027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8c68d387de6472820c1efadcea0e0cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63504e6f34462537cf83d9235e0d49c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a63504e6f34462537cf83d9235e0d49c2">sltiu_rd_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sltiu&quot;,(uint32_t) 0x3013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sltiu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> full_imm = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;full_imm = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint64)full_imm)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a63504e6f34462537cf83d9235e0d49c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedf64fa81cf0c08e7bd1ec3ececa563"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#adedf64fa81cf0c08e7bd1ec3ececa563">csrrc_rd_csr_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrc&quot;,(uint32_t) 0x3073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd &amp; ~xrs1) &amp; writeMask))&amp;0xffffffffffffffff&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd &amp; ~xrs1)&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:adedf64fa81cf0c08e7bd1ec3ececa563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9172a41f198ecf7fc9350e0713c1d602"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a9172a41f198ecf7fc9350e0713c1d602">ld_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ld&quot;,(uint32_t) 0x3003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9172a41f198ecf7fc9350e0713c1d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ead386215f563d79d68932ac43577b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a7ead386215f563d79d68932ac43577b3">sd_rs2_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sd&quot;,(uint32_t) 0x3023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7ead386215f563d79d68932ac43577b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cefa6d2e7a74bbce9bc34bc7f015b6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac3cefa6d2e7a74bbce9bc34bc7f015b6">fld_rd_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fld&quot;,(uint32_t) 0x3007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac3cefa6d2e7a74bbce9bc34bc7f015b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6022d4898824807be7c9982301ed1c01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a6022d4898824807be7c9982301ed1c01">fsd_rs2_imm_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsd&quot;,(uint32_t) 0x3027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6022d4898824807be7c9982301ed1c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5222b18390eadf8d400926dbc9be0e63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a5222b18390eadf8d400926dbc9be0e63">fmadd_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmadd.s&quot;,(uint32_t) 0x43,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)0, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5222b18390eadf8d400926dbc9be0e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907e46dbe82f192c22948eecf2afe5b0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a907e46dbe82f192c22948eecf2afe5b0">fmsub_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmsub.s&quot;,(uint32_t) 0x47,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)1, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a907e46dbe82f192c22948eecf2afe5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6aeaf738a0badfbb3bd66d930dbe2d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a9b6aeaf738a0badfbb3bd66d930dbe2d">fnmadd_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmadd.s&quot;,(uint32_t) 0x4f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)2, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9b6aeaf738a0badfbb3bd66d930dbe2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aebe55204223bd0ca3a0791c95efc52"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8aebe55204223bd0ca3a0791c95efc52">fnmsub_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmsub.s&quot;,(uint32_t) 0x4b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)3, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8aebe55204223bd0ca3a0791c95efc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0c75bb9c1375fd2aa33acb3b67cdd0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a0d0c75bb9c1375fd2aa33acb3b67cdd0">fmadd_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmadd.d&quot;,(uint32_t) 0x2000043,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)0, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0d0c75bb9c1375fd2aa33acb3b67cdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d30837293d20135abf6c7b2f7ba8833"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2d30837293d20135abf6c7b2f7ba8833">fmsub_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmsub.d&quot;,(uint32_t) 0x2000047,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2d30837293d20135abf6c7b2f7ba8833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16def6e9c5bc4c5cef47656a49881586"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a16def6e9c5bc4c5cef47656a49881586">fnmadd_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmadd.d&quot;,(uint32_t) 0x200004f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a16def6e9c5bc4c5cef47656a49881586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9db872cf542720aad277a58fea699ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae9db872cf542720aad277a58fea699ae">fnmsub_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmsub.d&quot;,(uint32_t) 0x200004b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae9db872cf542720aad277a58fea699ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb5bf8982fd756565a78a29a683887b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a4eb5bf8982fd756565a78a29a683887b">slli_rd_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slli&quot;,(uint32_t) 0x1013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfc00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(25, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4eb5bf8982fd756565a78a29a683887b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b6513e55a4ce283cf40f00e1085215"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a07b6513e55a4ce283cf40f00e1085215">srli_rd_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srli&quot;,(uint32_t) 0x5013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfc00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(25, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a07b6513e55a4ce283cf40f00e1085215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258ec79d552f1331725176ff1f288219"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a258ec79d552f1331725176ff1f288219">srai_rd_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srai&quot;,(uint32_t) 0x40005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfc00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(25, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a258ec79d552f1331725176ff1f288219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0bee1320cffa8414fada26930deabd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#afb0bee1320cffa8414fada26930deabd">add_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;add&quot;,(uint32_t) 0x33,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] + *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:afb0bee1320cffa8414fada26930deabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625b9399822e803ec3d15752bb41d56e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a625b9399822e803ec3d15752bb41d56e">addw_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;addw&quot;,(uint32_t) 0x3b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//addw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) + (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a625b9399822e803ec3d15752bb41d56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22cdf56795bd5d26c73e6ce37f72e3e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a22cdf56795bd5d26c73e6ce37f72e3e2">sll_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sll&quot;,(uint32_t) 0x1033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sll\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 64 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a22cdf56795bd5d26c73e6ce37f72e3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b543a397b0bc8c4a552ab9ee23a243"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a79b543a397b0bc8c4a552ab9ee23a243">slliw_rd_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slliw&quot;,(uint32_t) 0x101b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slliw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a79b543a397b0bc8c4a552ab9ee23a243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9691ab4e3ca6ba4eb3f4b8c654c90c0f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a9691ab4e3ca6ba4eb3f4b8c654c90c0f">sllw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sllw&quot;,(uint32_t) 0x103b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sllw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> count = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mask = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;mask = 31;\n&quot; &quot;count = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) &amp; mask);\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &lt;&lt; count);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9691ab4e3ca6ba4eb3f4b8c654c90c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c0fde9724e91d600f8d3c2d06888bc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ab3c0fde9724e91d600f8d3c2d06888bc">slt_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slt&quot;,(uint32_t) 0x2033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab3c0fde9724e91d600f8d3c2d06888bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95272eb353ccce303f549e7bd09686d1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a95272eb353ccce303f549e7bd09686d1">sltu_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sltu&quot;,(uint32_t) 0x3033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a95272eb353ccce303f549e7bd09686d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b56e0cbfb9a646daf3e84e41a79415a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a7b56e0cbfb9a646daf3e84e41a79415a">xor_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;xor&quot;,(uint32_t) 0x4033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] ^ *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7b56e0cbfb9a646daf3e84e41a79415a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f3af4c6424161ca76afda2f894b00f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a68f3af4c6424161ca76afda2f894b00f">srl_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srl&quot;,(uint32_t) 0x5033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srl\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 64 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a68f3af4c6424161ca76afda2f894b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677a4546bdfc22024c43e17faf964849"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a677a4546bdfc22024c43e17faf964849">srliw_rd_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srliw&quot;,(uint32_t) 0x501b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srliw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a677a4546bdfc22024c43e17faf964849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e00fb2adbb5a7ee89d22bf16538352"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a71e00fb2adbb5a7ee89d22bf16538352">srlw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srlw&quot;,(uint32_t) 0x503b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srlw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> count = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mask = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;mask = 31;\n&quot; &quot;count = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) &amp; mask);\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &gt;&gt; count);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a71e00fb2adbb5a7ee89d22bf16538352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cbcb0f931c67d339a80c0b516a44b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ab3cbcb0f931c67d339a80c0b516a44b5">or_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;or&quot;,(uint32_t) 0x6033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] | *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab3cbcb0f931c67d339a80c0b516a44b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95745eadd258e581f6408b3d55ed05da"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a95745eadd258e581f6408b3d55ed05da">and_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;and&quot;,(uint32_t) 0x7033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a95745eadd258e581f6408b3d55ed05da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c424c795994cc9a38b10f626712ba3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af7c424c795994cc9a38b10f626712ba3">uret_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;uret&quot;,(uint32_t) 0x200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//uret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] = 0;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0] &amp; 0x10)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0] &amp; 0x1);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[65];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af7c424c795994cc9a38b10f626712ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469e29dc73410f9d92062df3d078a065"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a469e29dc73410f9d92062df3d078a065">fadd_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fadd.s&quot;,(uint32_t) 0x53,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a0b3120cf5c78aa2d16685666e4da3034">fadd_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a469e29dc73410f9d92062df3d078a065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3abc10a6886648b48fda2a0cbfffa0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a4f3abc10a6886648b48fda2a0cbfffa0">sub_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sub&quot;,(uint32_t) 0x40000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] - *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4f3abc10a6886648b48fda2a0cbfffa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5edb995ae6c9291d99bd524aa32064b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae5edb995ae6c9291d99bd524aa32064b">subw_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;subw&quot;,(uint32_t) 0x4000003b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//subw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) - (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae5edb995ae6c9291d99bd524aa32064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625202afafa0a15d244e9f66620fe4dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a625202afafa0a15d244e9f66620fe4dc">sra_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sra&quot;,(uint32_t) 0x40005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sra\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 &gt;&gt; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 64 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a625202afafa0a15d244e9f66620fe4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa590e38fc45eecf5d70ceccb4bf50656"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aa590e38fc45eecf5d70ceccb4bf50656">sraiw_rd_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sraiw&quot;,(uint32_t) 0x4000501b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sraiw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;sh_val = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa590e38fc45eecf5d70ceccb4bf50656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384ec80c1c2798f6dfa39606416a7edf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a384ec80c1c2798f6dfa39606416a7edf">sraw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sraw&quot;,(uint32_t) 0x4000503b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sraw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> count = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mask = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;mask = 31;\n&quot; &quot;count = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) &amp; mask);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;sh_val = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &gt;&gt; count);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a384ec80c1c2798f6dfa39606416a7edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a223659794f6de071708a3ba91f2c2d0d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a223659794f6de071708a3ba91f2c2d0d">fcvt_s_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.d&quot;,(uint32_t) 0x40100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1a9c802bfb8df8277dd2bc539d264a75">fconv_d2f</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a223659794f6de071708a3ba91f2c2d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af125feb1cfb4f874cbd681be936c5e09"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af125feb1cfb4f874cbd681be936c5e09">fence_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fence&quot;,(uint32_t) 0xf,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf000707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> succ_0=R_succ_0.read(ba);succ+=succ_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> pred_0=R_pred_0.read(ba);pred+=pred_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[0], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fence\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[0] = ((&quot;+toString(pred)+&quot; &lt;&lt; 4) | &quot;+toString(succ)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af125feb1cfb4f874cbd681be936c5e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b395bba6af355997b8eefc6b688332"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a10b395bba6af355997b8eefc6b688332">ecall_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ecall&quot;,(uint32_t) 0x73,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ecall\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_SYSCALL; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a10b395bba6af355997b8eefc6b688332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1383105a7d7685e29a443baf1f129d20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1383105a7d7685e29a443baf1f129d20">ebreak_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ebreak&quot;,(uint32_t) 0x100073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1383105a7d7685e29a443baf1f129d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad626752b52c446d61950b4b314aca623"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ad626752b52c446d61950b4b314aca623">sret_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sret&quot;,(uint32_t) 0x10200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x100)&gt;&gt;8;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] ^= (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x100);\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x20)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x2);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[321];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0]=((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad626752b52c446d61950b4b314aca623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d1beee0c0133802f528fa4eae62cd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ab7d1beee0c0133802f528fa4eae62cd7">wfi_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;wfi&quot;,(uint32_t) 0x10500073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//wfi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab7d1beee0c0133802f528fa4eae62cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb928ed5294ae587b2af21de1b78ba7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8bb928ed5294ae587b2af21de1b78ba7">fmul_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmul.s&quot;,(uint32_t) 0x10000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmul.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmul_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ab14dd11bb72a941f68af72a9738d6c55">fmul_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8bb928ed5294ae587b2af21de1b78ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e78467d6bba93e7693239fba8a65f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a91e78467d6bba93e7693239fba8a65f3">mret_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mret&quot;,(uint32_t) 0x30200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x1800)&gt;&gt;11;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] ^= (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x1800);\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x80)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x8);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[833];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0]= ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a91e78467d6bba93e7693239fba8a65f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47799967256659f28a559f098295c742"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a47799967256659f28a559f098295c742">sfence_vma_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sfence.vma&quot;,(uint32_t) 0x12000073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe007fff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[3], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sfence.vma\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[2] = &quot;+toString(rs1)+&quot;;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[3] = &quot;+toString(rs2)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a47799967256659f28a559f098295c742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a64d3699e79e205a8e441e63aed9632"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a5a64d3699e79e205a8e441e63aed9632">fmul_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmul.d&quot;,(uint32_t) 0x12000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmul.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aeaa50581dbb4d5db6e7606df7ff3581f">fmul_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5a64d3699e79e205a8e441e63aed9632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179e0e02dbef3ee517a3c69c96e09fbc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a179e0e02dbef3ee517a3c69c96e09fbc">mul_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mul&quot;,(uint32_t) 0x2000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mul\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a179e0e02dbef3ee517a3c69c96e09fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac854c6eb8e22d7f581c2a0a563ee30dd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac854c6eb8e22d7f581c2a0a563ee30dd">mulw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulw&quot;,(uint32_t) 0x200003b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) * (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac854c6eb8e22d7f581c2a0a563ee30dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cbce7efc8a3f3ad6b8eecb6ace3fe8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a00cbce7efc8a3f3ad6b8eecb6ace3fe8">mulh_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulh&quot;,(uint32_t) 0x2001033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)(res &gt;&gt; 64);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a00cbce7efc8a3f3ad6b8eecb6ace3fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b909e4480ff2981567bad3466fb601f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8b909e4480ff2981567bad3466fb601f">mulhsu_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulhsu&quot;,(uint32_t) 0x2002033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulhsu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)(res &gt;&gt; 64);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8b909e4480ff2981567bad3466fb601f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4f48f678338effd51f556f17480f4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2c4f48f678338effd51f556f17480f4a">mulhu_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulhu&quot;,(uint32_t) 0x2003033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)(res &gt;&gt; 64);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2c4f48f678338effd51f556f17480f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af218e621eee61509fbce499486a594d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af218e621eee61509fbce499486a594d2">div_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;div&quot;,(uint32_t) 0x2004033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//div\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 64 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = MMIN;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_1 / (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af218e621eee61509fbce499486a594d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093087e29f609cc011d4f6e88963ad88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a093087e29f609cc011d4f6e88963ad88">divw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;divw&quot;,(uint32_t) 0x200403b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//divw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; 31);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) == MMIN) &amp;&amp; ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ( - 1 &lt;&lt; 31);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 / (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_2;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a093087e29f609cc011d4f6e88963ad88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ee9ac7cf992a7c6d2a0fee729e70d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae2ee9ac7cf992a7c6d2a0fee729e70d6">divu_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;divu&quot;,(uint32_t) 0x2005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//divu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] / *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae2ee9ac7cf992a7c6d2a0fee729e70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755359a776a0b12d82610b689ba87d4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a755359a776a0b12d82610b689ba87d4a">divuw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;divuw&quot;,(uint32_t) 0x200503b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//divuw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) / (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a755359a776a0b12d82610b689ba87d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a830adf0ad75a4655d77387a8bcf25"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a74a830adf0ad75a4655d77387a8bcf25">rem_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;rem&quot;,(uint32_t) 0x2006033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//rem\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 64 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_1 % (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a74a830adf0ad75a4655d77387a8bcf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4646b202645406f20e6f6d979262f8d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac4646b202645406f20e6f6d979262f8d">remw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;remw&quot;,(uint32_t) 0x200603b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//remw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; 31);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 % (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_2;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_3 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_3 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_3;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac4646b202645406f20e6f6d979262f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce7bc2b9f0c531adff4845832121228"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1ce7bc2b9f0c531adff4845832121228">remu_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;remu&quot;,(uint32_t) 0x2007033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//remu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] % *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1ce7bc2b9f0c531adff4845832121228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075e936b2bae7c1812e68f25d33405f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a075e936b2bae7c1812e68f25d33405f2">remuw_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;remuw&quot;,(uint32_t) 0x200703b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//remuw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) % (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a075e936b2bae7c1812e68f25d33405f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a19b322e6bda25fb97771912fa739c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a15a19b322e6bda25fb97771912fa739c">fadd_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fadd.d&quot;,(uint32_t) 0x2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ad7cf2472afebb0088a5e7a72fc3f9770">fadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a15a19b322e6bda25fb97771912fa739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c6494acdd3629237a85fa1e2c48308"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a26c6494acdd3629237a85fa1e2c48308">lr_w_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lr.w&quot;,(uint32_t) 0x1000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lr.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a26c6494acdd3629237a85fa1e2c48308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919739e76182c378cba4729f9391c5dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a919739e76182c378cba4729f9391c5dc">lr_d_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lr.d&quot;,(uint32_t) 0x1000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lr.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a919739e76182c378cba4729f9391c5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9027b2a9aa17fa7b1752b520d626006"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ab9027b2a9aa17fa7b1752b520d626006">sc_w_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sc.w&quot;,(uint32_t) 0x1800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sc.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(offs == ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 1;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab9027b2a9aa17fa7b1752b520d626006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a63e058fde38e4c84d4f11805862a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aa8a63e058fde38e4c84d4f11805862a9">sc_d_rd_rs1_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sc.d&quot;,(uint32_t) 0x1800302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sc.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(offs == ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 1;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa8a63e058fde38e4c84d4f11805862a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fc1608d10d41d483c0832889b825f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a49fc1608d10d41d483c0832889b825f0">amoswap_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoswap.w&quot;,(uint32_t) 0x800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoswap.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a49fc1608d10d41d483c0832889b825f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be199497fa112cf614a4c4a00bfac87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a0be199497fa112cf614a4c4a00bfac87">amoswap_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoswap.d&quot;,(uint32_t) 0x800302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoswap.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0be199497fa112cf614a4c4a00bfac87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bb585e7859b13254e6489e6cdfad9c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a49bb585e7859b13254e6489e6cdfad9c">amoadd_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoadd.w&quot;,(uint32_t) 0x202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoadd.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = res1 + *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a49bb585e7859b13254e6489e6cdfad9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9f33d25a65b30cf6c016c0fe48490e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a5b9f33d25a65b30cf6c016c0fe48490e">amoadd_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoadd.d&quot;,(uint32_t) 0x302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = res + *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5b9f33d25a65b30cf6c016c0fe48490e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3daa77ce01e62f008694ecb95375e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a0a3daa77ce01e62f008694ecb95375e3">amoxor_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoxor.w&quot;,(uint32_t) 0x2000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoxor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 ^ *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0a3daa77ce01e62f008694ecb95375e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897fb8d95714adaba7f276499dbc274e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a897fb8d95714adaba7f276499dbc274e">amoxor_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoxor.d&quot;,(uint32_t) 0x2000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoxor.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = (res ^ *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a897fb8d95714adaba7f276499dbc274e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bd53cc3d7469ad07ced4af82439862"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a39bd53cc3d7469ad07ced4af82439862">amoand_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoand.w&quot;,(uint32_t) 0x6000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoand.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 &amp; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a39bd53cc3d7469ad07ced4af82439862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7471d23ade773f23e4c50ca0b0d792bc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a7471d23ade773f23e4c50ca0b0d792bc">amoand_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoand.d&quot;,(uint32_t) 0x6000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoand.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = (res &amp; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7471d23ade773f23e4c50ca0b0d792bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17161490488b709df89fa4d462ab987f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a17161490488b709df89fa4d462ab987f">amoor_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoor.w&quot;,(uint32_t) 0x4000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 | *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a17161490488b709df89fa4d462ab987f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1df77e93f72f64ed15a07c9df4daddc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac1df77e93f72f64ed15a07c9df4daddc">amoor_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoor.d&quot;,(uint32_t) 0x4000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoor.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = (res | *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac1df77e93f72f64ed15a07c9df4daddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e091a2aca6e9657fbc53955e2fb621"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af0e091a2aca6e9657fbc53955e2fb621">amomin_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomin.w&quot;,(uint32_t) 0x8000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomin.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &gt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af0e091a2aca6e9657fbc53955e2fb621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affaca35a88754bbf4264752faaf32c6c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#affaca35a88754bbf4264752faaf32c6c">amomin_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomin.d&quot;,(uint32_t) 0x8000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomin.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &gt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:affaca35a88754bbf4264752faaf32c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accebd59b0e0cc76e2347deaa5fb1a882"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#accebd59b0e0cc76e2347deaa5fb1a882">amomax_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomax.w&quot;,(uint32_t) 0xa000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomax.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:accebd59b0e0cc76e2347deaa5fb1a882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241ee3209c28755303045c897d68edf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a241ee3209c28755303045c897d68edf1">amomax_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomax.d&quot;,(uint32_t) 0xa000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomax.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a241ee3209c28755303045c897d68edf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40785da712fd94ab349ec476713683c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a40785da712fd94ab349ec476713683c5">amominu_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amominu.w&quot;,(uint32_t) 0xc000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amominu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &gt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a40785da712fd94ab349ec476713683c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c985885cdf52883ea88c2545d8dc912"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2c985885cdf52883ea88c2545d8dc912">amominu_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amominu.d&quot;,(uint32_t) 0xc000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amominu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res &gt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2c985885cdf52883ea88c2545d8dc912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcfa9fe78719acd08802f4858c5f0e65"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#afcfa9fe78719acd08802f4858c5f0e65">amomaxu_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomaxu.w&quot;,(uint32_t) 0xe000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomaxu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &lt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:afcfa9fe78719acd08802f4858c5f0e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99379e88f7bd00e2e0666c937a567f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a99379e88f7bd00e2e0666c937a567f9f">amomaxu_d_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomaxu.d&quot;,(uint32_t) 0xe000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomaxu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &lt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a99379e88f7bd00e2e0666c937a567f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2caaa58cadcfc3a02be9b53ba4af8f72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2caaa58cadcfc3a02be9b53ba4af8f72">fsub_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsub.s&quot;,(uint32_t) 0x8000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsub_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a892d1c1c4304113d2644bc24aa4a63b9">fsub_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2caaa58cadcfc3a02be9b53ba4af8f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0443d7cfef4a6f260a9b48a28eb265be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a0443d7cfef4a6f260a9b48a28eb265be">fdiv_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fdiv.s&quot;,(uint32_t) 0x18000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fdiv.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fdiv_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a546e9dbf106c07abc04e1813606baa71">fdiv_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0443d7cfef4a6f260a9b48a28eb265be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abc7e069e72c2fe287ef00a46a65351"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a4abc7e069e72c2fe287ef00a46a65351">fsqrt_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsqrt.s&quot;,(uint32_t) 0x58000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsqrt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsqrt_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a31752a4cd25952b556e6e4e469c9254d">fsqrt_s</a>(frs1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4abc7e069e72c2fe287ef00a46a65351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583fe98511696324d8083d30f5cd883b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a583fe98511696324d8083d30f5cd883b">fsgnj_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnj.s&quot;,(uint32_t) 0x20000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnj.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV64*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a583fe98511696324d8083d30f5cd883b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328d4f0b95aa64414c6d0b19a855b514"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a328d4f0b95aa64414c6d0b19a855b514">fsgnjn_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjn.s&quot;,(uint32_t) 0x20001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjn.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV64*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (~((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648))&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (~frs2 &amp; -2147483648))&amp;0xffffffff;\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a328d4f0b95aa64414c6d0b19a855b514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f03c9733caa6d3106e2c8eacc60f87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ab2f03c9733caa6d3106e2c8eacc60f87">fsgnjx_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjx.s&quot;,(uint32_t) 0x20002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjx.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((RISCV64*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] ^ (((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = (frs1 ^ (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab2f03c9733caa6d3106e2c8eacc60f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475b8128dc544db58396b30a1f5dd068"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a475b8128dc544db58396b30a1f5dd068">fmin_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmin.s&quot;,(uint32_t) 0x28000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmin.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a475b8128dc544db58396b30a1f5dd068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3403c447a200ed5935a13365e5bd0626"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3403c447a200ed5935a13365e5bd0626">fmax_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmax.s&quot;,(uint32_t) 0x28001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmax.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3403c447a200ed5935a13365e5bd0626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9408a62a1325dc4dbe7a102623ee2dd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a9408a62a1325dc4dbe7a102623ee2dd8">fcvt_w_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.w.s&quot;,(uint32_t) 0xc0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.w.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9408a62a1325dc4dbe7a102623ee2dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd64782a78c683a75c380798d3a36ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1bd64782a78c683a75c380798d3a36ad">fcvt_wu_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.wu.s&quot;,(uint32_t) 0xc0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.wu.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1bd64782a78c683a75c380798d3a36ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030bd3782a8256d80885785cc95be819"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a030bd3782a8256d80885785cc95be819">fcvt_l_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.l.s&quot;,(uint32_t) 0xc0200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.l.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]), (etiss_uint32)0, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a030bd3782a8256d80885785cc95be819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7e33a2b96486e2621bf5b36448a99b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2b7e33a2b96486e2621bf5b36448a99b">fcvt_lu_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.lu.s&quot;,(uint32_t) 0xc0300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.lu.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]), (etiss_uint32)1, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)res;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2b7e33a2b96486e2621bf5b36448a99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38261d37d8140ab166b481bcba180bd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a38261d37d8140ab166b481bcba180bd7">feq_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;feq.s&quot;,(uint32_t) 0xa0002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//feq.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a38261d37d8140ab166b481bcba180bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b67e0e5cf171722cd950cc980ffc103"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1b67e0e5cf171722cd950cc980ffc103">flt_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;flt.s&quot;,(uint32_t) 0xa0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//flt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)2);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcmp_s((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1b67e0e5cf171722cd950cc980ffc103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40aab75069999ac2f0b9f0af3a8630cc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a40aab75069999ac2f0b9f0af3a8630cc">fle_s_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fle.s&quot;,(uint32_t) 0xa0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fle.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a40aab75069999ac2f0b9f0af3a8630cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f04313eea3c1430e39bc87b3c85f3dd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1f04313eea3c1430e39bc87b3c85f3dd">fclass_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fclass.s&quot;,(uint32_t) 0xe0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fclass.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_s(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1f04313eea3c1430e39bc87b3c85f3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070bb5d7216aa60d61fa63ea685cfb56"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a070bb5d7216aa60d61fa63ea685cfb56">fmv_x_w_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.x.w&quot;,(uint32_t) 0xe0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.x.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a070bb5d7216aa60d61fa63ea685cfb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9e764d2194c412f7e2144a36cd77c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#abd9e764d2194c412f7e2144a36cd77c3">fcvt_s_w_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.w&quot;,(uint32_t) 0xd0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:abd9e764d2194c412f7e2144a36cd77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae6b180741fecbaf3cd7a529dcdada0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2ae6b180741fecbaf3cd7a529dcdada0">fcvt_s_wu_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.wu&quot;,(uint32_t) 0xd0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2ae6b180741fecbaf3cd7a529dcdada0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8179fd4aac9e6d880594eafd677043c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8179fd4aac9e6d880594eafd677043c7">fcvt_s_l_rd_xrs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.l&quot;,(uint32_t) 0xd0200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.l\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;], (etiss_uint32)2);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8179fd4aac9e6d880594eafd677043c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c21a5392f12e770038116c4fcf26691"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1c21a5392f12e770038116c4fcf26691">fcvt_s_lu_rd_xrs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.lu&quot;,(uint32_t) 0xd0300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.lu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;], (etiss_uint32)3);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1c21a5392f12e770038116c4fcf26691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2b45797f88f3bb785312c481fa563c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1e2b45797f88f3bb785312c481fa563c">fmv_w_x_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.w.x&quot;,(uint32_t) 0xf0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.w.x\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1e2b45797f88f3bb785312c481fa563c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23de5ff70da3c5cf39e2b3421298e8ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a23de5ff70da3c5cf39e2b3421298e8ae">fsub_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsub.d&quot;,(uint32_t) 0xa000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf0fb3961f9a2dd2c91568f72f069952">fsub_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a23de5ff70da3c5cf39e2b3421298e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40efbb255a314f113d948562196e7a77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a40efbb255a314f113d948562196e7a77">fdiv_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fdiv.d&quot;,(uint32_t) 0x1a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fdiv.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ada83279d1cc5f79292cba0f765bb9aa4">fdiv_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a40efbb255a314f113d948562196e7a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be59e42d7c924b03000407e1e3db870"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a5be59e42d7c924b03000407e1e3db870">fsqrt_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsqrt.d&quot;,(uint32_t) 0x5a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsqrt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1703f294057a822f960323c7cef7213a">fsqrt_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5be59e42d7c924b03000407e1e3db870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac4c8d9d9f298d2b69a66298d0edf3c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3ac4c8d9d9f298d2b69a66298d0edf3c">fsgnj_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnj.d&quot;,(uint32_t) 0x22000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnj.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3ac4c8d9d9f298d2b69a66298d0edf3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac223382a9ed0346a8fe8367677e6e2dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac223382a9ed0346a8fe8367677e6e2dc">fsgnjn_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjn.d&quot;,(uint32_t) 0x22001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjn.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | (~(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1))&amp;0xffffffffffffffff;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac223382a9ed0346a8fe8367677e6e2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d545c2fa94ba89d4987ec796dd014b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3d545c2fa94ba89d4987ec796dd014b5">fsgnjx_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjx.d&quot;,(uint32_t) 0x22002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjx.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;res = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) ^ ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3d545c2fa94ba89d4987ec796dd014b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2781a960a10ada5293351ef7452656"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8f2781a960a10ada5293351ef7452656">fmin_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmin.d&quot;,(uint32_t) 0x2a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmin.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8f2781a960a10ada5293351ef7452656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6a8670d4d9d3564a1b7aedf5fd2733"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a6d6a8670d4d9d3564a1b7aedf5fd2733">fmax_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmax.d&quot;,(uint32_t) 0x2a001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmax.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6d6a8670d4d9d3564a1b7aedf5fd2733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ad8c320f39857ef669263db8982e56"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac7ad8c320f39857ef669263db8982e56">fcvt_d_s_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.s&quot;,(uint32_t) 0x42000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aa0a060ea7b95221e082b71c5d896cefa">fconv_f2d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac7ad8c320f39857ef669263db8982e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a27a4effb6e94dac41ffa802a7857c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a29a27a4effb6e94dac41ffa802a7857c">feq_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;feq.d&quot;,(uint32_t) 0xa2002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//feq.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a29a27a4effb6e94dac41ffa802a7857c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80718c7216d635d59950dc75b0c1cbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a80718c7216d635d59950dc75b0c1cbed">flt_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;flt.d&quot;,(uint32_t) 0xa2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//flt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a80718c7216d635d59950dc75b0c1cbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63e705d340566bb639d72ed2c3ba43d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac63e705d340566bb639d72ed2c3ba43d">fle_d_rd_frs1_frs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fle.d&quot;,(uint32_t) 0xa2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fle.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac63e705d340566bb639d72ed2c3ba43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875a7d6ef5dbaa92403a53f5de7b64ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a875a7d6ef5dbaa92403a53f5de7b64ca">fclass_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fclass.d&quot;,(uint32_t) 0xe2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fclass.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_d((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a875a7d6ef5dbaa92403a53f5de7b64ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4c3b70c32daf835cb8e41a525ffbc1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3b4c3b70c32daf835cb8e41a525ffbc1">fmv_x_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.x.d&quot;,(uint32_t) 0xe2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.x.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3b4c3b70c32daf835cb8e41a525ffbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaddaaaa0f39a11a9eea80cc3df4a0349"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aaddaaaa0f39a11a9eea80cc3df4a0349">fcvt_w_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.w.d&quot;,(uint32_t) 0xc2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.w.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aaddaaaa0f39a11a9eea80cc3df4a0349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0934a9f91c4c3aa0c6f1b3bebda075a1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a0934a9f91c4c3aa0c6f1b3bebda075a1">fcvt_wu_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.wu.d&quot;,(uint32_t) 0xc2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.wu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0934a9f91c4c3aa0c6f1b3bebda075a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c5b2daf1958adafc6dbf6fd195771e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#af8c5b2daf1958adafc6dbf6fd195771e">fcvt_l_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.l.d&quot;,(uint32_t) 0xc2200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.l.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af8c5b2daf1958adafc6dbf6fd195771e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7931881d8e18c58ed93396fec3fc0a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a6d7931881d8e18c58ed93396fec3fc0a">fcvt_lu_d_rd_frs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.lu.d&quot;,(uint32_t) 0xc2300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.lu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6d7931881d8e18c58ed93396fec3fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae241f55e1652fd47b8fc48a47e3d91f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae241f55e1652fd47b8fc48a47e3d91f7">fcvt_d_w_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.w&quot;,(uint32_t) 0xd2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae241f55e1652fd47b8fc48a47e3d91f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea1ba2ee2eedf2136da7b2c7c8a85d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#acea1ba2ee2eedf2136da7b2c7c8a85d5">fcvt_d_wu_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.wu&quot;,(uint32_t) 0xd2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acea1ba2ee2eedf2136da7b2c7c8a85d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fc48228d674f296df21724bc8f5b71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a74fc48228d674f296df21724bc8f5b71">fcvt_d_l_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.l&quot;,(uint32_t) 0xd2200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.l\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a74fc48228d674f296df21724bc8f5b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a49faeab959c157cbae24be0715344a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a5a49faeab959c157cbae24be0715344a">fcvt_d_lu_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.lu&quot;,(uint32_t) 0xd2300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.lu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;], (etiss_uint32)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5a49faeab959c157cbae24be0715344a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce5de657c871dd03c917b5dc412800"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2fce5de657c871dd03c917b5dc412800">fmv_d_x_rd_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.d.x&quot;,(uint32_t) 0xf2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.d.x\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2fce5de657c871dd03c917b5dc412800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cf34aa911f06a063c4e294eeb1365c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a15cf34aa911f06a063c4e294eeb1365c">c_addi4spn_rd_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addi4spn&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_2=R_imm_2.read(ba);imm+=imm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addi4spn\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(imm)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = *((RISCV64*)cpu)-&gt;X[2] + &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a15cf34aa911f06a063c4e294eeb1365c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac614e6ac75112bcc18e28902436c3298"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac614e6ac75112bcc18e28902436c3298">c_addi_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addi&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (etiss_int64)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac614e6ac75112bcc18e28902436c3298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff89221b4d2473795d1d0e77afaf0260"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aff89221b4d2473795d1d0e77afaf0260">c_nop_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.nop&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.nop\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aff89221b4d2473795d1d0e77afaf0260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251a9d5c0e51b37394c4065a88c1351d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a251a9d5c0e51b37394c4065a88c1351d">dii_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;dii&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//dii\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a251a9d5c0e51b37394c4065a88c1351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486167e5916e959854bd85c69fd76baa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a486167e5916e959854bd85c69fd76baa">c_slli_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.slli&quot;,(uint16_t) 0x2,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_5=R_shamt_5.read(ba);shamt+=shamt_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a486167e5916e959854bd85c69fd76baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc16e18df3f9526461fd848388df3ae0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#acc16e18df3f9526461fd848388df3ae0">c_lw_8_rd_uimm_8_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.lw&quot;,(uint16_t) 0x4000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acc16e18df3f9526461fd848388df3ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ff703b275a75322c25210791a2b06f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac3ff703b275a75322c25210791a2b06f">c_li_rd_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.li&quot;,(uint16_t) 0x4001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.li\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac3ff703b275a75322c25210791a2b06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d97aaa40ae733abe552eaf2a4eab04f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a9d97aaa40ae733abe552eaf2a4eab04f">c_lwsp_rd_sp_uimm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.lwsp&quot;,(uint16_t) 0x4002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.lwsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9d97aaa40ae733abe552eaf2a4eab04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9c6f38212ae2570ea0e0f387824317"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#acf9c6f38212ae2570ea0e0f387824317">c_sw_8_rs2_uimm_8_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sw&quot;,(uint16_t) 0xc000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acf9c6f38212ae2570ea0e0f387824317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a908dc4586994a407590d507a936c98f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a908dc4586994a407590d507a936c98f7">c_beqz_8_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.beqz&quot;,(uint16_t) 0xc001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.beqz\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] == 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a908dc4586994a407590d507a936c98f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b2eef3ea6dee0801e9ff95f6018bfd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a19b2eef3ea6dee0801e9ff95f6018bfd">c_swsp_rs2_uimm_sp_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.swsp&quot;,(uint16_t) 0xc002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.swsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a19b2eef3ea6dee0801e9ff95f6018bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b76498e39b8ebf3cac680839ed04d5a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a5b76498e39b8ebf3cac680839ed04d5a">c_addiw_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addiw&quot;,(uint16_t) 0x2001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addiw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5b76498e39b8ebf3cac680839ed04d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4704d280d7eb1ee92a73da099c733910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a4704d280d7eb1ee92a73da099c733910">c_fld_rd_uimm_8_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fld&quot;,(uint16_t) 0x2000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4704d280d7eb1ee92a73da099c733910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fd7601d3423226ff871cf3f3270de7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a24fd7601d3423226ff871cf3f3270de7">c_fldsp_rd_uimm_x2_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fldsp&quot;,(uint16_t) 0x2002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fldsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a24fd7601d3423226ff871cf3f3270de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05454387664bccf25ba621914317041"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac05454387664bccf25ba621914317041">c_lui_rd_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.lui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_17=R_imm_17.read(ba);imm+=imm_17&lt;&lt; 17;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20000)&gt;&gt;17 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294705152;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(imm_extended == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac05454387664bccf25ba621914317041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8aa4cff170378af0f97639e1cc5d070"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ae8aa4cff170378af0f97639e1cc5d070">c_addi16sp_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addi16sp&quot;,(uint16_t) 0x6101,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_9(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_9=R_imm_9.read(ba);imm+=imm_9&lt;&lt; 9;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addi16sp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x200)&gt;&gt;9 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294966272;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae8aa4cff170378af0f97639e1cc5d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7438a1a08ac06710bba60c345c986a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#abd7438a1a08ac06710bba60c345c986a">c_ld_8_rd_uimm_8_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.ld&quot;,(uint16_t) 0x6000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.ld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:abd7438a1a08ac06710bba60c345c986a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fb22aea1e4ea0e27ea72dbc5f94bba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ad8fb22aea1e4ea0e27ea72dbc5f94bba">c_ldsp_rd_uimm_sp_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.ldsp&quot;,(uint16_t) 0x6002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.ldsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad8fb22aea1e4ea0e27ea72dbc5f94bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4215958a762cc35050d8548eeb9df2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ad4215958a762cc35050d8548eeb9df2b">c_srli_8_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.srli&quot;,(uint16_t) 0x8001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_5=R_shamt_5.read(ba);shamt+=shamt_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad4215958a762cc35050d8548eeb9df2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07ab3f0fd2d47ac1c03eb5453640794"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac07ab3f0fd2d47ac1c03eb5453640794">c_srai_8_rs1_shamt</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.srai&quot;,(uint16_t) 0x8401,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_5=R_shamt_5.read(ba);shamt+=shamt_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac07ab3f0fd2d47ac1c03eb5453640794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800c244f02db87e604d72be1e1070617"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a800c244f02db87e604d72be1e1070617">c_andi_8_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.andi&quot;,(uint16_t) 0x8801,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 &amp; imm_extended);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a800c244f02db87e604d72be1e1070617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f52e7c754c54e367d3c8b46aea77a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a89f52e7c754c54e367d3c8b46aea77a7">c_sub_8_rd_8_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sub&quot;,(uint16_t) 0x8c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] - *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a89f52e7c754c54e367d3c8b46aea77a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cdca1c8d5b8cce42f4629395346a1d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a6cdca1c8d5b8cce42f4629395346a1d3">c_xor_8_rd_8_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.xor&quot;,(uint16_t) 0x8c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] ^ *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6cdca1c8d5b8cce42f4629395346a1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a9dd7526560f8c4a157df1fecf876b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#aa0a9dd7526560f8c4a157df1fecf876b">c_or_8_rd_8_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.or&quot;,(uint16_t) 0x8c41,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] | *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa0a9dd7526560f8c4a157df1fecf876b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7257adccd7f8e9cb194a7596b45f70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3b7257adccd7f8e9cb194a7596b45f70">c_and_8_rd_8_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.and&quot;,(uint16_t) 0x8c61,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] &amp; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3b7257adccd7f8e9cb194a7596b45f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb3f7d2ce48a8f19e30fb4e21521af8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a8fb3f7d2ce48a8f19e30fb4e21521af8">c_mv_rd_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.mv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.mv\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8fb3f7d2ce48a8f19e30fb4e21521af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76998f77be58cf78acde967b461a2f72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a76998f77be58cf78acde967b461a2f72">c_jr_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.jr&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.jr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a76998f77be58cf78acde967b461a2f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832057e47132d93be2484055463c037e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a832057e47132d93be2484055463c037e">c_add_rd_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.add&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] + *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a832057e47132d93be2484055463c037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38d8a17956ec7189eca3f1867770ff3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#ac38d8a17956ec7189eca3f1867770ff3">c_jalr_rs1</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.jalr&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[1] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac38d8a17956ec7189eca3f1867770ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1103460c900476da455c6706aee8e311"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a1103460c900476da455c6706aee8e311">c_ebreak_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.ebreak&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1103460c900476da455c6706aee8e311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e41af46e06552fb6f85841c9fc00571"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a2e41af46e06552fb6f85841c9fc00571">c_subw_8_rd_8_rd_8_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.subw&quot;,(uint16_t) 0x9c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.subw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] &amp; 0xffffffff) - (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2e41af46e06552fb6f85841c9fc00571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedef00df13608f00f68b6c8937955e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#afedef00df13608f00f68b6c8937955e4">c_addw_8_rd_8_rd_8_rs2</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addw&quot;,(uint16_t) 0x9c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] &amp; 0xffffffff) + (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:afedef00df13608f00f68b6c8937955e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911d5307662acfb679f6c8eda6d8b81e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a911d5307662acfb679f6c8eda6d8b81e">c_j_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.j&quot;,(uint16_t) 0xa001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_10=R_imm_10.read(ba);imm+=imm_10&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.j\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a911d5307662acfb679f6c8eda6d8b81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e51be0a347383a16e92bf8f80c5fc0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a14e51be0a347383a16e92bf8f80c5fc0">c_fsd_rs2_uimm_8_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fsd&quot;,(uint16_t) 0xa000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a14e51be0a347383a16e92bf8f80c5fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12380ca9a937d6f07275a616d534110b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a12380ca9a937d6f07275a616d534110b">c_fsdsp_rs2_uimm_x2_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fsdsp&quot;,(uint16_t) 0xa002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fsdsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a12380ca9a937d6f07275a616d534110b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468362e5a32149f7d54e8d2e08b9255f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a468362e5a32149f7d54e8d2e08b9255f">c_bnez_8_rs1_imm</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.bnez&quot;,(uint16_t) 0xe001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.bnez\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a468362e5a32149f7d54e8d2e08b9255f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f273b8c956000c2dc0f5a4881ba144"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a57f273b8c956000c2dc0f5a4881ba144">c_sd_8_rs2_uimm_8_rs1_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sd&quot;,(uint16_t) 0xe000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a57f273b8c956000c2dc0f5a4881ba144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aef0b289571a2f418c68cee5a1331fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCV64Arch_8cpp.html#a3aef0b289571a2f418c68cee5a1331fe">c_sdsp_rs2_uimm_sp_</a> (<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sdsp&quot;,(uint16_t) 0xe002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sdsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3aef0b289571a2f418c68cee5a1331fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2caf650b19ee313fe08bc6f04d176a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2caf650b19ee313fe08bc6f04d176a1b">&#9670;&nbsp;</a></span>RISCV64_DEBUG_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV64_DEBUG_CALL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64Arch_8cpp_source.html#l00038">38</a> of file <a class="el" href="RISCV64Arch_8cpp_source.html">RISCV64Arch.cpp</a>.</p>

</div>
</div>
<a id="a4528254448349d185327f2c5a0df5817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4528254448349d185327f2c5a0df5817">&#9670;&nbsp;</a></span>RISCV64_Pipeline1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV64_Pipeline1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64Arch_8cpp_source.html#l00039">39</a> of file <a class="el" href="RISCV64Arch_8cpp_source.html">RISCV64Arch.cpp</a>.</p>

</div>
</div>
<a id="abc926a149c93ae28d3d333eb96dfb68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc926a149c93ae28d3d333eb96dfb68c">&#9670;&nbsp;</a></span>RISCV64_Pipeline2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV64_Pipeline2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64Arch_8cpp_source.html#l00040">40</a> of file <a class="el" href="RISCV64Arch_8cpp_source.html">RISCV64Arch.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7ebb39f8fda71d6e9f611eb15260ccec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebb39f8fda71d6e9f611eb15260ccec">&#9670;&nbsp;</a></span>tlb_overlap_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> tlb_overlap_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a>&#160;</td>
          <td class="paramname"><em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classetiss_1_1mm_1_1MMU.html">MMU</a> *&#160;</td>
          <td class="paramname"><em>mmu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>&#160;</td>
          <td class="paramname"><em>vma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a>&#160;</td>
          <td class="paramname"><em>access</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64Arch_8cpp_source.html#l00045">45</a> of file <a class="el" href="RISCV64Arch_8cpp_source.html">RISCV64Arch.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCV64MMU_8cpp_source.html#l00050">RISCV64MMU::RISCV64MMU()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="RISCV64Arch_8cpp_a7ebb39f8fda71d6e9f611eb15260ccec_icgraph.png" border="0" usemap="#RISCV64Arch_8cpp_a7ebb39f8fda71d6e9f611eb15260ccec_icgraph" alt=""/></div>
<map name="RISCV64Arch_8cpp_a7ebb39f8fda71d6e9f611eb15260ccec_icgraph" id="RISCV64Arch_8cpp_a7ebb39f8fda71d6e9f611eb15260ccec_icgraph">
<area shape="rect" title=" " alt="" coords="261,5,412,32"/>
<area shape="rect" href="classRISCV64MMU.html#a493fcbe106ce65fb3727fa3487d5e0b6" title=" " alt="" coords="5,5,213,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="afb0bee1320cffa8414fada26930deabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0bee1320cffa8414fada26930deabd">&#9670;&nbsp;</a></span>add_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> add_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;add&quot;,(uint32_t) 0x33,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] + *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a770e4a360df6530fcf868d7adeff95a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770e4a360df6530fcf868d7adeff95a4">&#9670;&nbsp;</a></span>addi_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> addi_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;addi&quot;,(uint32_t) 0x13,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0 + imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc2755afbb85ea6b8c8ac6c90f5a15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc2755afbb85ea6b8c8ac6c90f5a15a">&#9670;&nbsp;</a></span>addiw_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> addiw_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;addiw&quot;,(uint32_t) 0x1b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//addiw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a625b9399822e803ec3d15752bb41d56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625b9399822e803ec3d15752bb41d56e">&#9670;&nbsp;</a></span>addw_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> addw_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;addw&quot;,(uint32_t) 0x3b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//addw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) + (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b9f33d25a65b30cf6c016c0fe48490e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9f33d25a65b30cf6c016c0fe48490e">&#9670;&nbsp;</a></span>amoadd_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoadd_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoadd.d&quot;,(uint32_t) 0x302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = res + *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a49bb585e7859b13254e6489e6cdfad9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bb585e7859b13254e6489e6cdfad9c">&#9670;&nbsp;</a></span>amoadd_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoadd_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoadd.w&quot;,(uint32_t) 0x202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoadd.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = res1 + *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7471d23ade773f23e4c50ca0b0d792bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7471d23ade773f23e4c50ca0b0d792bc">&#9670;&nbsp;</a></span>amoand_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoand_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoand.d&quot;,(uint32_t) 0x6000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoand.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = (res &amp; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a39bd53cc3d7469ad07ced4af82439862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39bd53cc3d7469ad07ced4af82439862">&#9670;&nbsp;</a></span>amoand_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoand_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoand.w&quot;,(uint32_t) 0x6000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoand.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 &amp; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a241ee3209c28755303045c897d68edf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241ee3209c28755303045c897d68edf1">&#9670;&nbsp;</a></span>amomax_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomax_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomax.d&quot;,(uint32_t) 0xa000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomax.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="accebd59b0e0cc76e2347deaa5fb1a882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accebd59b0e0cc76e2347deaa5fb1a882">&#9670;&nbsp;</a></span>amomax_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomax_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomax.w&quot;,(uint32_t) 0xa000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomax.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a99379e88f7bd00e2e0666c937a567f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99379e88f7bd00e2e0666c937a567f9f">&#9670;&nbsp;</a></span>amomaxu_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomaxu_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomaxu.d&quot;,(uint32_t) 0xe000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomaxu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &lt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afcfa9fe78719acd08802f4858c5f0e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcfa9fe78719acd08802f4858c5f0e65">&#9670;&nbsp;</a></span>amomaxu_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomaxu_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomaxu.w&quot;,(uint32_t) 0xe000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomaxu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &lt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="affaca35a88754bbf4264752faaf32c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affaca35a88754bbf4264752faaf32c6c">&#9670;&nbsp;</a></span>amomin_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomin_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomin.d&quot;,(uint32_t) 0x8000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomin.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &gt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e091a2aca6e9657fbc53955e2fb621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e091a2aca6e9657fbc53955e2fb621">&#9670;&nbsp;</a></span>amomin_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomin_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amomin.w&quot;,(uint32_t) 0x8000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amomin.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 &gt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c985885cdf52883ea88c2545d8dc912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c985885cdf52883ea88c2545d8dc912">&#9670;&nbsp;</a></span>amominu_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amominu_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amominu.d&quot;,(uint32_t) 0xc000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amominu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res &gt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a40785da712fd94ab349ec476713683c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40785da712fd94ab349ec476713683c5">&#9670;&nbsp;</a></span>amominu_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amominu_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amominu.w&quot;,(uint32_t) 0xc000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amominu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &gt; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1df77e93f72f64ed15a07c9df4daddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1df77e93f72f64ed15a07c9df4daddc">&#9670;&nbsp;</a></span>amoor_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoor_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoor.d&quot;,(uint32_t) 0x4000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoor.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = (res | *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a17161490488b709df89fa4d462ab987f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17161490488b709df89fa4d462ab987f">&#9670;&nbsp;</a></span>amoor_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoor_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoor.w&quot;,(uint32_t) 0x4000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 | *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0be199497fa112cf614a4c4a00bfac87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be199497fa112cf614a4c4a00bfac87">&#9670;&nbsp;</a></span>amoswap_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoswap_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoswap.d&quot;,(uint32_t) 0x800302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoswap.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a49fc1608d10d41d483c0832889b825f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fc1608d10d41d483c0832889b825f0">&#9670;&nbsp;</a></span>amoswap_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoswap_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoswap.w&quot;,(uint32_t) 0x800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoswap.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a897fb8d95714adaba7f276499dbc274e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897fb8d95714adaba7f276499dbc274e">&#9670;&nbsp;</a></span>amoxor_d_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoxor_d_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoxor.d&quot;,(uint32_t) 0x2000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoxor.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;res2 = (res ^ *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a3daa77ce01e62f008694ecb95375e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3daa77ce01e62f008694ecb95375e3">&#9670;&nbsp;</a></span>amoxor_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoxor_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;amoxor.w&quot;,(uint32_t) 0x2000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//amoxor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 ^ *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a95745eadd258e581f6408b3d55ed05da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95745eadd258e581f6408b3d55ed05da">&#9670;&nbsp;</a></span>and_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> and_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;and&quot;,(uint32_t) 0x7033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b269ce39096018ec4022ec778dcda6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b269ce39096018ec4022ec778dcda6e">&#9670;&nbsp;</a></span>andi_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> andi_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;andi&quot;,(uint32_t) 0x7013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 &amp; imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f6df6964113f4996fee47765abb29c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6df6964113f4996fee47765abb29c8">&#9670;&nbsp;</a></span>auipc_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> auipc_rd_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;auipc&quot;,(uint32_t) 0x17,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//auipc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x80000000)&gt;&gt;31 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0 + imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7120b7c4d4400066c320e02f38c84c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7120b7c4d4400066c320e02f38c84c17">&#9670;&nbsp;</a></span>beq_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> beq_rs1_rs2_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;beq&quot;,(uint32_t) 0x63,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//beq\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acdf1b3f2407d5f8749ca50ff946199e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf1b3f2407d5f8749ca50ff946199e8">&#9670;&nbsp;</a></span>bge_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bge_rs1_rs2_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bge&quot;,(uint32_t) 0x5063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bge\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &gt;= (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a004bfc6f323651964d06cf684eb0ea22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004bfc6f323651964d06cf684eb0ea22">&#9670;&nbsp;</a></span>bgeu_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bgeu_rs1_rs2_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bgeu&quot;,(uint32_t) 0x7063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bgeu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;= *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af62fdcbb8bc14073dbc72459eec885eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62fdcbb8bc14073dbc72459eec885eb">&#9670;&nbsp;</a></span>blt_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> blt_rs1_rs2_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;blt&quot;,(uint32_t) 0x4063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//blt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af59749e7eb6c84b22edea47576a57e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59749e7eb6c84b22edea47576a57e61">&#9670;&nbsp;</a></span>bltu_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bltu_rs1_rs2_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bltu&quot;,(uint32_t) 0x6063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abbf96a4913efe2f2c364c26315db1a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf96a4913efe2f2c364c26315db1a15">&#9670;&nbsp;</a></span>bne_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bne_rs1_rs2_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;bne&quot;,(uint32_t) 0x1063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//bne\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] != *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a832057e47132d93be2484055463c037e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832057e47132d93be2484055463c037e">&#9670;&nbsp;</a></span>c_add_rd_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_add_rd_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.add&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] + *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8aa4cff170378af0f97639e1cc5d070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8aa4cff170378af0f97639e1cc5d070">&#9670;&nbsp;</a></span>c_addi16sp_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addi16sp_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addi16sp&quot;,(uint16_t) 0x6101,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_9(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_9=R_imm_9.read(ba);imm+=imm_9&lt;&lt; 9;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addi16sp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x200)&gt;&gt;9 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294966272;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a15cf34aa911f06a063c4e294eeb1365c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15cf34aa911f06a063c4e294eeb1365c">&#9670;&nbsp;</a></span>c_addi4spn_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addi4spn_rd_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addi4spn&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_2=R_imm_2.read(ba);imm+=imm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addi4spn\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(imm)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = *((RISCV64*)cpu)-&gt;X[2] + &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac614e6ac75112bcc18e28902436c3298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac614e6ac75112bcc18e28902436c3298">&#9670;&nbsp;</a></span>c_addi_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addi_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addi&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (etiss_int64)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b76498e39b8ebf3cac680839ed04d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b76498e39b8ebf3cac680839ed04d5a">&#9670;&nbsp;</a></span>c_addiw_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addiw_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addiw&quot;,(uint16_t) 0x2001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addiw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afedef00df13608f00f68b6c8937955e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afedef00df13608f00f68b6c8937955e4">&#9670;&nbsp;</a></span>c_addw_8_rd_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addw_8_rd_8_rd_8_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.addw&quot;,(uint16_t) 0x9c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.addw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] &amp; 0xffffffff) + (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7257adccd7f8e9cb194a7596b45f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7257adccd7f8e9cb194a7596b45f70">&#9670;&nbsp;</a></span>c_and_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_and_8_rd_8_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.and&quot;,(uint16_t) 0x8c61,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] &amp; *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a800c244f02db87e604d72be1e1070617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800c244f02db87e604d72be1e1070617">&#9670;&nbsp;</a></span>c_andi_8_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_andi_8_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.andi&quot;,(uint16_t) 0x8801,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 &amp; imm_extended);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a908dc4586994a407590d507a936c98f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a908dc4586994a407590d507a936c98f7">&#9670;&nbsp;</a></span>c_beqz_8_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_beqz_8_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.beqz&quot;,(uint16_t) 0xc001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.beqz\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] == 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a468362e5a32149f7d54e8d2e08b9255f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468362e5a32149f7d54e8d2e08b9255f">&#9670;&nbsp;</a></span>c_bnez_8_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_bnez_8_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.bnez&quot;,(uint16_t) 0xe001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.bnez\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1103460c900476da455c6706aee8e311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1103460c900476da455c6706aee8e311">&#9670;&nbsp;</a></span>c_ebreak_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_ebreak_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.ebreak&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4704d280d7eb1ee92a73da099c733910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4704d280d7eb1ee92a73da099c733910">&#9670;&nbsp;</a></span>c_fld_rd_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fld_rd_uimm_8_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fld&quot;,(uint16_t) 0x2000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fd7601d3423226ff871cf3f3270de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fd7601d3423226ff871cf3f3270de7">&#9670;&nbsp;</a></span>c_fldsp_rd_uimm_x2_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fldsp_rd_uimm_x2_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fldsp&quot;,(uint16_t) 0x2002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fldsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a14e51be0a347383a16e92bf8f80c5fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e51be0a347383a16e92bf8f80c5fc0">&#9670;&nbsp;</a></span>c_fsd_rs2_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fsd_rs2_uimm_8_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fsd&quot;,(uint16_t) 0xa000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a12380ca9a937d6f07275a616d534110b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12380ca9a937d6f07275a616d534110b">&#9670;&nbsp;</a></span>c_fsdsp_rs2_uimm_x2_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fsdsp_rs2_uimm_x2_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.fsdsp&quot;,(uint16_t) 0xa002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.fsdsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a911d5307662acfb679f6c8eda6d8b81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911d5307662acfb679f6c8eda6d8b81e">&#9670;&nbsp;</a></span>c_j_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_j_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.j&quot;,(uint16_t) 0xa001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_10=R_imm_10.read(ba);imm+=imm_10&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.j\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac38d8a17956ec7189eca3f1867770ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38d8a17956ec7189eca3f1867770ff3">&#9670;&nbsp;</a></span>c_jalr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_jalr_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.jalr&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[1] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a76998f77be58cf78acde967b461a2f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76998f77be58cf78acde967b461a2f72">&#9670;&nbsp;</a></span>c_jr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_jr_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.jr&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.jr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abd7438a1a08ac06710bba60c345c986a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7438a1a08ac06710bba60c345c986a">&#9670;&nbsp;</a></span>c_ld_8_rd_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_ld_8_rd_uimm_8_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.ld&quot;,(uint16_t) 0x6000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.ld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8fb22aea1e4ea0e27ea72dbc5f94bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fb22aea1e4ea0e27ea72dbc5f94bba">&#9670;&nbsp;</a></span>c_ldsp_rd_uimm_sp_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_ldsp_rd_uimm_sp_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.ldsp&quot;,(uint16_t) 0x6002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.ldsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ff703b275a75322c25210791a2b06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ff703b275a75322c25210791a2b06f">&#9670;&nbsp;</a></span>c_li_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_li_rd_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.li&quot;,(uint16_t) 0x4001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.li\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05454387664bccf25ba621914317041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05454387664bccf25ba621914317041">&#9670;&nbsp;</a></span>c_lui_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_lui_rd_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.lui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_17=R_imm_17.read(ba);imm+=imm_17&lt;&lt; 17;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20000)&gt;&gt;17 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294705152;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(imm_extended == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acc16e18df3f9526461fd848388df3ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc16e18df3f9526461fd848388df3ae0">&#9670;&nbsp;</a></span>c_lw_8_rd_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_lw_8_rd_uimm_8_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.lw&quot;,(uint16_t) 0x4000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d97aaa40ae733abe552eaf2a4eab04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d97aaa40ae733abe552eaf2a4eab04f">&#9670;&nbsp;</a></span>c_lwsp_rd_sp_uimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_lwsp_rd_sp_uimm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.lwsp&quot;,(uint16_t) 0x4002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.lwsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fb3f7d2ce48a8f19e30fb4e21521af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb3f7d2ce48a8f19e30fb4e21521af8">&#9670;&nbsp;</a></span>c_mv_rd_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_mv_rd_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.mv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.mv\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aff89221b4d2473795d1d0e77afaf0260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff89221b4d2473795d1d0e77afaf0260">&#9670;&nbsp;</a></span>c_nop_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_nop_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.nop&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.nop\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a9dd7526560f8c4a157df1fecf876b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a9dd7526560f8c4a157df1fecf876b">&#9670;&nbsp;</a></span>c_or_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_or_8_rd_8_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.or&quot;,(uint16_t) 0x8c41,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] | *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a57f273b8c956000c2dc0f5a4881ba144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f273b8c956000c2dc0f5a4881ba144">&#9670;&nbsp;</a></span>c_sd_8_rs2_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_sd_8_rs2_uimm_8_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sd&quot;,(uint16_t) 0xe000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aef0b289571a2f418c68cee5a1331fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aef0b289571a2f418c68cee5a1331fe">&#9670;&nbsp;</a></span>c_sdsp_rs2_uimm_sp_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_sdsp_rs2_uimm_sp_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sdsp&quot;,(uint16_t) 0xe002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sdsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a486167e5916e959854bd85c69fd76baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486167e5916e959854bd85c69fd76baa">&#9670;&nbsp;</a></span>c_slli_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_slli_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.slli&quot;,(uint16_t) 0x2,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_5=R_shamt_5.read(ba);shamt+=shamt_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac07ab3f0fd2d47ac1c03eb5453640794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07ab3f0fd2d47ac1c03eb5453640794">&#9670;&nbsp;</a></span>c_srai_8_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_srai_8_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.srai&quot;,(uint16_t) 0x8401,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_5=R_shamt_5.read(ba);shamt+=shamt_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4215958a762cc35050d8548eeb9df2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4215958a762cc35050d8548eeb9df2b">&#9670;&nbsp;</a></span>c_srli_8_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_srli_8_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.srli&quot;,(uint16_t) 0x8001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_5=R_shamt_5.read(ba);shamt+=shamt_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rs1_idx] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f52e7c754c54e367d3c8b46aea77a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f52e7c754c54e367d3c8b46aea77a7">&#9670;&nbsp;</a></span>c_sub_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_sub_8_rd_8_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sub&quot;,(uint16_t) 0x8c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] - *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e41af46e06552fb6f85841c9fc00571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e41af46e06552fb6f85841c9fc00571">&#9670;&nbsp;</a></span>c_subw_8_rd_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_subw_8_rd_8_rd_8_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.subw&quot;,(uint16_t) 0x9c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.subw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] &amp; 0xffffffff) - (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acf9c6f38212ae2570ea0e0f387824317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9c6f38212ae2570ea0e0f387824317">&#9670;&nbsp;</a></span>c_sw_8_rs2_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_sw_8_rs2_uimm_8_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.sw&quot;,(uint16_t) 0xc000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a19b2eef3ea6dee0801e9ff95f6018bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b2eef3ea6dee0801e9ff95f6018bfd">&#9670;&nbsp;</a></span>c_swsp_rs2_uimm_sp_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_swsp_rs2_uimm_sp_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.swsp&quot;,(uint16_t) 0xc002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.swsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cdca1c8d5b8cce42f4629395346a1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cdca1c8d5b8cce42f4629395346a1d3">&#9670;&nbsp;</a></span>c_xor_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_xor_8_rd_8_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;c.xor&quot;,(uint16_t) 0x8c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//c.xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[rd_idx] ^ *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adedf64fa81cf0c08e7bd1ec3ececa563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedf64fa81cf0c08e7bd1ec3ececa563">&#9670;&nbsp;</a></span>csrrc_rd_csr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrc_rd_csr_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrc&quot;,(uint32_t) 0x3073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd &amp; ~xrs1) &amp; writeMask))&amp;0xffffffffffffffff&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd &amp; ~xrs1)&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a790ef76e434ad31f304ee27f0f157e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790ef76e434ad31f304ee27f0f157e1e">&#9670;&nbsp;</a></span>csrrci_rd_csr_zimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrci_rd_csr_zimm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrci&quot;,(uint32_t) 0x7073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrci\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffffffffffff&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;)&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3929c01fe05c0a60e104286fe4ba7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3929c01fe05c0a60e104286fe4ba7d6">&#9670;&nbsp;</a></span>csrrs_rd_csr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrs_rd_csr_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrs&quot;,(uint32_t) 0x2073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrs\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd | xrs1) &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd | xrs1);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6e92edca499c4fca7bc6788644b1cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e92edca499c4fca7bc6788644b1cc6">&#9670;&nbsp;</a></span>csrrsi_rd_csr_zimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrsi_rd_csr_zimm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrsi&quot;,(uint32_t) 0x6073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrsi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a31f7c460945f40043a6e0d445b5bb316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f7c460945f40043a6e0d445b5bb316">&#9670;&nbsp;</a></span>csrrw_rd_csr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrw_rd_csr_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrw&quot;,(uint32_t) 0x1073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;rs_val = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;csr_val = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = csr_val;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fe27fb0db72f390b979bb06a5fe008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fe27fb0db72f390b979bb06a5fe008">&#9670;&nbsp;</a></span>csrrwi_rd_csr_zimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrwi_rd_csr_zimm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;csrrwi&quot;,(uint32_t) 0x5073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//csrrwi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> writeMaskM = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((RISCV64*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -9223372036846388805;\n&quot; &quot;writeMaskS = -9223372036853866189;\n&quot; &quot;writeMaskU = -9223372036853866479;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)&quot;+toString(zimm)+&quot; &amp; writeMask))&amp;0xffffffffffffffff;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (etiss_uint64)&quot;+toString(zimm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a251a9d5c0e51b37394c4065a88c1351d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251a9d5c0e51b37394c4065a88c1351d">&#9670;&nbsp;</a></span>dii_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> dii_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#a47d4ff773e81949ed6a4f44ac1194e97">ISA16_RISCV64</a>, &quot;dii&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//dii\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af218e621eee61509fbce499486a594d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af218e621eee61509fbce499486a594d2">&#9670;&nbsp;</a></span>div_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> div_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;div&quot;,(uint32_t) 0x2004033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//div\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 64 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = MMIN;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_1 / (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ee9ac7cf992a7c6d2a0fee729e70d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ee9ac7cf992a7c6d2a0fee729e70d6">&#9670;&nbsp;</a></span>divu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> divu_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;divu&quot;,(uint32_t) 0x2005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//divu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] / *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a755359a776a0b12d82610b689ba87d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755359a776a0b12d82610b689ba87d4a">&#9670;&nbsp;</a></span>divuw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> divuw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;divuw&quot;,(uint32_t) 0x200503b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//divuw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) / (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a093087e29f609cc011d4f6e88963ad88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a093087e29f609cc011d4f6e88963ad88">&#9670;&nbsp;</a></span>divw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> divw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;divw&quot;,(uint32_t) 0x200403b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//divw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; 31);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) == MMIN) &amp;&amp; ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ( - 1 &lt;&lt; 31);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 / (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_2;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1383105a7d7685e29a443baf1f129d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1383105a7d7685e29a443baf1f129d20">&#9670;&nbsp;</a></span>ebreak_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ebreak_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ebreak&quot;,(uint32_t) 0x100073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b395bba6af355997b8eefc6b688332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b395bba6af355997b8eefc6b688332">&#9670;&nbsp;</a></span>ecall_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ecall_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ecall&quot;,(uint32_t) 0x73,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ecall\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_SYSCALL; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a15a19b322e6bda25fb97771912fa739c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a19b322e6bda25fb97771912fa739c">&#9670;&nbsp;</a></span>fadd_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fadd_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fadd.d&quot;,(uint32_t) 0x2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ad7cf2472afebb0088a5e7a72fc3f9770">fadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a469e29dc73410f9d92062df3d078a065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469e29dc73410f9d92062df3d078a065">&#9670;&nbsp;</a></span>fadd_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fadd_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fadd.s&quot;,(uint32_t) 0x53,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a0b3120cf5c78aa2d16685666e4da3034">fadd_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a875a7d6ef5dbaa92403a53f5de7b64ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875a7d6ef5dbaa92403a53f5de7b64ca">&#9670;&nbsp;</a></span>fclass_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fclass_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fclass.d&quot;,(uint32_t) 0xe2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fclass.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_d((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f04313eea3c1430e39bc87b3c85f3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f04313eea3c1430e39bc87b3c85f3dd">&#9670;&nbsp;</a></span>fclass_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fclass_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fclass.s&quot;,(uint32_t) 0xe0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fclass.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_s(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a74fc48228d674f296df21724bc8f5b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74fc48228d674f296df21724bc8f5b71">&#9670;&nbsp;</a></span>fcvt_d_l_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_l_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.l&quot;,(uint32_t) 0xd2200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.l\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a49faeab959c157cbae24be0715344a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a49faeab959c157cbae24be0715344a">&#9670;&nbsp;</a></span>fcvt_d_lu_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_lu_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.lu&quot;,(uint32_t) 0xd2300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.lu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;], (etiss_uint32)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7ad8c320f39857ef669263db8982e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ad8c320f39857ef669263db8982e56">&#9670;&nbsp;</a></span>fcvt_d_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.s&quot;,(uint32_t) 0x42000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aa0a060ea7b95221e082b71c5d896cefa">fconv_f2d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae241f55e1652fd47b8fc48a47e3d91f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae241f55e1652fd47b8fc48a47e3d91f7">&#9670;&nbsp;</a></span>fcvt_d_w_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_w_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.w&quot;,(uint32_t) 0xd2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acea1ba2ee2eedf2136da7b2c7c8a85d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea1ba2ee2eedf2136da7b2c7c8a85d5">&#9670;&nbsp;</a></span>fcvt_d_wu_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_wu_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.d.wu&quot;,(uint32_t) 0xd2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.d.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af8c5b2daf1958adafc6dbf6fd195771e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c5b2daf1958adafc6dbf6fd195771e">&#9670;&nbsp;</a></span>fcvt_l_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_l_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.l.d&quot;,(uint32_t) 0xc2200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.l.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a030bd3782a8256d80885785cc95be819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030bd3782a8256d80885785cc95be819">&#9670;&nbsp;</a></span>fcvt_l_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_l_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.l.s&quot;,(uint32_t) 0xc0200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.l.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]), (etiss_uint32)0, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d7931881d8e18c58ed93396fec3fc0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7931881d8e18c58ed93396fec3fc0a">&#9670;&nbsp;</a></span>fcvt_lu_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_lu_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.lu.d&quot;,(uint32_t) 0xc2300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.lu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a174afb3f3c3b1cd9b73293f9739c080a">fcvt_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b7e33a2b96486e2621bf5b36448a99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7e33a2b96486e2621bf5b36448a99b">&#9670;&nbsp;</a></span>fcvt_lu_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_lu_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.lu.s&quot;,(uint32_t) 0xc0300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.lu.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]), (etiss_uint32)1, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)res;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a223659794f6de071708a3ba91f2c2d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a223659794f6de071708a3ba91f2c2d0d">&#9670;&nbsp;</a></span>fcvt_s_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.d&quot;,(uint32_t) 0x40100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1a9c802bfb8df8277dd2bc539d264a75">fconv_d2f</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8179fd4aac9e6d880594eafd677043c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8179fd4aac9e6d880594eafd677043c7">&#9670;&nbsp;</a></span>fcvt_s_l_rd_xrs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_l_rd_xrs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.l&quot;,(uint32_t) 0xd0200053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.l\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;], (etiss_uint32)2);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c21a5392f12e770038116c4fcf26691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c21a5392f12e770038116c4fcf26691">&#9670;&nbsp;</a></span>fcvt_s_lu_rd_xrs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_lu_rd_xrs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.lu&quot;,(uint32_t) 0xd0300053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.lu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;], (etiss_uint32)3);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abd9e764d2194c412f7e2144a36cd77c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9e764d2194c412f7e2144a36cd77c3">&#9670;&nbsp;</a></span>fcvt_s_w_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_w_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.w&quot;,(uint32_t) 0xd0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ae6b180741fecbaf3cd7a529dcdada0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae6b180741fecbaf3cd7a529dcdada0">&#9670;&nbsp;</a></span>fcvt_s_wu_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_wu_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.s.wu&quot;,(uint32_t) 0xd0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.s.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaddaaaa0f39a11a9eea80cc3df4a0349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaddaaaa0f39a11a9eea80cc3df4a0349">&#9670;&nbsp;</a></span>fcvt_w_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_w_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.w.d&quot;,(uint32_t) 0xc2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.w.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9408a62a1325dc4dbe7a102623ee2dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9408a62a1325dc4dbe7a102623ee2dd8">&#9670;&nbsp;</a></span>fcvt_w_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_w_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.w.s&quot;,(uint32_t) 0xc0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.w.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0934a9f91c4c3aa0c6f1b3bebda075a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0934a9f91c4c3aa0c6f1b3bebda075a1">&#9670;&nbsp;</a></span>fcvt_wu_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_wu_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.wu.d&quot;,(uint32_t) 0xc2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.wu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd64782a78c683a75c380798d3a36ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd64782a78c683a75c380798d3a36ad">&#9670;&nbsp;</a></span>fcvt_wu_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_wu_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fcvt.wu.s&quot;,(uint32_t) 0xc0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fcvt.wu.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a40efbb255a314f113d948562196e7a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40efbb255a314f113d948562196e7a77">&#9670;&nbsp;</a></span>fdiv_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fdiv_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fdiv.d&quot;,(uint32_t) 0x1a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fdiv.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ada83279d1cc5f79292cba0f765bb9aa4">fdiv_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0443d7cfef4a6f260a9b48a28eb265be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0443d7cfef4a6f260a9b48a28eb265be">&#9670;&nbsp;</a></span>fdiv_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fdiv_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fdiv.s&quot;,(uint32_t) 0x18000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fdiv.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fdiv_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a546e9dbf106c07abc04e1813606baa71">fdiv_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af125feb1cfb4f874cbd681be936c5e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af125feb1cfb4f874cbd681be936c5e09">&#9670;&nbsp;</a></span>fence_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fence_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fence&quot;,(uint32_t) 0xf,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf000707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> succ_0=R_succ_0.read(ba);succ+=succ_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> pred_0=R_pred_0.read(ba);pred+=pred_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[0], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fence\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[0] = ((&quot;+toString(pred)+&quot; &lt;&lt; 4) | &quot;+toString(succ)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa04b334b5b6d5d33e6a2788cf6b60fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04b334b5b6d5d33e6a2788cf6b60fcf">&#9670;&nbsp;</a></span>fence_i_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fence_i_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fence_i&quot;,(uint32_t) 0x100f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fence_i\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[1] = &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a29a27a4effb6e94dac41ffa802a7857c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a27a4effb6e94dac41ffa802a7857c">&#9670;&nbsp;</a></span>feq_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> feq_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;feq.d&quot;,(uint32_t) 0xa2002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//feq.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a38261d37d8140ab166b481bcba180bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38261d37d8140ab166b481bcba180bd7">&#9670;&nbsp;</a></span>feq_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> feq_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;feq.s&quot;,(uint32_t) 0xa0002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//feq.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3cefa6d2e7a74bbce9bc34bc7f015b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cefa6d2e7a74bbce9bc34bc7f015b6">&#9670;&nbsp;</a></span>fld_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fld_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fld&quot;,(uint32_t) 0x3007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac63e705d340566bb639d72ed2c3ba43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63e705d340566bb639d72ed2c3ba43d">&#9670;&nbsp;</a></span>fle_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fle_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fle.d&quot;,(uint32_t) 0xa2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fle.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a40aab75069999ac2f0b9f0af3a8630cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40aab75069999ac2f0b9f0af3a8630cc">&#9670;&nbsp;</a></span>fle_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fle_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fle.s&quot;,(uint32_t) 0xa0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fle.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a80718c7216d635d59950dc75b0c1cbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80718c7216d635d59950dc75b0c1cbed">&#9670;&nbsp;</a></span>flt_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flt_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;flt.d&quot;,(uint32_t) 0xa2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//flt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b67e0e5cf171722cd950cc980ffc103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b67e0e5cf171722cd950cc980ffc103">&#9670;&nbsp;</a></span>flt_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flt_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;flt.s&quot;,(uint32_t) 0xa0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//flt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)2);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcmp_s((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6a11b1765122f59cfebc3e05ed32db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a11b1765122f59cfebc3e05ed32db9">&#9670;&nbsp;</a></span>flw_rd_imm_xrs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flw_rd_imm_xrs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;flw&quot;,(uint32_t) 0x2007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//flw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d0c75bb9c1375fd2aa33acb3b67cdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0c75bb9c1375fd2aa33acb3b67cdd0">&#9670;&nbsp;</a></span>fmadd_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmadd_d_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmadd.d&quot;,(uint32_t) 0x2000043,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)0, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5222b18390eadf8d400926dbc9be0e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5222b18390eadf8d400926dbc9be0e63">&#9670;&nbsp;</a></span>fmadd_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmadd_s_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmadd.s&quot;,(uint32_t) 0x43,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)0, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d6a8670d4d9d3564a1b7aedf5fd2733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6a8670d4d9d3564a1b7aedf5fd2733">&#9670;&nbsp;</a></span>fmax_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmax_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmax.d&quot;,(uint32_t) 0x2a001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmax.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3403c447a200ed5935a13365e5bd0626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3403c447a200ed5935a13365e5bd0626">&#9670;&nbsp;</a></span>fmax_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmax_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmax.s&quot;,(uint32_t) 0x28001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmax.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f2781a960a10ada5293351ef7452656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2781a960a10ada5293351ef7452656">&#9670;&nbsp;</a></span>fmin_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmin_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmin.d&quot;,(uint32_t) 0x2a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmin.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a475b8128dc544db58396b30a1f5dd068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475b8128dc544db58396b30a1f5dd068">&#9670;&nbsp;</a></span>fmin_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmin_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmin.s&quot;,(uint32_t) 0x28000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmin.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d30837293d20135abf6c7b2f7ba8833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d30837293d20135abf6c7b2f7ba8833">&#9670;&nbsp;</a></span>fmsub_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmsub_d_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmsub.d&quot;,(uint32_t) 0x2000047,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a907e46dbe82f192c22948eecf2afe5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907e46dbe82f192c22948eecf2afe5b0">&#9670;&nbsp;</a></span>fmsub_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmsub_s_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmsub.s&quot;,(uint32_t) 0x47,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)1, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a64d3699e79e205a8e441e63aed9632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a64d3699e79e205a8e441e63aed9632">&#9670;&nbsp;</a></span>fmul_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmul_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmul.d&quot;,(uint32_t) 0x12000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmul.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aeaa50581dbb4d5db6e7606df7ff3581f">fmul_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bb928ed5294ae587b2af21de1b78ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb928ed5294ae587b2af21de1b78ba7">&#9670;&nbsp;</a></span>fmul_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmul_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmul.s&quot;,(uint32_t) 0x10000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmul.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmul_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ab14dd11bb72a941f68af72a9738d6c55">fmul_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fce5de657c871dd03c917b5dc412800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fce5de657c871dd03c917b5dc412800">&#9670;&nbsp;</a></span>fmv_d_x_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmv_d_x_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.d.x&quot;,(uint32_t) 0xf2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.d.x\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e2b45797f88f3bb785312c481fa563c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2b45797f88f3bb785312c481fa563c">&#9670;&nbsp;</a></span>fmv_w_x_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmv_w_x_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.w.x&quot;,(uint32_t) 0xf0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.w.x\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b4c3b70c32daf835cb8e41a525ffbc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4c3b70c32daf835cb8e41a525ffbc1">&#9670;&nbsp;</a></span>fmv_x_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmv_x_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.x.d&quot;,(uint32_t) 0xe2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.x.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a070bb5d7216aa60d61fa63ea685cfb56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070bb5d7216aa60d61fa63ea685cfb56">&#9670;&nbsp;</a></span>fmv_x_w_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmv_x_w_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fmv.x.w&quot;,(uint32_t) 0xe0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fmv.x.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a16def6e9c5bc4c5cef47656a49881586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16def6e9c5bc4c5cef47656a49881586">&#9670;&nbsp;</a></span>fnmadd_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmadd_d_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmadd.d&quot;,(uint32_t) 0x200004f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b6aeaf738a0badfbb3bd66d930dbe2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6aeaf738a0badfbb3bd66d930dbe2d">&#9670;&nbsp;</a></span>fnmadd_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmadd_s_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmadd.s&quot;,(uint32_t) 0x4f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)2, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9db872cf542720aad277a58fea699ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9db872cf542720aad277a58fea699ae">&#9670;&nbsp;</a></span>fnmsub_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmsub_d_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmsub.d&quot;,(uint32_t) 0x200004b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aebe55204223bd0ca3a0791c95efc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aebe55204223bd0ca3a0791c95efc52">&#9670;&nbsp;</a></span>fnmsub_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmsub_s_rd_frs1_frs2_frs3(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fnmsub.s&quot;,(uint32_t) 0x4b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fnmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)3, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6022d4898824807be7c9982301ed1c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6022d4898824807be7c9982301ed1c01">&#9670;&nbsp;</a></span>fsd_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsd_rs2_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsd&quot;,(uint32_t) 0x3027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ac4c8d9d9f298d2b69a66298d0edf3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac4c8d9d9f298d2b69a66298d0edf3c">&#9670;&nbsp;</a></span>fsgnj_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnj_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnj.d&quot;,(uint32_t) 0x22000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnj.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a583fe98511696324d8083d30f5cd883b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583fe98511696324d8083d30f5cd883b">&#9670;&nbsp;</a></span>fsgnj_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnj_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnj.s&quot;,(uint32_t) 0x20000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnj.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV64*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac223382a9ed0346a8fe8367677e6e2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac223382a9ed0346a8fe8367677e6e2dc">&#9670;&nbsp;</a></span>fsgnjn_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjn_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjn.d&quot;,(uint32_t) 0x22001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjn.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | (~(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1))&amp;0xffffffffffffffff;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a328d4f0b95aa64414c6d0b19a855b514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328d4f0b95aa64414c6d0b19a855b514">&#9670;&nbsp;</a></span>fsgnjn_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjn_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjn.s&quot;,(uint32_t) 0x20001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjn.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV64*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (~((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648))&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (~frs2 &amp; -2147483648))&amp;0xffffffff;\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d545c2fa94ba89d4987ec796dd014b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d545c2fa94ba89d4987ec796dd014b5">&#9670;&nbsp;</a></span>fsgnjx_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjx_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjx.d&quot;,(uint32_t) 0x22002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjx.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;res = ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) ^ ((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2f03c9733caa6d3106e2c8eacc60f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f03c9733caa6d3106e2c8eacc60f87">&#9670;&nbsp;</a></span>fsgnjx_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjx_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsgnjx.s&quot;,(uint32_t) 0x20002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsgnjx.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((RISCV64*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] ^ (((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = (frs1 ^ (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5be59e42d7c924b03000407e1e3db870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be59e42d7c924b03000407e1e3db870">&#9670;&nbsp;</a></span>fsqrt_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsqrt_d_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsqrt.d&quot;,(uint32_t) 0x5a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsqrt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1703f294057a822f960323c7cef7213a">fsqrt_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4abc7e069e72c2fe287ef00a46a65351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4abc7e069e72c2fe287ef00a46a65351">&#9670;&nbsp;</a></span>fsqrt_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsqrt_s_rd_frs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsqrt.s&quot;,(uint32_t) 0x58000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsqrt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsqrt_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a31752a4cd25952b556e6e4e469c9254d">fsqrt_s</a>(frs1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a23de5ff70da3c5cf39e2b3421298e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23de5ff70da3c5cf39e2b3421298e8ae">&#9670;&nbsp;</a></span>fsub_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsub_d_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsub.d&quot;,(uint32_t) 0xa000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf0fb3961f9a2dd2c91568f72f069952">fsub_d</a>((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2caaa58cadcfc3a02be9b53ba4af8f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2caaa58cadcfc3a02be9b53ba4af8f72">&#9670;&nbsp;</a></span>fsub_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsub_s_rd_frs1_frs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsub.s&quot;,(uint32_t) 0x8000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsub_s(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV64*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a892d1c1c4304113d2644bc24aa4a63b9">fsub_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c68d387de6472820c1efadcea0e0cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c68d387de6472820c1efadcea0e0cf2">&#9670;&nbsp;</a></span>fsw_rs2_imm_xrs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsw_rs2_imm_xrs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;fsw&quot;,(uint32_t) 0x2027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//fsw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a8a8eb5f66bc30e9490db135c3e8c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8a8eb5f66bc30e9490db135c3e8c1b">&#9670;&nbsp;</a></span>jal_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> jal_rd_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;jal&quot;,(uint32_t) 0x6f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_20=R_imm_20.read(ba);imm+=imm_20&lt;&lt; 20;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//jal\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100000)&gt;&gt;20 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4292870144;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a76cc9927b3183b621147a375e65d1229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76cc9927b3183b621147a375e65d1229">&#9670;&nbsp;</a></span>jalr_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> jalr_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;jalr&quot;,(uint32_t) 0x67,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> new_pc = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;new_pc = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (new_pc &amp; ~1)&amp;0xffffffffffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a566daa0691bfbdbe5597c1e2e0a67a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566daa0691bfbdbe5597c1e2e0a67a31">&#9670;&nbsp;</a></span>lb_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lb_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lb&quot;,(uint32_t) 0x3,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a00efed317cddf48502c2161d1f056b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00efed317cddf48502c2161d1f056b9c">&#9670;&nbsp;</a></span>lbu_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lbu_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lbu&quot;,(uint32_t) 0x4003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lbu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9172a41f198ecf7fc9350e0713c1d602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9172a41f198ecf7fc9350e0713c1d602">&#9670;&nbsp;</a></span>ld_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ld_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ld&quot;,(uint32_t) 0x3003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a84f9eae9ad15be6f14b1d9733d483213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f9eae9ad15be6f14b1d9733d483213">&#9670;&nbsp;</a></span>lh_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lh_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lh&quot;,(uint32_t) 0x1003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1163472fb84cd2ed53bfcebbabb0237b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1163472fb84cd2ed53bfcebbabb0237b">&#9670;&nbsp;</a></span>lhu_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lhu_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lhu&quot;,(uint32_t) 0x5003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a919739e76182c378cba4729f9391c5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919739e76182c378cba4729f9391c5dc">&#9670;&nbsp;</a></span>lr_d_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lr_d_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lr.d&quot;,(uint32_t) 0x1000302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lr.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c6494acdd3629237a85fa1e2c48308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c6494acdd3629237a85fa1e2c48308">&#9670;&nbsp;</a></span>lr_w_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lr_w_rd_rs1(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lr.w&quot;,(uint32_t) 0x1000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lr.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af88f6be7c1e049f178969f48f18f4350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88f6be7c1e049f178969f48f18f4350">&#9670;&nbsp;</a></span>lui_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lui_rd_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lui&quot;,(uint32_t) 0x37,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x80000000)&gt;&gt;31 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a66c670e43f44eff383c286ea1e11f106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c670e43f44eff383c286ea1e11f106">&#9670;&nbsp;</a></span>lw_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lw_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lw&quot;,(uint32_t) 0x2003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a59926c968f84658063515e0f2a506d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59926c968f84658063515e0f2a506d32">&#9670;&nbsp;</a></span>lwu_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lwu_rd_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;lwu&quot;,(uint32_t) 0x6003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//lwu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a91e78467d6bba93e7693239fba8a65f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e78467d6bba93e7693239fba8a65f3">&#9670;&nbsp;</a></span>mret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mret_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mret&quot;,(uint32_t) 0x30200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x1800)&gt;&gt;11;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] ^= (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x1800);\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x80)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768] &amp; 0x8);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[833];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0]= ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a179e0e02dbef3ee517a3c69c96e09fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179e0e02dbef3ee517a3c69c96e09fbc">&#9670;&nbsp;</a></span>mul_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mul_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mul&quot;,(uint32_t) 0x2000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mul\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a00cbce7efc8a3f3ad6b8eecb6ace3fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cbce7efc8a3f3ad6b8eecb6ace3fe8">&#9670;&nbsp;</a></span>mulh_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulh_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulh&quot;,(uint32_t) 0x2001033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)(res &gt;&gt; 64);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b909e4480ff2981567bad3466fb601f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b909e4480ff2981567bad3466fb601f">&#9670;&nbsp;</a></span>mulhsu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulhsu_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulhsu&quot;,(uint32_t) 0x2002033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulhsu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)(res &gt;&gt; 64);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c4f48f678338effd51f556f17480f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4f48f678338effd51f556f17480f4a">&#9670;&nbsp;</a></span>mulhu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulhu_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulhu&quot;,(uint32_t) 0x2003033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint64)(res &gt;&gt; 64);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac854c6eb8e22d7f581c2a0a563ee30dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac854c6eb8e22d7f581c2a0a563ee30dd">&#9670;&nbsp;</a></span>mulw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;mulw&quot;,(uint32_t) 0x200003b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//mulw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) * (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3cbcb0f931c67d339a80c0b516a44b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cbcb0f931c67d339a80c0b516a44b5">&#9670;&nbsp;</a></span>or_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> or_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;or&quot;,(uint32_t) 0x6033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] | *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a43236e6b0e3cdbf531dc4b1713ae1f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43236e6b0e3cdbf531dc4b1713ae1f15">&#9670;&nbsp;</a></span>ori_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ori_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;ori&quot;,(uint32_t) 0x6013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//ori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 | imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a08286409fe58dffb36e6ecb36f8469c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08286409fe58dffb36e6ecb36f8469c8">&#9670;&nbsp;</a></span>reg_name</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* const reg_name[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCV64Arch_8cpp_source.html#l00252">252</a> of file <a class="el" href="RISCV64Arch_8cpp_source.html">RISCV64Arch.cpp</a>.</p>

</div>
</div>
<a id="a74a830adf0ad75a4655d77387a8bcf25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a830adf0ad75a4655d77387a8bcf25">&#9670;&nbsp;</a></span>rem_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> rem_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;rem&quot;,(uint32_t) 0x2006033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//rem\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 64 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_1 % (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce7bc2b9f0c531adff4845832121228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce7bc2b9f0c531adff4845832121228">&#9670;&nbsp;</a></span>remu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> remu_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;remu&quot;,(uint32_t) 0x2007033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//remu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] % *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a075e936b2bae7c1812e68f25d33405f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075e936b2bae7c1812e68f25d33405f2">&#9670;&nbsp;</a></span>remuw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> remuw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;remuw&quot;,(uint32_t) 0x200703b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//remuw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) % (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4646b202645406f20e6f6d979262f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4646b202645406f20e6f6d979262f8d">&#9670;&nbsp;</a></span>remw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> remw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;remw&quot;,(uint32_t) 0x200603b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//remw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; 31);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_2 = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 % (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_2;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_3 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_3 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_3;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8813150e2f3d25c7d49a15b6de49d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8813150e2f3d25c7d49a15b6de49d90">&#9670;&nbsp;</a></span>sb_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sb_rs2_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sb&quot;,(uint32_t) 0x23,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 1 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8a63e058fde38e4c84d4f11805862a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a63e058fde38e4c84d4f11805862a9">&#9670;&nbsp;</a></span>sc_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sc_d_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sc.d&quot;,(uint32_t) 0x1800302f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sc.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(offs == ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 1;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9027b2a9aa17fa7b1752b520d626006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9027b2a9aa17fa7b1752b520d626006">&#9670;&nbsp;</a></span>sc_w_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sc_w_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sc.w&quot;,(uint32_t) 0x1800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sc.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(offs == ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 1;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ead386215f563d79d68932ac43577b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ead386215f563d79d68932ac43577b3">&#9670;&nbsp;</a></span>sd_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sd_rs2_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sd&quot;,(uint32_t) 0x3023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a47799967256659f28a559f098295c742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47799967256659f28a559f098295c742">&#9670;&nbsp;</a></span>sfence_vma_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sfence_vma_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sfence.vma&quot;,(uint32_t) 0x12000073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe007fff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[3], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sfence.vma\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[2] = &quot;+toString(rs1)+&quot;;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;FENCE[3] = &quot;+toString(rs2)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4324e7f8e80feecdab9d1e24f6cd245f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4324e7f8e80feecdab9d1e24f6cd245f">&#9670;&nbsp;</a></span>sh_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sh_rs2_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sh&quot;,(uint32_t) 0x1023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 2 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a22cdf56795bd5d26c73e6ce37f72e3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22cdf56795bd5d26c73e6ce37f72e3e2">&#9670;&nbsp;</a></span>sll_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sll_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sll&quot;,(uint32_t) 0x1033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sll\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 64 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb5bf8982fd756565a78a29a683887b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb5bf8982fd756565a78a29a683887b">&#9670;&nbsp;</a></span>slli_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slli_rd_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slli&quot;,(uint32_t) 0x1013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfc00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(25, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a79b543a397b0bc8c4a552ab9ee23a243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b543a397b0bc8c4a552ab9ee23a243">&#9670;&nbsp;</a></span>slliw_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slliw_rd_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slliw&quot;,(uint32_t) 0x101b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slliw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9691ab4e3ca6ba4eb3f4b8c654c90c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9691ab4e3ca6ba4eb3f4b8c654c90c0f">&#9670;&nbsp;</a></span>sllw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sllw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sllw&quot;,(uint32_t) 0x103b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sllw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> count = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mask = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;mask = 31;\n&quot; &quot;count = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) &amp; mask);\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &lt;&lt; count);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c0fde9724e91d600f8d3c2d06888bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c0fde9724e91d600f8d3c2d06888bc">&#9670;&nbsp;</a></span>slt_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slt_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slt&quot;,(uint32_t) 0x2033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2696ac92dbee1532d32f9ab1adcc5d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2696ac92dbee1532d32f9ab1adcc5d0e">&#9670;&nbsp;</a></span>slti_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slti_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;slti&quot;,(uint32_t) 0x2013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//slti\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_1 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a63504e6f34462537cf83d9235e0d49c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63504e6f34462537cf83d9235e0d49c2">&#9670;&nbsp;</a></span>sltiu_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sltiu_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sltiu&quot;,(uint32_t) 0x3013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sltiu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> full_imm = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;full_imm = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint64)full_imm)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a95272eb353ccce303f549e7bd09686d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95272eb353ccce303f549e7bd09686d1">&#9670;&nbsp;</a></span>sltu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sltu_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sltu&quot;,(uint32_t) 0x3033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint64)*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a625202afafa0a15d244e9f66620fe4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625202afafa0a15d244e9f66620fe4dc">&#9670;&nbsp;</a></span>sra_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sra_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sra&quot;,(uint32_t) 0x40005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sra\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 &gt;&gt; (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 64 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a258ec79d552f1331725176ff1f288219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258ec79d552f1331725176ff1f288219">&#9670;&nbsp;</a></span>srai_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srai_rd_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srai&quot;,(uint32_t) 0x40005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfc00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(25, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa590e38fc45eecf5d70ceccb4bf50656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa590e38fc45eecf5d70ceccb4bf50656">&#9670;&nbsp;</a></span>sraiw_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sraiw_rd_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sraiw&quot;,(uint32_t) 0x4000501b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sraiw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;sh_val = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a384ec80c1c2798f6dfa39606416a7edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384ec80c1c2798f6dfa39606416a7edf">&#9670;&nbsp;</a></span>sraw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sraw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sraw&quot;,(uint32_t) 0x4000503b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sraw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> count = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mask = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;mask = 31;\n&quot; &quot;count = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) &amp; mask);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;sh_val = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &gt;&gt; count);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad626752b52c446d61950b4b314aca623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad626752b52c446d61950b4b314aca623">&#9670;&nbsp;</a></span>sret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sret_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sret&quot;,(uint32_t) 0x10200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x100)&gt;&gt;8;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] ^= (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x100);\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x20)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256] &amp; 0x2);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[321];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0]=((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f3af4c6424161ca76afda2f894b00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f3af4c6424161ca76afda2f894b00f">&#9670;&nbsp;</a></span>srl_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srl_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srl&quot;,(uint32_t) 0x5033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srl\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 64 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a07b6513e55a4ce283cf40f00e1085215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b6513e55a4ce283cf40f00e1085215">&#9670;&nbsp;</a></span>srli_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srli_rd_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srli&quot;,(uint32_t) 0x5013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfc00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(25, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a677a4546bdfc22024c43e17faf964849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677a4546bdfc22024c43e17faf964849">&#9670;&nbsp;</a></span>srliw_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srliw_rd_rs1_shamt(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srliw&quot;,(uint32_t) 0x501b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srliw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e00fb2adbb5a7ee89d22bf16538352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e00fb2adbb5a7ee89d22bf16538352">&#9670;&nbsp;</a></span>srlw_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srlw_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;srlw&quot;,(uint32_t) 0x503b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//srlw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> sh_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> count = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mask = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;mask = 31;\n&quot; &quot;count = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff) &amp; mask);\n&quot; &quot;sh_val = ((*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) &gt;&gt; count);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = sh_val; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f3abc10a6886648b48fda2a0cbfffa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f3abc10a6886648b48fda2a0cbfffa0">&#9670;&nbsp;</a></span>sub_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sub_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sub&quot;,(uint32_t) 0x40000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] - *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5edb995ae6c9291d99bd524aa32064b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5edb995ae6c9291d99bd524aa32064b">&#9670;&nbsp;</a></span>subw_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> subw_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;subw&quot;,(uint32_t) 0x4000003b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//subw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff) - (*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = res; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int64)cast_0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a00faa6b22822e51cfc0de89b1a06a17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00faa6b22822e51cfc0de89b1a06a17a">&#9670;&nbsp;</a></span>sw_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sw_rs2_imm_rs1_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;sw&quot;,(uint32_t) 0x2023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 8 + ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af7c424c795994cc9a38b10f626712ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c424c795994cc9a38b10f626712ba3">&#9670;&nbsp;</a></span>uret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> uret_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;uret&quot;,(uint32_t) 0x200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//uret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[3088] = 0;\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0] &amp; 0x10)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0] &amp; 0x1);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[65];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7d1beee0c0133802f528fa4eae62cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d1beee0c0133802f528fa4eae62cd7">&#9670;&nbsp;</a></span>wfi_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> wfi_(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;wfi&quot;,(uint32_t) 0x10500073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//wfi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b56e0cbfb9a646daf3e84e41a79415a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b56e0cbfb9a646daf3e84e41a79415a">&#9670;&nbsp;</a></span>xor_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> xor_rd_rs1_rs2(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;xor&quot;,(uint32_t) 0x4033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 64);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV64*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] ^ *((RISCV64*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f440b02dec749491ae516da603519db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f440b02dec749491ae516da603519db">&#9670;&nbsp;</a></span>xori_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> xori_rd_rs1_imm(<a class="el" href="RISCV64ArchSpecificImp_8h.html#abf5d10d889e572c074e5e59c171b4ce6">ISA32_RISCV64</a>, &quot;xori&quot;,(uint32_t) 0x4013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 64);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 64);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 64);partInit.code()=std::string(&quot;//xori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967295;\n&quot; &quot;imm_extended = (imm_extended &lt;&lt; 32);\n&quot; &quot;imm_extended = imm_extended + 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = *((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV64.html">RISCV64</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int64)cast_0 ^ imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:21 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
