##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for VGA_CLK
		4.3::Critical Path Report for spi_oled_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
		5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
		5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK          | Frequency: 82.59 MHz  | Target: 65.14 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK       | N/A                   | Target: 65.14 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 65.14 MHz  | 
Clock: VGA_CLK            | Frequency: 64.96 MHz  | Target: 8.14 MHz   | 
Clock: clk_timer          | N/A                   | Target: 0.01 MHz   | 
Clock: clk_timer(routed)  | N/A                   | Target: 0.01 MHz   | 
Clock: spi_oled_IntClock  | Frequency: 67.01 MHz  | Target: 32.57 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          15350.9          3243        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          VGA_CLK            15350.9          7470        N/A              N/A         N/A              N/A         N/A              N/A         
VGA_CLK            VGA_CLK            122807           107413      N/A              N/A         N/A              N/A         N/A              N/A         
spi_oled_IntClock  spi_oled_IntClock  30701.8          15780       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase     
--------------------  ------------  -------------------  
HSYNC_OUT(0)_PAD      26296         VGA_CLK:R            
VGA(0)_PAD            34174         VGA_CLK:R            
VSYNC_OUT(0)_PAD      25853         VGA_CLK:R            
pin_oled_clk(0)_PAD   23556         spi_oled_IntClock:R  
pin_oled_cs(0)_PAD    25819         spi_oled_IntClock:R  
pin_oled_mosi(0)_PAD  23683         spi_oled_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 82.59 MHz | Target: 65.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3243  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2768   3978   3243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for VGA_CLK
*************************************
Clock: VGA_CLK
Frequency: 64.96 MHz | Target: 8.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107413p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11164  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11164  107413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for spi_oled_IntClock
***********************************************
Clock: spi_oled_IntClock
Frequency: 67.01 MHz | Target: 32.57 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15780p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2   count7cell      1940   1940  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_2  macrocell2      4488   6428  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9778  15780  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   2294  12072  15780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3243  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2768   3978   3243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7470  RISE       1
cydff_1/main_0                   macrocell17    2321   4371   7470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell17         0      0  RISE       1


5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107413p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11164  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11164  107413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15780p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2   count7cell      1940   1940  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_2  macrocell2      4488   6428  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9778  15780  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   2294  12072  15780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3243  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2768   3978   3243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7470  RISE       1
cydff_1/main_0                   macrocell17    2321   4371   7470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/clk_en
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 9266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3243  RISE       1
\random:sC8:PRSdp:u0\/clk_en      datapathcell1   2775   3985   9266  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15780p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2   count7cell      1940   1940  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_2  macrocell2      4488   6428  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9778  15780  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   2294  12072  15780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:TxStsReg\/status_0
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 15823p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14379
-------------------------------------   ----- 
End-of-path arrival time (ps)           14379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q           macrocell21    1250   1250  15823  RISE       1
\spi_oled:BSPIM:tx_status_0\/main_0  macrocell3     6123   7373  15823  RISE       1
\spi_oled:BSPIM:tx_status_0\/q       macrocell3     3350  10723  15823  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_0   statusicell1   3656  14379  15823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:RxStsReg\/status_6
Capture Clock  : \spi_oled:BSPIM:RxStsReg\/clock
Path slack     : 16584p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13618
-------------------------------------   ----- 
End-of-path arrival time (ps)           13618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell     1940   1940  15780  RISE       1
\spi_oled:BSPIM:rx_status_6\/main_2  macrocell5     5452   7392  16584  RISE       1
\spi_oled:BSPIM:rx_status_6\/q       macrocell5     3350  10742  16584  RISE       1
\spi_oled:BSPIM:RxStsReg\/status_6   statusicell2   2875  13618  16584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:RxStsReg\/clock                            statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:TxStsReg\/status_3
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 17522p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2   count7cell     1940   1940  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_2  macrocell2     4488   6428  15780  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2     3350   9778  15780  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_3    statusicell1   2902  12679  17522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 18467p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q            macrocell21     1250   1250  15823  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   4975   6225  18467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:load_cond\/main_5
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 18910p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15780  RISE       1
\spi_oled:BSPIM:load_cond\/main_5    macrocell24   6341   8281  18910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_16001/main_4
Capture Clock  : Net_16001/clock_0
Path slack     : 18917p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  18917  RISE       1
Net_16001/main_4                    macrocell20     2915   8275  18917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_0
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 19094p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q        macrocell21   1250   1250  15823  RISE       1
\spi_oled:BSPIM:ld_ident\/main_0  macrocell25   6848   8098  19094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16002/main_1
Capture Clock  : Net_16002/clock_0
Path slack     : 19110p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  15823  RISE       1
Net_16002/main_1            macrocell18   6831   8081  19110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_0\/main_3
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 19118p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8074
-------------------------------------   ---- 
End-of-path arrival time (ps)           8074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19118  RISE       1
\spi_oled:BSPIM:state_0\/main_3              macrocell23     4494   8074  19118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_1\/main_5
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 19332p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15780  RISE       1
\spi_oled:BSPIM:state_1\/main_5      macrocell22   5920   7860  19332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19575p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q            macrocell23     1250   1250  17470  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   3866   5116  19575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16001/main_1
Capture Clock  : Net_16001/clock_0
Path slack     : 19818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  15823  RISE       1
Net_16001/main_1            macrocell20   6123   7373  19818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : Net_16001/main_7
Capture Clock  : Net_16001/clock_0
Path slack     : 19831p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15780  RISE       1
Net_16001/main_7                     macrocell20   5421   7361  19831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:ld_ident\/main_5
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 19844p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15780  RISE       1
\spi_oled:BSPIM:ld_ident\/main_5     macrocell25   5408   7348  19844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 20007p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q            macrocell22     1250   1250  17596  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   3435   4685  20007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_0
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20099p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q         macrocell21   1250   1250  15823  RISE       1
\spi_oled:BSPIM:load_cond\/main_0  macrocell24   5843   7093  20099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16003/main_1
Capture Clock  : Net_16003/clock_0
Path slack     : 20108p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  15823  RISE       1
Net_16003/main_1            macrocell19   5834   7084  20108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:load_cond\/main_6
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  17126  RISE       1
\spi_oled:BSPIM:load_cond\/main_6    macrocell24   4958   6898  20294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_1
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20370p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q         macrocell22   1250   1250  17596  RISE       1
\spi_oled:BSPIM:load_cond\/main_1  macrocell24   5571   6821  20370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16003/main_2
Capture Clock  : Net_16003/clock_0
Path slack     : 20380p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  17596  RISE       1
Net_16003/main_2            macrocell19   5562   6812  20380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:load_cond\/main_7
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17444  RISE       1
\spi_oled:BSPIM:load_cond\/main_7    macrocell24   4641   6581  20611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:load_cond\/main_3
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20618p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  17449  RISE       1
\spi_oled:BSPIM:load_cond\/main_3    macrocell24   4634   6574  20618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:load_cond\/main_4
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20632p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17462  RISE       1
\spi_oled:BSPIM:load_cond\/main_4    macrocell24   4620   6560  20632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_2\/main_5
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 20764p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15780  RISE       1
\spi_oled:BSPIM:state_2\/main_5      macrocell21   4488   6428  20764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_2\/main_8
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 20991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19118  RISE       1
\spi_oled:BSPIM:state_2\/main_8              macrocell21     2620   6200  20991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_1\/main_8
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 21003p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19118  RISE       1
\spi_oled:BSPIM:state_1\/main_8              macrocell22     2609   6189  21003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_0\/main_0
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 21164p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  15823  RISE       1
\spi_oled:BSPIM:state_0\/main_0  macrocell23   4778   6028  21164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_2
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21182p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q        macrocell23   1250   1250  17470  RISE       1
\spi_oled:BSPIM:ld_ident\/main_2  macrocell25   4760   6010  21182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : Net_16001/main_8
Capture Clock  : Net_16001/clock_0
Path slack     : 21232p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  17126  RISE       1
Net_16001/main_8                     macrocell20   4020   5960  21232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:ld_ident\/main_6
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21245p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  17126  RISE       1
\spi_oled:BSPIM:ld_ident\/main_6     macrocell25   4007   5947  21245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : Net_16001/main_6
Capture Clock  : Net_16001/clock_0
Path slack     : 21407p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17462  RISE       1
Net_16001/main_6                     macrocell20   3845   5785  21407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:ld_ident\/main_4
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21425p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17462  RISE       1
\spi_oled:BSPIM:ld_ident\/main_4     macrocell25   3826   5766  21425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_0\/main_1
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 21433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  17596  RISE       1
\spi_oled:BSPIM:state_0\/main_1  macrocell23   4509   5759  21433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16002/main_3
Capture Clock  : Net_16002/clock_0
Path slack     : 21460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  17470  RISE       1
Net_16002/main_3            macrocell18   4482   5732  21460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_1
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q        macrocell22   1250   1250  17596  RISE       1
\spi_oled:BSPIM:ld_ident\/main_1  macrocell25   4481   5731  21460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16001/main_3
Capture Clock  : Net_16001/clock_0
Path slack     : 21465p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  17470  RISE       1
Net_16001/main_3            macrocell20   4476   5726  21465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : Net_16001/main_9
Capture Clock  : Net_16001/clock_0
Path slack     : 21558p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17444  RISE       1
Net_16001/main_9                     macrocell20   3694   5634  21558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : Net_16001/main_5
Capture Clock  : Net_16001/clock_0
Path slack     : 21566p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  17449  RISE       1
Net_16001/main_5                     macrocell20   3686   5626  21566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:ld_ident\/main_7
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21570p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17444  RISE       1
\spi_oled:BSPIM:ld_ident\/main_7     macrocell25   3682   5622  21570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16002/main_2
Capture Clock  : Net_16002/clock_0
Path slack     : 21572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  17596  RISE       1
Net_16002/main_2            macrocell18   4370   5620  21572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:ld_ident\/main_3
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21575p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  17449  RISE       1
\spi_oled:BSPIM:ld_ident\/main_3     macrocell25   3677   5617  21575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16001/main_2
Capture Clock  : Net_16001/clock_0
Path slack     : 21592p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  17596  RISE       1
Net_16001/main_2            macrocell20   4350   5600  21592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_1\/main_0
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  15823  RISE       1
\spi_oled:BSPIM:state_1\/main_0  macrocell22   3854   5104  22088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_0
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 22088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q          macrocell21   1250   1250  15823  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_0  macrocell26   3854   5104  22088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_2\/main_0
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22092p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  15823  RISE       1
\spi_oled:BSPIM:state_2\/main_0  macrocell21   3850   5100  22092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_2\/main_2
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  17470  RISE       1
\spi_oled:BSPIM:state_2\/main_2  macrocell21   3832   5082  22109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_2\/main_6
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22111p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  17126  RISE       1
\spi_oled:BSPIM:state_2\/main_6      macrocell21   3141   5081  22111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_1\/main_6
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22134p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  17126  RISE       1
\spi_oled:BSPIM:state_1\/main_6      macrocell22   3118   5058  22134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16003/q
Path End       : Net_16003/main_0
Capture Clock  : Net_16003/clock_0
Path slack     : 22224p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16003/q       macrocell19   1250   1250  22224  RISE       1
Net_16003/main_0  macrocell19   3718   4968  22224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:state_2\/main_9
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22245p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q      macrocell25   1250   1250  22245  RISE       1
\spi_oled:BSPIM:state_2\/main_9  macrocell21   3697   4947  22245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:state_1\/main_9
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22254p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q      macrocell25   1250   1250  22245  RISE       1
\spi_oled:BSPIM:state_1\/main_9  macrocell22   3688   4938  22254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_2
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q         macrocell23   1250   1250  17470  RISE       1
\spi_oled:BSPIM:load_cond\/main_2  macrocell24   3675   4925  22267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16003/main_3
Capture Clock  : Net_16003/clock_0
Path slack     : 22279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  17470  RISE       1
Net_16003/main_3            macrocell19   3663   4913  22279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_1\/main_1
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22360p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  17596  RISE       1
\spi_oled:BSPIM:state_1\/main_1  macrocell22   3582   4832  22360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_1
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 22360p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q          macrocell22   1250   1250  17596  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_1  macrocell26   3582   4832  22360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_2\/main_1
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22360p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  17596  RISE       1
\spi_oled:BSPIM:state_2\/main_1  macrocell21   3582   4832  22360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_2\/main_7
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17444  RISE       1
\spi_oled:BSPIM:state_2\/main_7      macrocell21   2823   4763  22429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_1\/main_4
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17462  RISE       1
\spi_oled:BSPIM:state_1\/main_4      macrocell22   2819   4759  22433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_2\/main_3
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22434p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  17449  RISE       1
\spi_oled:BSPIM:state_2\/main_3      macrocell21   2818   4758  22434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16001/q
Path End       : Net_16001/main_0
Capture Clock  : Net_16001/clock_0
Path slack     : 22439p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16001/q       macrocell20   1250   1250  22439  RISE       1
Net_16001/main_0  macrocell20   3503   4753  22439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_1\/main_3
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22443p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  17449  RISE       1
\spi_oled:BSPIM:state_1\/main_3      macrocell22   2809   4749  22443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_2\/main_4
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22446p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17462  RISE       1
\spi_oled:BSPIM:state_2\/main_4      macrocell21   2806   4746  22446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_1\/main_7
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22450p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17444  RISE       1
\spi_oled:BSPIM:state_1\/main_7      macrocell22   2802   4742  22450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16002/q
Path End       : Net_16002/main_0
Capture Clock  : Net_16002/clock_0
Path slack     : 22480p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16002/q       macrocell18   1250   1250  22480  RISE       1
Net_16002/main_0  macrocell18   3462   4712  22480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_1\/main_2
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22548p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  17470  RISE       1
\spi_oled:BSPIM:state_1\/main_2  macrocell22   3394   4644  22548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_2
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 22548p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q          macrocell23   1250   1250  17470  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_2  macrocell26   3394   4644  22548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:BitCounter\/enable
Capture Clock  : \spi_oled:BSPIM:BitCounter\/clock
Path slack     : 22767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -4060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     26642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell26   1250   1250  22767  RISE       1
\spi_oled:BSPIM:BitCounter\/enable  count7cell    2625   3875  22767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_0\/main_2
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 23330p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  17470  RISE       1
\spi_oled:BSPIM:state_0\/main_2  macrocell23   2611   3861  23330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_3
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 23332p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell26   1250   1250  22767  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_3  macrocell26   2610   3860  23332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_8
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 23347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q       macrocell25   1250   1250  22245  RISE       1
\spi_oled:BSPIM:ld_ident\/main_8  macrocell25   2595   3845  23347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : Net_16001/main_10
Capture Clock  : Net_16001/clock_0
Path slack     : 23347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q  macrocell25   1250   1250  22245  RISE       1
Net_16001/main_10            macrocell20   2595   3845  23347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:load_cond\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_8
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 23683p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:load_cond\/q       macrocell24   1250   1250  23683  RISE       1
\spi_oled:BSPIM:load_cond\/main_8  macrocell24   2259   3509  23683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107413p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11164  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11164  107413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 110713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  110713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 110715p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2532   6032  110715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 111187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  108411  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4310   5560  111187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q        macrocell12     1250   1250  111240  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   4257   5507  111240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111671p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  111671  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2786   5076  111671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 111711p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  108411  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3786   5036  111711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111855p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  111855  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2602   4892  111855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 111960p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  111960  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell3   7497   8747  111960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  111971  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3526   4776  111971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  112175  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2282   4572  112175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  111960  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell4   6953   8203  112504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VSYNC:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 112504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                             macrocell7     1250   1250  111960  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell4   6953   8203  112504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 112504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                           macrocell7    1250   1250  111960  RISE       1
\VERT:PWMUDB:runmode_enable\/clk_en  macrocell9    6953   8203  112504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_923/clk_en
Capture Clock  : Net_923/clock_0
Path slack     : 112504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_1700/q      macrocell7    1250   1250  111960  RISE       1
Net_923/clk_en  macrocell10   6953   8203  112504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:trig_last\/clk_en
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 112504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                       macrocell7    1250   1250  111960  RISE       1
\VSYNC:PWMUDB:trig_last\/clk_en  macrocell11   6953   8203  112504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 112504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell7    1250   1250  111960  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clk_en  macrocell12   6953   8203  112504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  112692  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2805   4055  112692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1730/main_0
Capture Clock  : Net_1730/clock_0
Path slack     : 113231p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  111240  RISE       1
Net_1730/main_0                  macrocell13   4816   6066  113231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_923/main_1
Capture Clock  : Net_923/clock_0
Path slack     : 113315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  113315  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  113315  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  113315  RISE       1
Net_923/main_1                        macrocell10     2232   5982  113315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 113555p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q       macrocell15   1250   1250  111971  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_3  macrocell15   4492   5742  113555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 113644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell5   2290   2290  111855  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_4  macrocell12     3363   5653  113644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114069p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                             macrocell8    1250   1250  114069  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_0  macrocell15   3978   5228  114069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1731/main_0
Capture Clock  : Net_1731/clock_0
Path slack     : 114118p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  111971  RISE       1
Net_1731/main_0                  macrocell16   3929   5179  114118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114208p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell6   2290   2290  111671  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_4  macrocell15     2799   5089  114208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 114213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  111960  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell5   5244   6494  114213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_1730/clk_en
Capture Clock  : Net_1730/clock_0
Path slack     : 114213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1700/q       macrocell7    1250   1250  111960  RISE       1
Net_1730/clk_en  macrocell13   5244   6494  114213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VERT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 114436p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  114436  RISE       1
\VERT:PWMUDB:runmode_enable\/main_0      macrocell9     3651   4861  114436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1700/main_2
Capture Clock  : Net_1700/clock_0
Path slack     : 114484p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  114484  RISE       1
Net_1700/main_2                       macrocell7      2303   4813  114484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : Net_923/main_0
Capture Clock  : Net_923/clock_0
Path slack     : 114647p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  108411  RISE       1
Net_923/main_0                  macrocell10   3400   4650  114647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1700/main_1
Capture Clock  : Net_1700/clock_0
Path slack     : 114691p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   2300   2300  114691  RISE       1
Net_1700/main_1                       macrocell7      2306   4606  114691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1730/main_1
Capture Clock  : Net_1730/clock_0
Path slack     : 114694p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  114694  RISE       1
Net_1730/main_1                       macrocell13     2303   4603  114694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1731/main_1
Capture Clock  : Net_1731/clock_0
Path slack     : 114707p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  114707  RISE       1
Net_1731/main_1                       macrocell16     2290   4590  114707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \HSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 114802p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                        macrocell8    1250   1250  114069  RISE       1
\HSYNC:PWMUDB:trig_last\/main_0  macrocell14   3245   4495  114802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VERT:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 115120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell7     1250   1250  111960  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   4337   5587  115120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:trig_last\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:trig_last\/q            macrocell14   1250   1250  115143  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_2  macrocell15   2904   4154  115143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_1700/main_0
Capture Clock  : Net_1700/clock_0
Path slack     : 115249p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  112692  RISE       1
Net_1700/main_0                  macrocell7    2798   4048  115249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_584/main_0
Capture Clock  : Net_584/clock_0
Path slack     : 115249p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  112692  RISE       1
Net_584/main_0                   macrocell8    2798   4048  115249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q       macrocell12   1250   1250  111240  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_3  macrocell12   2515   3765  115532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HORIZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HORIZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 115764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  115764  RISE       1
\HORIZ:PWMUDB:runmode_enable\/main_0      macrocell6     2323   3533  115764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115781p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  115781  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_1      macrocell15    2306   3516  115781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:trig_last\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:trig_last\/q            macrocell11   1250   1250  115812  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_2  macrocell12   2235   3485  115812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 115816p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                        macrocell10   1250   1250  115816  RISE       1
\VSYNC:PWMUDB:trig_last\/main_0  macrocell11   2231   3481  115816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115816p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                             macrocell10   1250   1250  115816  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_0  macrocell12   2231   3481  115816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115819p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  115819  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_1      macrocell12    2268   3478  115819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

