Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\software\verilog\MANDELBROT_HW\mandebrot_plot.qsys --block-symbol-file --output-directory=D:\software\verilog\MANDELBROT_HW\mandebrot_plot --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading MANDELBROT_HW/mandebrot_plot.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding hdmi_driver_0 [hdmi_driver 1.0]
Progress: Parameterizing module hdmi_driver_0
Progress: Adding mand_total_single_sys_0 [mand_total_single_sys 1.0]
Progress: Parameterizing module mand_total_single_sys_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 23.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pll_0 [altera_pll 23.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mandebrot_plot.mand_total_single_sys_0.m0: Master needs a minimum address width of 3 bits (has 1)
Info: mandebrot_plot.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: mandebrot_plot.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\software\verilog\MANDELBROT_HW\mandebrot_plot.qsys --synthesis=VERILOG --output-directory=D:\software\verilog\MANDELBROT_HW\mandebrot_plot\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading MANDELBROT_HW/mandebrot_plot.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding hdmi_driver_0 [hdmi_driver 1.0]
Progress: Parameterizing module hdmi_driver_0
Progress: Adding mand_total_single_sys_0 [mand_total_single_sys 1.0]
Progress: Parameterizing module mand_total_single_sys_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 23.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pll_0 [altera_pll 23.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mandebrot_plot.mand_total_single_sys_0.m0: Master needs a minimum address width of 3 bits (has 1)
Info: mandebrot_plot.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: mandebrot_plot.pll_0: Able to implement PLL with user settings
Info: mandebrot_plot: Generating mandebrot_plot "mandebrot_plot" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave hdmi_driver_0.s0 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave hdmi_driver_0.s0 because the master has address signal 10 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave hdmi_driver_0.s0 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave hdmi_driver_0.s0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: hdmi_driver_0: "mandebrot_plot" instantiated hdmi_driver "hdmi_driver_0"
Info: mand_total_single_sys_0: "mandebrot_plot" instantiated mand_total_single_sys "mand_total_single_sys_0"
Info: mm_bridge_0: "mandebrot_plot" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: pll_0: "mandebrot_plot" instantiated altera_pll "pll_0"
Info: mm_interconnect_0: "mandebrot_plot" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "mandebrot_plot" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "mandebrot_plot" instantiated altera_reset_controller "rst_controller"
Info: mm_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: hdmi_driver_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hdmi_driver_0_s0_translator"
Info: mandebrot_plot: Done "mandebrot_plot" with 10 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
