Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/xv/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_sim_behav xil_defaultlib.alu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.rp_a
Compiling module xil_defaultlib.hs_s
Compiling module xil_defaultlib.fs_s
Compiling module xil_defaultlib.rbs_s
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.comparator_4bit_structural
Compiling module xil_defaultlib.fbit_and
Compiling module xil_defaultlib.fbit_or
Compiling module xil_defaultlib.fbit_xor
Compiling module xil_defaultlib.fbit_nand
Compiling module xil_defaultlib.mux_s
Compiling module xil_defaultlib.eightto1mux
Compiling module xil_defaultlib.par_reg
Compiling module xil_defaultlib.alu_s
Compiling module xil_defaultlib.alu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_sim_behav
