// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft_streaming,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.635000,HLS_SYN_LAT=564720,HLS_SYN_TPT=281090,HLS_SYN_MEM=200,HLS_SYN_DSP=600,HLS_SYN_FF=45992,HLS_SYN_LUT=140819,HLS_VERSION=2020_1}" *)

module fft_streaming (
        ap_clk,
        ap_rst,
        X_R_V_address0,
        X_R_V_ce0,
        X_R_V_d0,
        X_R_V_q0,
        X_R_V_we0,
        X_R_V_address1,
        X_R_V_ce1,
        X_R_V_d1,
        X_R_V_q1,
        X_R_V_we1,
        X_I_V_address0,
        X_I_V_ce0,
        X_I_V_d0,
        X_I_V_q0,
        X_I_V_we0,
        X_I_V_address1,
        X_I_V_ce1,
        X_I_V_d1,
        X_I_V_q1,
        X_I_V_we1,
        OUT_R_V_address0,
        OUT_R_V_ce0,
        OUT_R_V_d0,
        OUT_R_V_q0,
        OUT_R_V_we0,
        OUT_R_V_address1,
        OUT_R_V_ce1,
        OUT_R_V_d1,
        OUT_R_V_q1,
        OUT_R_V_we1,
        OUT_I_V_address0,
        OUT_I_V_ce0,
        OUT_I_V_d0,
        OUT_I_V_q0,
        OUT_I_V_we0,
        OUT_I_V_address1,
        OUT_I_V_ce1,
        OUT_I_V_d1,
        OUT_I_V_q1,
        OUT_I_V_we1,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [9:0] X_R_V_address0;
output   X_R_V_ce0;
output  [21:0] X_R_V_d0;
input  [21:0] X_R_V_q0;
output   X_R_V_we0;
output  [9:0] X_R_V_address1;
output   X_R_V_ce1;
output  [21:0] X_R_V_d1;
input  [21:0] X_R_V_q1;
output   X_R_V_we1;
output  [9:0] X_I_V_address0;
output   X_I_V_ce0;
output  [21:0] X_I_V_d0;
input  [21:0] X_I_V_q0;
output   X_I_V_we0;
output  [9:0] X_I_V_address1;
output   X_I_V_ce1;
output  [21:0] X_I_V_d1;
input  [21:0] X_I_V_q1;
output   X_I_V_we1;
output  [9:0] OUT_R_V_address0;
output   OUT_R_V_ce0;
output  [21:0] OUT_R_V_d0;
input  [21:0] OUT_R_V_q0;
output   OUT_R_V_we0;
output  [9:0] OUT_R_V_address1;
output   OUT_R_V_ce1;
output  [21:0] OUT_R_V_d1;
input  [21:0] OUT_R_V_q1;
output   OUT_R_V_we1;
output  [9:0] OUT_I_V_address0;
output   OUT_I_V_ce0;
output  [21:0] OUT_I_V_d0;
input  [21:0] OUT_I_V_q0;
output   OUT_I_V_we0;
output  [9:0] OUT_I_V_address1;
output   OUT_I_V_ce1;
output  [21:0] OUT_I_V_d1;
input  [21:0] OUT_I_V_q1;
output   OUT_I_V_we1;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire   [21:0] Stage1_R_V_i_q0;
wire   [21:0] Stage1_R_V_i_q1;
wire   [21:0] Stage1_R_V_t_q0;
wire   [21:0] Stage1_R_V_t_q1;
wire   [21:0] Stage1_I_V_i_q0;
wire   [21:0] Stage1_I_V_i_q1;
wire   [21:0] Stage1_I_V_t_q0;
wire   [21:0] Stage1_I_V_t_q1;
wire   [21:0] Stage2_R_V_i_q0;
wire   [21:0] Stage2_R_V_i_q1;
wire   [21:0] Stage2_R_V_t_q0;
wire   [21:0] Stage2_R_V_t_q1;
wire   [21:0] Stage2_I_V_i_q0;
wire   [21:0] Stage2_I_V_i_q1;
wire   [21:0] Stage2_I_V_t_q0;
wire   [21:0] Stage2_I_V_t_q1;
wire   [21:0] Stage3_R_V_i_q0;
wire   [21:0] Stage3_R_V_i_q1;
wire   [21:0] Stage3_R_V_t_q0;
wire   [21:0] Stage3_R_V_t_q1;
wire   [21:0] Stage3_I_V_i_q0;
wire   [21:0] Stage3_I_V_i_q1;
wire   [21:0] Stage3_I_V_t_q0;
wire   [21:0] Stage3_I_V_t_q1;
wire   [21:0] Stage4_R_V_i_q0;
wire   [21:0] Stage4_R_V_i_q1;
wire   [21:0] Stage4_R_V_t_q0;
wire   [21:0] Stage4_R_V_t_q1;
wire   [21:0] Stage4_I_V_i_q0;
wire   [21:0] Stage4_I_V_i_q1;
wire   [21:0] Stage4_I_V_t_q0;
wire   [21:0] Stage4_I_V_t_q1;
wire   [21:0] Stage5_R_V_i_q0;
wire   [21:0] Stage5_R_V_i_q1;
wire   [21:0] Stage5_R_V_t_q0;
wire   [21:0] Stage5_R_V_t_q1;
wire   [21:0] Stage5_I_V_i_q0;
wire   [21:0] Stage5_I_V_i_q1;
wire   [21:0] Stage5_I_V_t_q0;
wire   [21:0] Stage5_I_V_t_q1;
wire   [21:0] Stage6_R_V_i_q0;
wire   [21:0] Stage6_R_V_i_q1;
wire   [21:0] Stage6_R_V_t_q0;
wire   [21:0] Stage6_R_V_t_q1;
wire   [21:0] Stage6_I_V_i_q0;
wire   [21:0] Stage6_I_V_i_q1;
wire   [21:0] Stage6_I_V_t_q0;
wire   [21:0] Stage6_I_V_t_q1;
wire   [21:0] Stage7_R_V_i_q0;
wire   [21:0] Stage7_R_V_i_q1;
wire   [21:0] Stage7_R_V_t_q0;
wire   [21:0] Stage7_R_V_t_q1;
wire   [21:0] Stage7_I_V_i_q0;
wire   [21:0] Stage7_I_V_i_q1;
wire   [21:0] Stage7_I_V_t_q0;
wire   [21:0] Stage7_I_V_t_q1;
wire   [21:0] Stage8_R_V_i_q0;
wire   [21:0] Stage8_R_V_i_q1;
wire   [21:0] Stage8_R_V_t_q0;
wire   [21:0] Stage8_R_V_t_q1;
wire   [21:0] Stage8_I_V_i_q0;
wire   [21:0] Stage8_I_V_i_q1;
wire   [21:0] Stage8_I_V_t_q0;
wire   [21:0] Stage8_I_V_t_q1;
wire   [21:0] Stage9_R_V_i_q0;
wire   [21:0] Stage9_R_V_i_q1;
wire   [21:0] Stage9_R_V_t_q0;
wire   [21:0] Stage9_R_V_t_q1;
wire   [21:0] Stage9_I_V_i_q0;
wire   [21:0] Stage9_I_V_i_q1;
wire   [21:0] Stage9_I_V_t_q0;
wire   [21:0] Stage9_I_V_t_q1;
wire   [21:0] Stage10_R_V_i_q0;
wire   [21:0] Stage10_R_V_i_q1;
wire   [21:0] Stage10_R_V_t_q0;
wire   [21:0] Stage10_R_V_t_q1;
wire   [21:0] Stage10_I_V_i_q0;
wire   [21:0] Stage10_I_V_i_q1;
wire   [21:0] Stage10_I_V_t_q0;
wire   [21:0] Stage10_I_V_t_q1;
wire    bit_reverse_U0_ap_start;
wire    bit_reverse_U0_ap_done;
wire    bit_reverse_U0_ap_continue;
wire    bit_reverse_U0_ap_idle;
wire    bit_reverse_U0_ap_ready;
wire   [9:0] bit_reverse_U0_X_R_V_address0;
wire    bit_reverse_U0_X_R_V_ce0;
wire   [9:0] bit_reverse_U0_X_I_V_address0;
wire    bit_reverse_U0_X_I_V_ce0;
wire   [9:0] bit_reverse_U0_OUT_R_V_address0;
wire    bit_reverse_U0_OUT_R_V_ce0;
wire    bit_reverse_U0_OUT_R_V_we0;
wire   [21:0] bit_reverse_U0_OUT_R_V_d0;
wire   [9:0] bit_reverse_U0_OUT_I_V_address0;
wire    bit_reverse_U0_OUT_I_V_ce0;
wire    bit_reverse_U0_OUT_I_V_we0;
wire   [21:0] bit_reverse_U0_OUT_I_V_d0;
wire    ap_channel_done_Stage1_I_V;
wire    bit_reverse_U0_OUT_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage1_I_V;
wire    ap_sync_channel_write_Stage1_I_V;
wire    ap_channel_done_Stage1_R_V;
wire    bit_reverse_U0_OUT_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage1_R_V;
wire    ap_sync_channel_write_Stage1_R_V;
wire    fft_stage81_U0_ap_start;
wire    fft_stage81_U0_ap_done;
wire    fft_stage81_U0_ap_continue;
wire    fft_stage81_U0_ap_idle;
wire    fft_stage81_U0_ap_ready;
wire   [9:0] fft_stage81_U0_X_R_V_address0;
wire    fft_stage81_U0_X_R_V_ce0;
wire   [9:0] fft_stage81_U0_X_R_V_address1;
wire    fft_stage81_U0_X_R_V_ce1;
wire   [9:0] fft_stage81_U0_X_I_V_address0;
wire    fft_stage81_U0_X_I_V_ce0;
wire   [9:0] fft_stage81_U0_X_I_V_address1;
wire    fft_stage81_U0_X_I_V_ce1;
wire   [9:0] fft_stage81_U0_Out_R_V_address0;
wire    fft_stage81_U0_Out_R_V_ce0;
wire    fft_stage81_U0_Out_R_V_we0;
wire   [21:0] fft_stage81_U0_Out_R_V_d0;
wire   [9:0] fft_stage81_U0_Out_R_V_address1;
wire    fft_stage81_U0_Out_R_V_ce1;
wire    fft_stage81_U0_Out_R_V_we1;
wire   [21:0] fft_stage81_U0_Out_R_V_d1;
wire   [9:0] fft_stage81_U0_Out_I_V_address0;
wire    fft_stage81_U0_Out_I_V_ce0;
wire    fft_stage81_U0_Out_I_V_we0;
wire   [21:0] fft_stage81_U0_Out_I_V_d0;
wire   [9:0] fft_stage81_U0_Out_I_V_address1;
wire    fft_stage81_U0_Out_I_V_ce1;
wire    fft_stage81_U0_Out_I_V_we1;
wire   [21:0] fft_stage81_U0_Out_I_V_d1;
wire    ap_channel_done_Stage2_I_V;
wire    fft_stage81_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage2_I_V;
wire    ap_sync_channel_write_Stage2_I_V;
wire    ap_channel_done_Stage2_R_V;
wire    fft_stage81_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage2_R_V;
wire    ap_sync_channel_write_Stage2_R_V;
wire    fft_stage82_U0_ap_start;
wire    fft_stage82_U0_ap_done;
wire    fft_stage82_U0_ap_continue;
wire    fft_stage82_U0_ap_idle;
wire    fft_stage82_U0_ap_ready;
wire   [9:0] fft_stage82_U0_X_R_V_address0;
wire    fft_stage82_U0_X_R_V_ce0;
wire   [9:0] fft_stage82_U0_X_R_V_address1;
wire    fft_stage82_U0_X_R_V_ce1;
wire   [9:0] fft_stage82_U0_X_I_V_address0;
wire    fft_stage82_U0_X_I_V_ce0;
wire   [9:0] fft_stage82_U0_X_I_V_address1;
wire    fft_stage82_U0_X_I_V_ce1;
wire   [9:0] fft_stage82_U0_Out_R_V_address0;
wire    fft_stage82_U0_Out_R_V_ce0;
wire    fft_stage82_U0_Out_R_V_we0;
wire   [21:0] fft_stage82_U0_Out_R_V_d0;
wire   [9:0] fft_stage82_U0_Out_R_V_address1;
wire    fft_stage82_U0_Out_R_V_ce1;
wire    fft_stage82_U0_Out_R_V_we1;
wire   [21:0] fft_stage82_U0_Out_R_V_d1;
wire   [9:0] fft_stage82_U0_Out_I_V_address0;
wire    fft_stage82_U0_Out_I_V_ce0;
wire    fft_stage82_U0_Out_I_V_we0;
wire   [21:0] fft_stage82_U0_Out_I_V_d0;
wire   [9:0] fft_stage82_U0_Out_I_V_address1;
wire    fft_stage82_U0_Out_I_V_ce1;
wire    fft_stage82_U0_Out_I_V_we1;
wire   [21:0] fft_stage82_U0_Out_I_V_d1;
wire    ap_channel_done_Stage3_I_V;
wire    fft_stage82_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage3_I_V;
wire    ap_sync_channel_write_Stage3_I_V;
wire    ap_channel_done_Stage3_R_V;
wire    fft_stage82_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage3_R_V;
wire    ap_sync_channel_write_Stage3_R_V;
wire    fft_stage83_U0_ap_start;
wire    fft_stage83_U0_ap_done;
wire    fft_stage83_U0_ap_continue;
wire    fft_stage83_U0_ap_idle;
wire    fft_stage83_U0_ap_ready;
wire   [9:0] fft_stage83_U0_X_R_V_address0;
wire    fft_stage83_U0_X_R_V_ce0;
wire   [9:0] fft_stage83_U0_X_R_V_address1;
wire    fft_stage83_U0_X_R_V_ce1;
wire   [9:0] fft_stage83_U0_X_I_V_address0;
wire    fft_stage83_U0_X_I_V_ce0;
wire   [9:0] fft_stage83_U0_X_I_V_address1;
wire    fft_stage83_U0_X_I_V_ce1;
wire   [9:0] fft_stage83_U0_Out_R_V_address0;
wire    fft_stage83_U0_Out_R_V_ce0;
wire    fft_stage83_U0_Out_R_V_we0;
wire   [21:0] fft_stage83_U0_Out_R_V_d0;
wire   [9:0] fft_stage83_U0_Out_R_V_address1;
wire    fft_stage83_U0_Out_R_V_ce1;
wire    fft_stage83_U0_Out_R_V_we1;
wire   [21:0] fft_stage83_U0_Out_R_V_d1;
wire   [9:0] fft_stage83_U0_Out_I_V_address0;
wire    fft_stage83_U0_Out_I_V_ce0;
wire    fft_stage83_U0_Out_I_V_we0;
wire   [21:0] fft_stage83_U0_Out_I_V_d0;
wire   [9:0] fft_stage83_U0_Out_I_V_address1;
wire    fft_stage83_U0_Out_I_V_ce1;
wire    fft_stage83_U0_Out_I_V_we1;
wire   [21:0] fft_stage83_U0_Out_I_V_d1;
wire    ap_channel_done_Stage4_I_V;
wire    fft_stage83_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage4_I_V;
wire    ap_sync_channel_write_Stage4_I_V;
wire    ap_channel_done_Stage4_R_V;
wire    fft_stage83_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage4_R_V;
wire    ap_sync_channel_write_Stage4_R_V;
wire    fft_stage84_U0_ap_start;
wire    fft_stage84_U0_ap_done;
wire    fft_stage84_U0_ap_continue;
wire    fft_stage84_U0_ap_idle;
wire    fft_stage84_U0_ap_ready;
wire   [9:0] fft_stage84_U0_X_R_V_address0;
wire    fft_stage84_U0_X_R_V_ce0;
wire   [9:0] fft_stage84_U0_X_R_V_address1;
wire    fft_stage84_U0_X_R_V_ce1;
wire   [9:0] fft_stage84_U0_X_I_V_address0;
wire    fft_stage84_U0_X_I_V_ce0;
wire   [9:0] fft_stage84_U0_X_I_V_address1;
wire    fft_stage84_U0_X_I_V_ce1;
wire   [9:0] fft_stage84_U0_Out_R_V_address0;
wire    fft_stage84_U0_Out_R_V_ce0;
wire    fft_stage84_U0_Out_R_V_we0;
wire   [21:0] fft_stage84_U0_Out_R_V_d0;
wire   [9:0] fft_stage84_U0_Out_R_V_address1;
wire    fft_stage84_U0_Out_R_V_ce1;
wire    fft_stage84_U0_Out_R_V_we1;
wire   [21:0] fft_stage84_U0_Out_R_V_d1;
wire   [9:0] fft_stage84_U0_Out_I_V_address0;
wire    fft_stage84_U0_Out_I_V_ce0;
wire    fft_stage84_U0_Out_I_V_we0;
wire   [21:0] fft_stage84_U0_Out_I_V_d0;
wire   [9:0] fft_stage84_U0_Out_I_V_address1;
wire    fft_stage84_U0_Out_I_V_ce1;
wire    fft_stage84_U0_Out_I_V_we1;
wire   [21:0] fft_stage84_U0_Out_I_V_d1;
wire    ap_channel_done_Stage5_I_V;
wire    fft_stage84_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage5_I_V;
wire    ap_sync_channel_write_Stage5_I_V;
wire    ap_channel_done_Stage5_R_V;
wire    fft_stage84_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage5_R_V;
wire    ap_sync_channel_write_Stage5_R_V;
wire    fft_stage85_U0_ap_start;
wire    fft_stage85_U0_ap_done;
wire    fft_stage85_U0_ap_continue;
wire    fft_stage85_U0_ap_idle;
wire    fft_stage85_U0_ap_ready;
wire   [9:0] fft_stage85_U0_X_R_V_address0;
wire    fft_stage85_U0_X_R_V_ce0;
wire   [9:0] fft_stage85_U0_X_R_V_address1;
wire    fft_stage85_U0_X_R_V_ce1;
wire   [9:0] fft_stage85_U0_X_I_V_address0;
wire    fft_stage85_U0_X_I_V_ce0;
wire   [9:0] fft_stage85_U0_X_I_V_address1;
wire    fft_stage85_U0_X_I_V_ce1;
wire   [9:0] fft_stage85_U0_Out_R_V_address0;
wire    fft_stage85_U0_Out_R_V_ce0;
wire    fft_stage85_U0_Out_R_V_we0;
wire   [21:0] fft_stage85_U0_Out_R_V_d0;
wire   [9:0] fft_stage85_U0_Out_R_V_address1;
wire    fft_stage85_U0_Out_R_V_ce1;
wire    fft_stage85_U0_Out_R_V_we1;
wire   [21:0] fft_stage85_U0_Out_R_V_d1;
wire   [9:0] fft_stage85_U0_Out_I_V_address0;
wire    fft_stage85_U0_Out_I_V_ce0;
wire    fft_stage85_U0_Out_I_V_we0;
wire   [21:0] fft_stage85_U0_Out_I_V_d0;
wire   [9:0] fft_stage85_U0_Out_I_V_address1;
wire    fft_stage85_U0_Out_I_V_ce1;
wire    fft_stage85_U0_Out_I_V_we1;
wire   [21:0] fft_stage85_U0_Out_I_V_d1;
wire    ap_channel_done_Stage6_I_V;
wire    fft_stage85_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage6_I_V;
wire    ap_sync_channel_write_Stage6_I_V;
wire    ap_channel_done_Stage6_R_V;
wire    fft_stage85_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage6_R_V;
wire    ap_sync_channel_write_Stage6_R_V;
wire    fft_stage86_U0_ap_start;
wire    fft_stage86_U0_ap_done;
wire    fft_stage86_U0_ap_continue;
wire    fft_stage86_U0_ap_idle;
wire    fft_stage86_U0_ap_ready;
wire   [9:0] fft_stage86_U0_X_R_V_address0;
wire    fft_stage86_U0_X_R_V_ce0;
wire   [9:0] fft_stage86_U0_X_R_V_address1;
wire    fft_stage86_U0_X_R_V_ce1;
wire   [9:0] fft_stage86_U0_X_I_V_address0;
wire    fft_stage86_U0_X_I_V_ce0;
wire   [9:0] fft_stage86_U0_X_I_V_address1;
wire    fft_stage86_U0_X_I_V_ce1;
wire   [9:0] fft_stage86_U0_Out_R_V_address0;
wire    fft_stage86_U0_Out_R_V_ce0;
wire    fft_stage86_U0_Out_R_V_we0;
wire   [21:0] fft_stage86_U0_Out_R_V_d0;
wire   [9:0] fft_stage86_U0_Out_R_V_address1;
wire    fft_stage86_U0_Out_R_V_ce1;
wire    fft_stage86_U0_Out_R_V_we1;
wire   [21:0] fft_stage86_U0_Out_R_V_d1;
wire   [9:0] fft_stage86_U0_Out_I_V_address0;
wire    fft_stage86_U0_Out_I_V_ce0;
wire    fft_stage86_U0_Out_I_V_we0;
wire   [21:0] fft_stage86_U0_Out_I_V_d0;
wire   [9:0] fft_stage86_U0_Out_I_V_address1;
wire    fft_stage86_U0_Out_I_V_ce1;
wire    fft_stage86_U0_Out_I_V_we1;
wire   [21:0] fft_stage86_U0_Out_I_V_d1;
wire    ap_channel_done_Stage7_I_V;
wire    fft_stage86_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage7_I_V;
wire    ap_sync_channel_write_Stage7_I_V;
wire    ap_channel_done_Stage7_R_V;
wire    fft_stage86_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage7_R_V;
wire    ap_sync_channel_write_Stage7_R_V;
wire    fft_stage87_U0_ap_start;
wire    fft_stage87_U0_ap_done;
wire    fft_stage87_U0_ap_continue;
wire    fft_stage87_U0_ap_idle;
wire    fft_stage87_U0_ap_ready;
wire   [9:0] fft_stage87_U0_X_R_V_address0;
wire    fft_stage87_U0_X_R_V_ce0;
wire   [9:0] fft_stage87_U0_X_R_V_address1;
wire    fft_stage87_U0_X_R_V_ce1;
wire   [9:0] fft_stage87_U0_X_I_V_address0;
wire    fft_stage87_U0_X_I_V_ce0;
wire   [9:0] fft_stage87_U0_X_I_V_address1;
wire    fft_stage87_U0_X_I_V_ce1;
wire   [9:0] fft_stage87_U0_Out_R_V_address0;
wire    fft_stage87_U0_Out_R_V_ce0;
wire    fft_stage87_U0_Out_R_V_we0;
wire   [21:0] fft_stage87_U0_Out_R_V_d0;
wire   [9:0] fft_stage87_U0_Out_R_V_address1;
wire    fft_stage87_U0_Out_R_V_ce1;
wire    fft_stage87_U0_Out_R_V_we1;
wire   [21:0] fft_stage87_U0_Out_R_V_d1;
wire   [9:0] fft_stage87_U0_Out_I_V_address0;
wire    fft_stage87_U0_Out_I_V_ce0;
wire    fft_stage87_U0_Out_I_V_we0;
wire   [21:0] fft_stage87_U0_Out_I_V_d0;
wire   [9:0] fft_stage87_U0_Out_I_V_address1;
wire    fft_stage87_U0_Out_I_V_ce1;
wire    fft_stage87_U0_Out_I_V_we1;
wire   [21:0] fft_stage87_U0_Out_I_V_d1;
wire    ap_channel_done_Stage8_I_V;
wire    fft_stage87_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage8_I_V;
wire    ap_sync_channel_write_Stage8_I_V;
wire    ap_channel_done_Stage8_R_V;
wire    fft_stage87_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage8_R_V;
wire    ap_sync_channel_write_Stage8_R_V;
wire    fft_stage88_U0_ap_start;
wire    fft_stage88_U0_ap_done;
wire    fft_stage88_U0_ap_continue;
wire    fft_stage88_U0_ap_idle;
wire    fft_stage88_U0_ap_ready;
wire   [9:0] fft_stage88_U0_X_R_V_address0;
wire    fft_stage88_U0_X_R_V_ce0;
wire   [9:0] fft_stage88_U0_X_R_V_address1;
wire    fft_stage88_U0_X_R_V_ce1;
wire   [9:0] fft_stage88_U0_X_I_V_address0;
wire    fft_stage88_U0_X_I_V_ce0;
wire   [9:0] fft_stage88_U0_X_I_V_address1;
wire    fft_stage88_U0_X_I_V_ce1;
wire   [9:0] fft_stage88_U0_Out_R_V_address0;
wire    fft_stage88_U0_Out_R_V_ce0;
wire    fft_stage88_U0_Out_R_V_we0;
wire   [21:0] fft_stage88_U0_Out_R_V_d0;
wire   [9:0] fft_stage88_U0_Out_R_V_address1;
wire    fft_stage88_U0_Out_R_V_ce1;
wire    fft_stage88_U0_Out_R_V_we1;
wire   [21:0] fft_stage88_U0_Out_R_V_d1;
wire   [9:0] fft_stage88_U0_Out_I_V_address0;
wire    fft_stage88_U0_Out_I_V_ce0;
wire    fft_stage88_U0_Out_I_V_we0;
wire   [21:0] fft_stage88_U0_Out_I_V_d0;
wire   [9:0] fft_stage88_U0_Out_I_V_address1;
wire    fft_stage88_U0_Out_I_V_ce1;
wire    fft_stage88_U0_Out_I_V_we1;
wire   [21:0] fft_stage88_U0_Out_I_V_d1;
wire    ap_channel_done_Stage9_I_V;
wire    fft_stage88_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage9_I_V;
wire    ap_sync_channel_write_Stage9_I_V;
wire    ap_channel_done_Stage9_R_V;
wire    fft_stage88_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage9_R_V;
wire    ap_sync_channel_write_Stage9_R_V;
wire    fft_stage89_U0_ap_start;
wire    fft_stage89_U0_ap_done;
wire    fft_stage89_U0_ap_continue;
wire    fft_stage89_U0_ap_idle;
wire    fft_stage89_U0_ap_ready;
wire   [9:0] fft_stage89_U0_X_R_V_address0;
wire    fft_stage89_U0_X_R_V_ce0;
wire   [9:0] fft_stage89_U0_X_R_V_address1;
wire    fft_stage89_U0_X_R_V_ce1;
wire   [9:0] fft_stage89_U0_X_I_V_address0;
wire    fft_stage89_U0_X_I_V_ce0;
wire   [9:0] fft_stage89_U0_X_I_V_address1;
wire    fft_stage89_U0_X_I_V_ce1;
wire   [9:0] fft_stage89_U0_Out_R_V_address0;
wire    fft_stage89_U0_Out_R_V_ce0;
wire    fft_stage89_U0_Out_R_V_we0;
wire   [21:0] fft_stage89_U0_Out_R_V_d0;
wire   [9:0] fft_stage89_U0_Out_R_V_address1;
wire    fft_stage89_U0_Out_R_V_ce1;
wire    fft_stage89_U0_Out_R_V_we1;
wire   [21:0] fft_stage89_U0_Out_R_V_d1;
wire   [9:0] fft_stage89_U0_Out_I_V_address0;
wire    fft_stage89_U0_Out_I_V_ce0;
wire    fft_stage89_U0_Out_I_V_we0;
wire   [21:0] fft_stage89_U0_Out_I_V_d0;
wire   [9:0] fft_stage89_U0_Out_I_V_address1;
wire    fft_stage89_U0_Out_I_V_ce1;
wire    fft_stage89_U0_Out_I_V_we1;
wire   [21:0] fft_stage89_U0_Out_I_V_d1;
wire    ap_channel_done_Stage10_I_V;
wire    fft_stage89_U0_Out_I_V_full_n;
reg    ap_sync_reg_channel_write_Stage10_I_V;
wire    ap_sync_channel_write_Stage10_I_V;
wire    ap_channel_done_Stage10_R_V;
wire    fft_stage89_U0_Out_R_V_full_n;
reg    ap_sync_reg_channel_write_Stage10_R_V;
wire    ap_sync_channel_write_Stage10_R_V;
wire    fft_stage90_U0_ap_start;
wire    fft_stage90_U0_ap_done;
wire    fft_stage90_U0_ap_continue;
wire    fft_stage90_U0_ap_idle;
wire    fft_stage90_U0_ap_ready;
wire   [9:0] fft_stage90_U0_X_R_V_address0;
wire    fft_stage90_U0_X_R_V_ce0;
wire   [9:0] fft_stage90_U0_X_R_V_address1;
wire    fft_stage90_U0_X_R_V_ce1;
wire   [9:0] fft_stage90_U0_X_I_V_address0;
wire    fft_stage90_U0_X_I_V_ce0;
wire   [9:0] fft_stage90_U0_X_I_V_address1;
wire    fft_stage90_U0_X_I_V_ce1;
wire   [9:0] fft_stage90_U0_Out_R_V_address0;
wire    fft_stage90_U0_Out_R_V_ce0;
wire    fft_stage90_U0_Out_R_V_we0;
wire   [21:0] fft_stage90_U0_Out_R_V_d0;
wire   [9:0] fft_stage90_U0_Out_R_V_address1;
wire    fft_stage90_U0_Out_R_V_ce1;
wire    fft_stage90_U0_Out_R_V_we1;
wire   [21:0] fft_stage90_U0_Out_R_V_d1;
wire   [9:0] fft_stage90_U0_Out_I_V_address0;
wire    fft_stage90_U0_Out_I_V_ce0;
wire    fft_stage90_U0_Out_I_V_we0;
wire   [21:0] fft_stage90_U0_Out_I_V_d0;
wire   [9:0] fft_stage90_U0_Out_I_V_address1;
wire    fft_stage90_U0_Out_I_V_ce1;
wire    fft_stage90_U0_Out_I_V_we1;
wire   [21:0] fft_stage90_U0_Out_I_V_d1;
wire    ap_sync_continue;
wire    Stage1_R_V_i_full_n;
wire    Stage1_R_V_t_empty_n;
wire   [21:0] Stage1_R_V_t_d1;
wire    Stage1_R_V_t_we1;
wire    Stage1_I_V_i_full_n;
wire    Stage1_I_V_t_empty_n;
wire   [21:0] Stage1_I_V_t_d1;
wire    Stage1_I_V_t_we1;
wire    Stage2_R_V_i_full_n;
wire    Stage2_R_V_t_empty_n;
wire    Stage2_I_V_i_full_n;
wire    Stage2_I_V_t_empty_n;
wire    Stage3_R_V_i_full_n;
wire    Stage3_R_V_t_empty_n;
wire    Stage3_I_V_i_full_n;
wire    Stage3_I_V_t_empty_n;
wire    Stage4_R_V_i_full_n;
wire    Stage4_R_V_t_empty_n;
wire    Stage4_I_V_i_full_n;
wire    Stage4_I_V_t_empty_n;
wire    Stage5_R_V_i_full_n;
wire    Stage5_R_V_t_empty_n;
wire    Stage5_I_V_i_full_n;
wire    Stage5_I_V_t_empty_n;
wire    Stage6_R_V_i_full_n;
wire    Stage6_R_V_t_empty_n;
wire    Stage6_I_V_i_full_n;
wire    Stage6_I_V_t_empty_n;
wire    Stage7_R_V_i_full_n;
wire    Stage7_R_V_t_empty_n;
wire    Stage7_I_V_i_full_n;
wire    Stage7_I_V_t_empty_n;
wire    Stage8_R_V_i_full_n;
wire    Stage8_R_V_t_empty_n;
wire    Stage8_I_V_i_full_n;
wire    Stage8_I_V_t_empty_n;
wire    Stage9_R_V_i_full_n;
wire    Stage9_R_V_t_empty_n;
wire    Stage9_I_V_i_full_n;
wire    Stage9_I_V_t_empty_n;
wire    Stage10_R_V_i_full_n;
wire    Stage10_R_V_t_empty_n;
wire    Stage10_I_V_i_full_n;
wire    Stage10_I_V_t_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    bit_reverse_U0_start_full_n;
wire    bit_reverse_U0_start_write;
wire    fft_stage81_U0_start_full_n;
wire    fft_stage81_U0_start_write;
wire    fft_stage82_U0_start_full_n;
wire    fft_stage82_U0_start_write;
wire    fft_stage83_U0_start_full_n;
wire    fft_stage83_U0_start_write;
wire    fft_stage84_U0_start_full_n;
wire    fft_stage84_U0_start_write;
wire    fft_stage85_U0_start_full_n;
wire    fft_stage85_U0_start_write;
wire    fft_stage86_U0_start_full_n;
wire    fft_stage86_U0_start_write;
wire    fft_stage87_U0_start_full_n;
wire    fft_stage87_U0_start_write;
wire    fft_stage88_U0_start_full_n;
wire    fft_stage88_U0_start_write;
wire    fft_stage89_U0_start_full_n;
wire    fft_stage89_U0_start_write;
wire    fft_stage90_U0_start_full_n;
wire    fft_stage90_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_Stage1_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage1_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage2_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage2_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage3_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage3_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage4_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage4_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage5_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage5_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage6_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage6_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage7_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage7_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage8_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage8_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage9_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage9_R_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage10_I_V = 1'b0;
#0 ap_sync_reg_channel_write_Stage10_R_V = 1'b0;
end

fft_streaming_StalbW #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage1_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(bit_reverse_U0_OUT_R_V_address0),
    .i_ce0(bit_reverse_U0_OUT_R_V_ce0),
    .i_we0(bit_reverse_U0_OUT_R_V_we0),
    .i_d0(bit_reverse_U0_OUT_R_V_d0),
    .i_q0(Stage1_R_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(Stage1_R_V_i_q1),
    .t_address0(fft_stage81_U0_X_R_V_address0),
    .t_ce0(fft_stage81_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage1_R_V_t_q0),
    .t_address1(fft_stage81_U0_X_R_V_address1),
    .t_ce1(fft_stage81_U0_X_R_V_ce1),
    .t_q1(Stage1_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage1_R_V_i_full_n),
    .i_write(ap_channel_done_Stage1_R_V),
    .t_empty_n(Stage1_R_V_t_empty_n),
    .t_read(fft_stage81_U0_ap_ready)
);

fft_streaming_StalbW #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage1_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(bit_reverse_U0_OUT_I_V_address0),
    .i_ce0(bit_reverse_U0_OUT_I_V_ce0),
    .i_we0(bit_reverse_U0_OUT_I_V_we0),
    .i_d0(bit_reverse_U0_OUT_I_V_d0),
    .i_q0(Stage1_I_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(Stage1_I_V_i_q1),
    .t_address0(fft_stage81_U0_X_I_V_address0),
    .t_ce0(fft_stage81_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage1_I_V_t_q0),
    .t_address1(fft_stage81_U0_X_I_V_address1),
    .t_ce1(fft_stage81_U0_X_I_V_ce1),
    .t_q1(Stage1_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage1_I_V_i_full_n),
    .i_write(ap_channel_done_Stage1_I_V),
    .t_empty_n(Stage1_I_V_t_empty_n),
    .t_read(fft_stage81_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage2_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage81_U0_Out_R_V_address0),
    .i_ce0(fft_stage81_U0_Out_R_V_ce0),
    .i_we0(fft_stage81_U0_Out_R_V_we0),
    .i_d0(fft_stage81_U0_Out_R_V_d0),
    .i_q0(Stage2_R_V_i_q0),
    .i_address1(fft_stage81_U0_Out_R_V_address1),
    .i_ce1(fft_stage81_U0_Out_R_V_ce1),
    .i_we1(fft_stage81_U0_Out_R_V_we1),
    .i_d1(fft_stage81_U0_Out_R_V_d1),
    .i_q1(Stage2_R_V_i_q1),
    .t_address0(fft_stage82_U0_X_R_V_address0),
    .t_ce0(fft_stage82_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage2_R_V_t_q0),
    .t_address1(fft_stage82_U0_X_R_V_address1),
    .t_ce1(fft_stage82_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage2_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage2_R_V_i_full_n),
    .i_write(ap_channel_done_Stage2_R_V),
    .t_empty_n(Stage2_R_V_t_empty_n),
    .t_read(fft_stage82_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage2_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage81_U0_Out_I_V_address0),
    .i_ce0(fft_stage81_U0_Out_I_V_ce0),
    .i_we0(fft_stage81_U0_Out_I_V_we0),
    .i_d0(fft_stage81_U0_Out_I_V_d0),
    .i_q0(Stage2_I_V_i_q0),
    .i_address1(fft_stage81_U0_Out_I_V_address1),
    .i_ce1(fft_stage81_U0_Out_I_V_ce1),
    .i_we1(fft_stage81_U0_Out_I_V_we1),
    .i_d1(fft_stage81_U0_Out_I_V_d1),
    .i_q1(Stage2_I_V_i_q1),
    .t_address0(fft_stage82_U0_X_I_V_address0),
    .t_ce0(fft_stage82_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage2_I_V_t_q0),
    .t_address1(fft_stage82_U0_X_I_V_address1),
    .t_ce1(fft_stage82_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage2_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage2_I_V_i_full_n),
    .i_write(ap_channel_done_Stage2_I_V),
    .t_empty_n(Stage2_I_V_t_empty_n),
    .t_read(fft_stage82_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage3_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage82_U0_Out_R_V_address0),
    .i_ce0(fft_stage82_U0_Out_R_V_ce0),
    .i_we0(fft_stage82_U0_Out_R_V_we0),
    .i_d0(fft_stage82_U0_Out_R_V_d0),
    .i_q0(Stage3_R_V_i_q0),
    .i_address1(fft_stage82_U0_Out_R_V_address1),
    .i_ce1(fft_stage82_U0_Out_R_V_ce1),
    .i_we1(fft_stage82_U0_Out_R_V_we1),
    .i_d1(fft_stage82_U0_Out_R_V_d1),
    .i_q1(Stage3_R_V_i_q1),
    .t_address0(fft_stage83_U0_X_R_V_address0),
    .t_ce0(fft_stage83_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage3_R_V_t_q0),
    .t_address1(fft_stage83_U0_X_R_V_address1),
    .t_ce1(fft_stage83_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage3_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage3_R_V_i_full_n),
    .i_write(ap_channel_done_Stage3_R_V),
    .t_empty_n(Stage3_R_V_t_empty_n),
    .t_read(fft_stage83_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage3_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage82_U0_Out_I_V_address0),
    .i_ce0(fft_stage82_U0_Out_I_V_ce0),
    .i_we0(fft_stage82_U0_Out_I_V_we0),
    .i_d0(fft_stage82_U0_Out_I_V_d0),
    .i_q0(Stage3_I_V_i_q0),
    .i_address1(fft_stage82_U0_Out_I_V_address1),
    .i_ce1(fft_stage82_U0_Out_I_V_ce1),
    .i_we1(fft_stage82_U0_Out_I_V_we1),
    .i_d1(fft_stage82_U0_Out_I_V_d1),
    .i_q1(Stage3_I_V_i_q1),
    .t_address0(fft_stage83_U0_X_I_V_address0),
    .t_ce0(fft_stage83_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage3_I_V_t_q0),
    .t_address1(fft_stage83_U0_X_I_V_address1),
    .t_ce1(fft_stage83_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage3_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage3_I_V_i_full_n),
    .i_write(ap_channel_done_Stage3_I_V),
    .t_empty_n(Stage3_I_V_t_empty_n),
    .t_read(fft_stage83_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage4_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage83_U0_Out_R_V_address0),
    .i_ce0(fft_stage83_U0_Out_R_V_ce0),
    .i_we0(fft_stage83_U0_Out_R_V_we0),
    .i_d0(fft_stage83_U0_Out_R_V_d0),
    .i_q0(Stage4_R_V_i_q0),
    .i_address1(fft_stage83_U0_Out_R_V_address1),
    .i_ce1(fft_stage83_U0_Out_R_V_ce1),
    .i_we1(fft_stage83_U0_Out_R_V_we1),
    .i_d1(fft_stage83_U0_Out_R_V_d1),
    .i_q1(Stage4_R_V_i_q1),
    .t_address0(fft_stage84_U0_X_R_V_address0),
    .t_ce0(fft_stage84_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage4_R_V_t_q0),
    .t_address1(fft_stage84_U0_X_R_V_address1),
    .t_ce1(fft_stage84_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage4_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage4_R_V_i_full_n),
    .i_write(ap_channel_done_Stage4_R_V),
    .t_empty_n(Stage4_R_V_t_empty_n),
    .t_read(fft_stage84_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage4_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage83_U0_Out_I_V_address0),
    .i_ce0(fft_stage83_U0_Out_I_V_ce0),
    .i_we0(fft_stage83_U0_Out_I_V_we0),
    .i_d0(fft_stage83_U0_Out_I_V_d0),
    .i_q0(Stage4_I_V_i_q0),
    .i_address1(fft_stage83_U0_Out_I_V_address1),
    .i_ce1(fft_stage83_U0_Out_I_V_ce1),
    .i_we1(fft_stage83_U0_Out_I_V_we1),
    .i_d1(fft_stage83_U0_Out_I_V_d1),
    .i_q1(Stage4_I_V_i_q1),
    .t_address0(fft_stage84_U0_X_I_V_address0),
    .t_ce0(fft_stage84_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage4_I_V_t_q0),
    .t_address1(fft_stage84_U0_X_I_V_address1),
    .t_ce1(fft_stage84_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage4_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage4_I_V_i_full_n),
    .i_write(ap_channel_done_Stage4_I_V),
    .t_empty_n(Stage4_I_V_t_empty_n),
    .t_read(fft_stage84_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage5_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage84_U0_Out_R_V_address0),
    .i_ce0(fft_stage84_U0_Out_R_V_ce0),
    .i_we0(fft_stage84_U0_Out_R_V_we0),
    .i_d0(fft_stage84_U0_Out_R_V_d0),
    .i_q0(Stage5_R_V_i_q0),
    .i_address1(fft_stage84_U0_Out_R_V_address1),
    .i_ce1(fft_stage84_U0_Out_R_V_ce1),
    .i_we1(fft_stage84_U0_Out_R_V_we1),
    .i_d1(fft_stage84_U0_Out_R_V_d1),
    .i_q1(Stage5_R_V_i_q1),
    .t_address0(fft_stage85_U0_X_R_V_address0),
    .t_ce0(fft_stage85_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage5_R_V_t_q0),
    .t_address1(fft_stage85_U0_X_R_V_address1),
    .t_ce1(fft_stage85_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage5_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage5_R_V_i_full_n),
    .i_write(ap_channel_done_Stage5_R_V),
    .t_empty_n(Stage5_R_V_t_empty_n),
    .t_read(fft_stage85_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage5_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage84_U0_Out_I_V_address0),
    .i_ce0(fft_stage84_U0_Out_I_V_ce0),
    .i_we0(fft_stage84_U0_Out_I_V_we0),
    .i_d0(fft_stage84_U0_Out_I_V_d0),
    .i_q0(Stage5_I_V_i_q0),
    .i_address1(fft_stage84_U0_Out_I_V_address1),
    .i_ce1(fft_stage84_U0_Out_I_V_ce1),
    .i_we1(fft_stage84_U0_Out_I_V_we1),
    .i_d1(fft_stage84_U0_Out_I_V_d1),
    .i_q1(Stage5_I_V_i_q1),
    .t_address0(fft_stage85_U0_X_I_V_address0),
    .t_ce0(fft_stage85_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage5_I_V_t_q0),
    .t_address1(fft_stage85_U0_X_I_V_address1),
    .t_ce1(fft_stage85_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage5_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage5_I_V_i_full_n),
    .i_write(ap_channel_done_Stage5_I_V),
    .t_empty_n(Stage5_I_V_t_empty_n),
    .t_read(fft_stage85_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage6_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage85_U0_Out_R_V_address0),
    .i_ce0(fft_stage85_U0_Out_R_V_ce0),
    .i_we0(fft_stage85_U0_Out_R_V_we0),
    .i_d0(fft_stage85_U0_Out_R_V_d0),
    .i_q0(Stage6_R_V_i_q0),
    .i_address1(fft_stage85_U0_Out_R_V_address1),
    .i_ce1(fft_stage85_U0_Out_R_V_ce1),
    .i_we1(fft_stage85_U0_Out_R_V_we1),
    .i_d1(fft_stage85_U0_Out_R_V_d1),
    .i_q1(Stage6_R_V_i_q1),
    .t_address0(fft_stage86_U0_X_R_V_address0),
    .t_ce0(fft_stage86_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage6_R_V_t_q0),
    .t_address1(fft_stage86_U0_X_R_V_address1),
    .t_ce1(fft_stage86_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage6_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage6_R_V_i_full_n),
    .i_write(ap_channel_done_Stage6_R_V),
    .t_empty_n(Stage6_R_V_t_empty_n),
    .t_read(fft_stage86_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage6_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage85_U0_Out_I_V_address0),
    .i_ce0(fft_stage85_U0_Out_I_V_ce0),
    .i_we0(fft_stage85_U0_Out_I_V_we0),
    .i_d0(fft_stage85_U0_Out_I_V_d0),
    .i_q0(Stage6_I_V_i_q0),
    .i_address1(fft_stage85_U0_Out_I_V_address1),
    .i_ce1(fft_stage85_U0_Out_I_V_ce1),
    .i_we1(fft_stage85_U0_Out_I_V_we1),
    .i_d1(fft_stage85_U0_Out_I_V_d1),
    .i_q1(Stage6_I_V_i_q1),
    .t_address0(fft_stage86_U0_X_I_V_address0),
    .t_ce0(fft_stage86_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage6_I_V_t_q0),
    .t_address1(fft_stage86_U0_X_I_V_address1),
    .t_ce1(fft_stage86_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage6_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage6_I_V_i_full_n),
    .i_write(ap_channel_done_Stage6_I_V),
    .t_empty_n(Stage6_I_V_t_empty_n),
    .t_read(fft_stage86_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage7_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage86_U0_Out_R_V_address0),
    .i_ce0(fft_stage86_U0_Out_R_V_ce0),
    .i_we0(fft_stage86_U0_Out_R_V_we0),
    .i_d0(fft_stage86_U0_Out_R_V_d0),
    .i_q0(Stage7_R_V_i_q0),
    .i_address1(fft_stage86_U0_Out_R_V_address1),
    .i_ce1(fft_stage86_U0_Out_R_V_ce1),
    .i_we1(fft_stage86_U0_Out_R_V_we1),
    .i_d1(fft_stage86_U0_Out_R_V_d1),
    .i_q1(Stage7_R_V_i_q1),
    .t_address0(fft_stage87_U0_X_R_V_address0),
    .t_ce0(fft_stage87_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage7_R_V_t_q0),
    .t_address1(fft_stage87_U0_X_R_V_address1),
    .t_ce1(fft_stage87_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage7_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage7_R_V_i_full_n),
    .i_write(ap_channel_done_Stage7_R_V),
    .t_empty_n(Stage7_R_V_t_empty_n),
    .t_read(fft_stage87_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage7_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage86_U0_Out_I_V_address0),
    .i_ce0(fft_stage86_U0_Out_I_V_ce0),
    .i_we0(fft_stage86_U0_Out_I_V_we0),
    .i_d0(fft_stage86_U0_Out_I_V_d0),
    .i_q0(Stage7_I_V_i_q0),
    .i_address1(fft_stage86_U0_Out_I_V_address1),
    .i_ce1(fft_stage86_U0_Out_I_V_ce1),
    .i_we1(fft_stage86_U0_Out_I_V_we1),
    .i_d1(fft_stage86_U0_Out_I_V_d1),
    .i_q1(Stage7_I_V_i_q1),
    .t_address0(fft_stage87_U0_X_I_V_address0),
    .t_ce0(fft_stage87_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage7_I_V_t_q0),
    .t_address1(fft_stage87_U0_X_I_V_address1),
    .t_ce1(fft_stage87_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage7_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage7_I_V_i_full_n),
    .i_write(ap_channel_done_Stage7_I_V),
    .t_empty_n(Stage7_I_V_t_empty_n),
    .t_read(fft_stage87_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage8_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage87_U0_Out_R_V_address0),
    .i_ce0(fft_stage87_U0_Out_R_V_ce0),
    .i_we0(fft_stage87_U0_Out_R_V_we0),
    .i_d0(fft_stage87_U0_Out_R_V_d0),
    .i_q0(Stage8_R_V_i_q0),
    .i_address1(fft_stage87_U0_Out_R_V_address1),
    .i_ce1(fft_stage87_U0_Out_R_V_ce1),
    .i_we1(fft_stage87_U0_Out_R_V_we1),
    .i_d1(fft_stage87_U0_Out_R_V_d1),
    .i_q1(Stage8_R_V_i_q1),
    .t_address0(fft_stage88_U0_X_R_V_address0),
    .t_ce0(fft_stage88_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage8_R_V_t_q0),
    .t_address1(fft_stage88_U0_X_R_V_address1),
    .t_ce1(fft_stage88_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage8_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage8_R_V_i_full_n),
    .i_write(ap_channel_done_Stage8_R_V),
    .t_empty_n(Stage8_R_V_t_empty_n),
    .t_read(fft_stage88_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage8_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage87_U0_Out_I_V_address0),
    .i_ce0(fft_stage87_U0_Out_I_V_ce0),
    .i_we0(fft_stage87_U0_Out_I_V_we0),
    .i_d0(fft_stage87_U0_Out_I_V_d0),
    .i_q0(Stage8_I_V_i_q0),
    .i_address1(fft_stage87_U0_Out_I_V_address1),
    .i_ce1(fft_stage87_U0_Out_I_V_ce1),
    .i_we1(fft_stage87_U0_Out_I_V_we1),
    .i_d1(fft_stage87_U0_Out_I_V_d1),
    .i_q1(Stage8_I_V_i_q1),
    .t_address0(fft_stage88_U0_X_I_V_address0),
    .t_ce0(fft_stage88_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage8_I_V_t_q0),
    .t_address1(fft_stage88_U0_X_I_V_address1),
    .t_ce1(fft_stage88_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage8_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage8_I_V_i_full_n),
    .i_write(ap_channel_done_Stage8_I_V),
    .t_empty_n(Stage8_I_V_t_empty_n),
    .t_read(fft_stage88_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage9_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage88_U0_Out_R_V_address0),
    .i_ce0(fft_stage88_U0_Out_R_V_ce0),
    .i_we0(fft_stage88_U0_Out_R_V_we0),
    .i_d0(fft_stage88_U0_Out_R_V_d0),
    .i_q0(Stage9_R_V_i_q0),
    .i_address1(fft_stage88_U0_Out_R_V_address1),
    .i_ce1(fft_stage88_U0_Out_R_V_ce1),
    .i_we1(fft_stage88_U0_Out_R_V_we1),
    .i_d1(fft_stage88_U0_Out_R_V_d1),
    .i_q1(Stage9_R_V_i_q1),
    .t_address0(fft_stage89_U0_X_R_V_address0),
    .t_ce0(fft_stage89_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage9_R_V_t_q0),
    .t_address1(fft_stage89_U0_X_R_V_address1),
    .t_ce1(fft_stage89_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage9_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage9_R_V_i_full_n),
    .i_write(ap_channel_done_Stage9_R_V),
    .t_empty_n(Stage9_R_V_t_empty_n),
    .t_read(fft_stage89_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage9_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage88_U0_Out_I_V_address0),
    .i_ce0(fft_stage88_U0_Out_I_V_ce0),
    .i_we0(fft_stage88_U0_Out_I_V_we0),
    .i_d0(fft_stage88_U0_Out_I_V_d0),
    .i_q0(Stage9_I_V_i_q0),
    .i_address1(fft_stage88_U0_Out_I_V_address1),
    .i_ce1(fft_stage88_U0_Out_I_V_ce1),
    .i_we1(fft_stage88_U0_Out_I_V_we1),
    .i_d1(fft_stage88_U0_Out_I_V_d1),
    .i_q1(Stage9_I_V_i_q1),
    .t_address0(fft_stage89_U0_X_I_V_address0),
    .t_ce0(fft_stage89_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage9_I_V_t_q0),
    .t_address1(fft_stage89_U0_X_I_V_address1),
    .t_ce1(fft_stage89_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage9_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage9_I_V_i_full_n),
    .i_write(ap_channel_done_Stage9_I_V),
    .t_empty_n(Stage9_I_V_t_empty_n),
    .t_read(fft_stage89_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage10_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage89_U0_Out_R_V_address0),
    .i_ce0(fft_stage89_U0_Out_R_V_ce0),
    .i_we0(fft_stage89_U0_Out_R_V_we0),
    .i_d0(fft_stage89_U0_Out_R_V_d0),
    .i_q0(Stage10_R_V_i_q0),
    .i_address1(fft_stage89_U0_Out_R_V_address1),
    .i_ce1(fft_stage89_U0_Out_R_V_ce1),
    .i_we1(fft_stage89_U0_Out_R_V_we1),
    .i_d1(fft_stage89_U0_Out_R_V_d1),
    .i_q1(Stage10_R_V_i_q1),
    .t_address0(fft_stage90_U0_X_R_V_address0),
    .t_ce0(fft_stage90_U0_X_R_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage10_R_V_t_q0),
    .t_address1(fft_stage90_U0_X_R_V_address1),
    .t_ce1(fft_stage90_U0_X_R_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage10_R_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage10_R_V_i_full_n),
    .i_write(ap_channel_done_Stage10_R_V),
    .t_empty_n(Stage10_R_V_t_empty_n),
    .t_read(fft_stage90_U0_ap_ready)
);

fft_streaming_Stancg #(
    .DataWidth( 22 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Stage10_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft_stage89_U0_Out_I_V_address0),
    .i_ce0(fft_stage89_U0_Out_I_V_ce0),
    .i_we0(fft_stage89_U0_Out_I_V_we0),
    .i_d0(fft_stage89_U0_Out_I_V_d0),
    .i_q0(Stage10_I_V_i_q0),
    .i_address1(fft_stage89_U0_Out_I_V_address1),
    .i_ce1(fft_stage89_U0_Out_I_V_ce1),
    .i_we1(fft_stage89_U0_Out_I_V_we1),
    .i_d1(fft_stage89_U0_Out_I_V_d1),
    .i_q1(Stage10_I_V_i_q1),
    .t_address0(fft_stage90_U0_X_I_V_address0),
    .t_ce0(fft_stage90_U0_X_I_V_ce0),
    .t_we0(1'b0),
    .t_d0(22'd0),
    .t_q0(Stage10_I_V_t_q0),
    .t_address1(fft_stage90_U0_X_I_V_address1),
    .t_ce1(fft_stage90_U0_X_I_V_ce1),
    .t_we1(1'b0),
    .t_d1(22'd0),
    .t_q1(Stage10_I_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Stage10_I_V_i_full_n),
    .i_write(ap_channel_done_Stage10_I_V),
    .t_empty_n(Stage10_I_V_t_empty_n),
    .t_read(fft_stage90_U0_ap_ready)
);

bit_reverse bit_reverse_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(bit_reverse_U0_ap_start),
    .ap_done(bit_reverse_U0_ap_done),
    .ap_continue(bit_reverse_U0_ap_continue),
    .ap_idle(bit_reverse_U0_ap_idle),
    .ap_ready(bit_reverse_U0_ap_ready),
    .X_R_V_address0(bit_reverse_U0_X_R_V_address0),
    .X_R_V_ce0(bit_reverse_U0_X_R_V_ce0),
    .X_R_V_q0(X_R_V_q0),
    .X_I_V_address0(bit_reverse_U0_X_I_V_address0),
    .X_I_V_ce0(bit_reverse_U0_X_I_V_ce0),
    .X_I_V_q0(X_I_V_q0),
    .OUT_R_V_address0(bit_reverse_U0_OUT_R_V_address0),
    .OUT_R_V_ce0(bit_reverse_U0_OUT_R_V_ce0),
    .OUT_R_V_we0(bit_reverse_U0_OUT_R_V_we0),
    .OUT_R_V_d0(bit_reverse_U0_OUT_R_V_d0),
    .OUT_I_V_address0(bit_reverse_U0_OUT_I_V_address0),
    .OUT_I_V_ce0(bit_reverse_U0_OUT_I_V_ce0),
    .OUT_I_V_we0(bit_reverse_U0_OUT_I_V_we0),
    .OUT_I_V_d0(bit_reverse_U0_OUT_I_V_d0)
);

fft_stage81 fft_stage81_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage81_U0_ap_start),
    .ap_done(fft_stage81_U0_ap_done),
    .ap_continue(fft_stage81_U0_ap_continue),
    .ap_idle(fft_stage81_U0_ap_idle),
    .ap_ready(fft_stage81_U0_ap_ready),
    .X_R_V_address0(fft_stage81_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage81_U0_X_R_V_ce0),
    .X_R_V_q0(Stage1_R_V_t_q0),
    .X_R_V_address1(fft_stage81_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage81_U0_X_R_V_ce1),
    .X_R_V_q1(Stage1_R_V_t_q1),
    .X_I_V_address0(fft_stage81_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage81_U0_X_I_V_ce0),
    .X_I_V_q0(Stage1_I_V_t_q0),
    .X_I_V_address1(fft_stage81_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage81_U0_X_I_V_ce1),
    .X_I_V_q1(Stage1_I_V_t_q1),
    .Out_R_V_address0(fft_stage81_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage81_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage81_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage81_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage81_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage81_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage81_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage81_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage81_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage81_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage81_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage81_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage81_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage81_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage81_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage81_U0_Out_I_V_d1)
);

fft_stage82 fft_stage82_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage82_U0_ap_start),
    .ap_done(fft_stage82_U0_ap_done),
    .ap_continue(fft_stage82_U0_ap_continue),
    .ap_idle(fft_stage82_U0_ap_idle),
    .ap_ready(fft_stage82_U0_ap_ready),
    .X_R_V_address0(fft_stage82_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage82_U0_X_R_V_ce0),
    .X_R_V_q0(Stage2_R_V_t_q0),
    .X_R_V_address1(fft_stage82_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage82_U0_X_R_V_ce1),
    .X_R_V_q1(Stage2_R_V_t_q1),
    .X_I_V_address0(fft_stage82_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage82_U0_X_I_V_ce0),
    .X_I_V_q0(Stage2_I_V_t_q0),
    .X_I_V_address1(fft_stage82_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage82_U0_X_I_V_ce1),
    .X_I_V_q1(Stage2_I_V_t_q1),
    .Out_R_V_address0(fft_stage82_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage82_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage82_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage82_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage82_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage82_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage82_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage82_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage82_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage82_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage82_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage82_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage82_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage82_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage82_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage82_U0_Out_I_V_d1)
);

fft_stage83 fft_stage83_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage83_U0_ap_start),
    .ap_done(fft_stage83_U0_ap_done),
    .ap_continue(fft_stage83_U0_ap_continue),
    .ap_idle(fft_stage83_U0_ap_idle),
    .ap_ready(fft_stage83_U0_ap_ready),
    .X_R_V_address0(fft_stage83_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage83_U0_X_R_V_ce0),
    .X_R_V_q0(Stage3_R_V_t_q0),
    .X_R_V_address1(fft_stage83_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage83_U0_X_R_V_ce1),
    .X_R_V_q1(Stage3_R_V_t_q1),
    .X_I_V_address0(fft_stage83_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage83_U0_X_I_V_ce0),
    .X_I_V_q0(Stage3_I_V_t_q0),
    .X_I_V_address1(fft_stage83_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage83_U0_X_I_V_ce1),
    .X_I_V_q1(Stage3_I_V_t_q1),
    .Out_R_V_address0(fft_stage83_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage83_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage83_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage83_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage83_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage83_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage83_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage83_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage83_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage83_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage83_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage83_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage83_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage83_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage83_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage83_U0_Out_I_V_d1)
);

fft_stage84 fft_stage84_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage84_U0_ap_start),
    .ap_done(fft_stage84_U0_ap_done),
    .ap_continue(fft_stage84_U0_ap_continue),
    .ap_idle(fft_stage84_U0_ap_idle),
    .ap_ready(fft_stage84_U0_ap_ready),
    .X_R_V_address0(fft_stage84_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage84_U0_X_R_V_ce0),
    .X_R_V_q0(Stage4_R_V_t_q0),
    .X_R_V_address1(fft_stage84_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage84_U0_X_R_V_ce1),
    .X_R_V_q1(Stage4_R_V_t_q1),
    .X_I_V_address0(fft_stage84_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage84_U0_X_I_V_ce0),
    .X_I_V_q0(Stage4_I_V_t_q0),
    .X_I_V_address1(fft_stage84_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage84_U0_X_I_V_ce1),
    .X_I_V_q1(Stage4_I_V_t_q1),
    .Out_R_V_address0(fft_stage84_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage84_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage84_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage84_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage84_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage84_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage84_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage84_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage84_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage84_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage84_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage84_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage84_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage84_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage84_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage84_U0_Out_I_V_d1)
);

fft_stage85 fft_stage85_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage85_U0_ap_start),
    .ap_done(fft_stage85_U0_ap_done),
    .ap_continue(fft_stage85_U0_ap_continue),
    .ap_idle(fft_stage85_U0_ap_idle),
    .ap_ready(fft_stage85_U0_ap_ready),
    .X_R_V_address0(fft_stage85_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage85_U0_X_R_V_ce0),
    .X_R_V_q0(Stage5_R_V_t_q0),
    .X_R_V_address1(fft_stage85_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage85_U0_X_R_V_ce1),
    .X_R_V_q1(Stage5_R_V_t_q1),
    .X_I_V_address0(fft_stage85_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage85_U0_X_I_V_ce0),
    .X_I_V_q0(Stage5_I_V_t_q0),
    .X_I_V_address1(fft_stage85_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage85_U0_X_I_V_ce1),
    .X_I_V_q1(Stage5_I_V_t_q1),
    .Out_R_V_address0(fft_stage85_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage85_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage85_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage85_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage85_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage85_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage85_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage85_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage85_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage85_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage85_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage85_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage85_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage85_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage85_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage85_U0_Out_I_V_d1)
);

fft_stage86 fft_stage86_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage86_U0_ap_start),
    .ap_done(fft_stage86_U0_ap_done),
    .ap_continue(fft_stage86_U0_ap_continue),
    .ap_idle(fft_stage86_U0_ap_idle),
    .ap_ready(fft_stage86_U0_ap_ready),
    .X_R_V_address0(fft_stage86_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage86_U0_X_R_V_ce0),
    .X_R_V_q0(Stage6_R_V_t_q0),
    .X_R_V_address1(fft_stage86_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage86_U0_X_R_V_ce1),
    .X_R_V_q1(Stage6_R_V_t_q1),
    .X_I_V_address0(fft_stage86_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage86_U0_X_I_V_ce0),
    .X_I_V_q0(Stage6_I_V_t_q0),
    .X_I_V_address1(fft_stage86_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage86_U0_X_I_V_ce1),
    .X_I_V_q1(Stage6_I_V_t_q1),
    .Out_R_V_address0(fft_stage86_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage86_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage86_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage86_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage86_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage86_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage86_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage86_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage86_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage86_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage86_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage86_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage86_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage86_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage86_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage86_U0_Out_I_V_d1)
);

fft_stage87 fft_stage87_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage87_U0_ap_start),
    .ap_done(fft_stage87_U0_ap_done),
    .ap_continue(fft_stage87_U0_ap_continue),
    .ap_idle(fft_stage87_U0_ap_idle),
    .ap_ready(fft_stage87_U0_ap_ready),
    .X_R_V_address0(fft_stage87_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage87_U0_X_R_V_ce0),
    .X_R_V_q0(Stage7_R_V_t_q0),
    .X_R_V_address1(fft_stage87_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage87_U0_X_R_V_ce1),
    .X_R_V_q1(Stage7_R_V_t_q1),
    .X_I_V_address0(fft_stage87_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage87_U0_X_I_V_ce0),
    .X_I_V_q0(Stage7_I_V_t_q0),
    .X_I_V_address1(fft_stage87_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage87_U0_X_I_V_ce1),
    .X_I_V_q1(Stage7_I_V_t_q1),
    .Out_R_V_address0(fft_stage87_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage87_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage87_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage87_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage87_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage87_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage87_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage87_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage87_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage87_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage87_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage87_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage87_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage87_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage87_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage87_U0_Out_I_V_d1)
);

fft_stage88 fft_stage88_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage88_U0_ap_start),
    .ap_done(fft_stage88_U0_ap_done),
    .ap_continue(fft_stage88_U0_ap_continue),
    .ap_idle(fft_stage88_U0_ap_idle),
    .ap_ready(fft_stage88_U0_ap_ready),
    .X_R_V_address0(fft_stage88_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage88_U0_X_R_V_ce0),
    .X_R_V_q0(Stage8_R_V_t_q0),
    .X_R_V_address1(fft_stage88_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage88_U0_X_R_V_ce1),
    .X_R_V_q1(Stage8_R_V_t_q1),
    .X_I_V_address0(fft_stage88_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage88_U0_X_I_V_ce0),
    .X_I_V_q0(Stage8_I_V_t_q0),
    .X_I_V_address1(fft_stage88_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage88_U0_X_I_V_ce1),
    .X_I_V_q1(Stage8_I_V_t_q1),
    .Out_R_V_address0(fft_stage88_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage88_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage88_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage88_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage88_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage88_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage88_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage88_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage88_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage88_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage88_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage88_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage88_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage88_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage88_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage88_U0_Out_I_V_d1)
);

fft_stage89 fft_stage89_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage89_U0_ap_start),
    .ap_done(fft_stage89_U0_ap_done),
    .ap_continue(fft_stage89_U0_ap_continue),
    .ap_idle(fft_stage89_U0_ap_idle),
    .ap_ready(fft_stage89_U0_ap_ready),
    .X_R_V_address0(fft_stage89_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage89_U0_X_R_V_ce0),
    .X_R_V_q0(Stage9_R_V_t_q0),
    .X_R_V_address1(fft_stage89_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage89_U0_X_R_V_ce1),
    .X_R_V_q1(Stage9_R_V_t_q1),
    .X_I_V_address0(fft_stage89_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage89_U0_X_I_V_ce0),
    .X_I_V_q0(Stage9_I_V_t_q0),
    .X_I_V_address1(fft_stage89_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage89_U0_X_I_V_ce1),
    .X_I_V_q1(Stage9_I_V_t_q1),
    .Out_R_V_address0(fft_stage89_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage89_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage89_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage89_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage89_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage89_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage89_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage89_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage89_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage89_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage89_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage89_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage89_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage89_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage89_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage89_U0_Out_I_V_d1)
);

fft_stage90 fft_stage90_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage90_U0_ap_start),
    .ap_done(fft_stage90_U0_ap_done),
    .ap_continue(fft_stage90_U0_ap_continue),
    .ap_idle(fft_stage90_U0_ap_idle),
    .ap_ready(fft_stage90_U0_ap_ready),
    .X_R_V_address0(fft_stage90_U0_X_R_V_address0),
    .X_R_V_ce0(fft_stage90_U0_X_R_V_ce0),
    .X_R_V_q0(Stage10_R_V_t_q0),
    .X_R_V_address1(fft_stage90_U0_X_R_V_address1),
    .X_R_V_ce1(fft_stage90_U0_X_R_V_ce1),
    .X_R_V_q1(Stage10_R_V_t_q1),
    .X_I_V_address0(fft_stage90_U0_X_I_V_address0),
    .X_I_V_ce0(fft_stage90_U0_X_I_V_ce0),
    .X_I_V_q0(Stage10_I_V_t_q0),
    .X_I_V_address1(fft_stage90_U0_X_I_V_address1),
    .X_I_V_ce1(fft_stage90_U0_X_I_V_ce1),
    .X_I_V_q1(Stage10_I_V_t_q1),
    .Out_R_V_address0(fft_stage90_U0_Out_R_V_address0),
    .Out_R_V_ce0(fft_stage90_U0_Out_R_V_ce0),
    .Out_R_V_we0(fft_stage90_U0_Out_R_V_we0),
    .Out_R_V_d0(fft_stage90_U0_Out_R_V_d0),
    .Out_R_V_address1(fft_stage90_U0_Out_R_V_address1),
    .Out_R_V_ce1(fft_stage90_U0_Out_R_V_ce1),
    .Out_R_V_we1(fft_stage90_U0_Out_R_V_we1),
    .Out_R_V_d1(fft_stage90_U0_Out_R_V_d1),
    .Out_I_V_address0(fft_stage90_U0_Out_I_V_address0),
    .Out_I_V_ce0(fft_stage90_U0_Out_I_V_ce0),
    .Out_I_V_we0(fft_stage90_U0_Out_I_V_we0),
    .Out_I_V_d0(fft_stage90_U0_Out_I_V_d0),
    .Out_I_V_address1(fft_stage90_U0_Out_I_V_address1),
    .Out_I_V_ce1(fft_stage90_U0_Out_I_V_ce1),
    .Out_I_V_we1(fft_stage90_U0_Out_I_V_we1),
    .Out_I_V_d1(fft_stage90_U0_Out_I_V_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage10_I_V <= 1'b0;
    end else begin
        if (((fft_stage89_U0_ap_done & fft_stage89_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage10_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage10_I_V <= ap_sync_channel_write_Stage10_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage10_R_V <= 1'b0;
    end else begin
        if (((fft_stage89_U0_ap_done & fft_stage89_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage10_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage10_R_V <= ap_sync_channel_write_Stage10_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage1_I_V <= 1'b0;
    end else begin
        if (((bit_reverse_U0_ap_done & bit_reverse_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage1_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage1_I_V <= ap_sync_channel_write_Stage1_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage1_R_V <= 1'b0;
    end else begin
        if (((bit_reverse_U0_ap_done & bit_reverse_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage1_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage1_R_V <= ap_sync_channel_write_Stage1_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage2_I_V <= 1'b0;
    end else begin
        if (((fft_stage81_U0_ap_done & fft_stage81_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage2_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage2_I_V <= ap_sync_channel_write_Stage2_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage2_R_V <= 1'b0;
    end else begin
        if (((fft_stage81_U0_ap_done & fft_stage81_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage2_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage2_R_V <= ap_sync_channel_write_Stage2_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage3_I_V <= 1'b0;
    end else begin
        if (((fft_stage82_U0_ap_done & fft_stage82_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage3_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage3_I_V <= ap_sync_channel_write_Stage3_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage3_R_V <= 1'b0;
    end else begin
        if (((fft_stage82_U0_ap_done & fft_stage82_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage3_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage3_R_V <= ap_sync_channel_write_Stage3_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage4_I_V <= 1'b0;
    end else begin
        if (((fft_stage83_U0_ap_done & fft_stage83_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage4_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage4_I_V <= ap_sync_channel_write_Stage4_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage4_R_V <= 1'b0;
    end else begin
        if (((fft_stage83_U0_ap_done & fft_stage83_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage4_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage4_R_V <= ap_sync_channel_write_Stage4_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage5_I_V <= 1'b0;
    end else begin
        if (((fft_stage84_U0_ap_done & fft_stage84_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage5_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage5_I_V <= ap_sync_channel_write_Stage5_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage5_R_V <= 1'b0;
    end else begin
        if (((fft_stage84_U0_ap_done & fft_stage84_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage5_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage5_R_V <= ap_sync_channel_write_Stage5_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage6_I_V <= 1'b0;
    end else begin
        if (((fft_stage85_U0_ap_done & fft_stage85_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage6_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage6_I_V <= ap_sync_channel_write_Stage6_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage6_R_V <= 1'b0;
    end else begin
        if (((fft_stage85_U0_ap_done & fft_stage85_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage6_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage6_R_V <= ap_sync_channel_write_Stage6_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage7_I_V <= 1'b0;
    end else begin
        if (((fft_stage86_U0_ap_done & fft_stage86_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage7_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage7_I_V <= ap_sync_channel_write_Stage7_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage7_R_V <= 1'b0;
    end else begin
        if (((fft_stage86_U0_ap_done & fft_stage86_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage7_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage7_R_V <= ap_sync_channel_write_Stage7_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage8_I_V <= 1'b0;
    end else begin
        if (((fft_stage87_U0_ap_done & fft_stage87_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage8_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage8_I_V <= ap_sync_channel_write_Stage8_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage8_R_V <= 1'b0;
    end else begin
        if (((fft_stage87_U0_ap_done & fft_stage87_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage8_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage8_R_V <= ap_sync_channel_write_Stage8_R_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage9_I_V <= 1'b0;
    end else begin
        if (((fft_stage88_U0_ap_done & fft_stage88_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage9_I_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage9_I_V <= ap_sync_channel_write_Stage9_I_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Stage9_R_V <= 1'b0;
    end else begin
        if (((fft_stage88_U0_ap_done & fft_stage88_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Stage9_R_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Stage9_R_V <= ap_sync_channel_write_Stage9_R_V;
        end
    end
end

assign OUT_I_V_address0 = fft_stage90_U0_Out_I_V_address0;

assign OUT_I_V_address1 = fft_stage90_U0_Out_I_V_address1;

assign OUT_I_V_ce0 = fft_stage90_U0_Out_I_V_ce0;

assign OUT_I_V_ce1 = fft_stage90_U0_Out_I_V_ce1;

assign OUT_I_V_d0 = fft_stage90_U0_Out_I_V_d0;

assign OUT_I_V_d1 = fft_stage90_U0_Out_I_V_d1;

assign OUT_I_V_we0 = fft_stage90_U0_Out_I_V_we0;

assign OUT_I_V_we1 = fft_stage90_U0_Out_I_V_we1;

assign OUT_R_V_address0 = fft_stage90_U0_Out_R_V_address0;

assign OUT_R_V_address1 = fft_stage90_U0_Out_R_V_address1;

assign OUT_R_V_ce0 = fft_stage90_U0_Out_R_V_ce0;

assign OUT_R_V_ce1 = fft_stage90_U0_Out_R_V_ce1;

assign OUT_R_V_d0 = fft_stage90_U0_Out_R_V_d0;

assign OUT_R_V_d1 = fft_stage90_U0_Out_R_V_d1;

assign OUT_R_V_we0 = fft_stage90_U0_Out_R_V_we0;

assign OUT_R_V_we1 = fft_stage90_U0_Out_R_V_we1;

assign Stage1_I_V_t_d1 = 22'd0;

assign Stage1_I_V_t_we1 = 1'b0;

assign Stage1_R_V_t_d1 = 22'd0;

assign Stage1_R_V_t_we1 = 1'b0;

assign X_I_V_address0 = bit_reverse_U0_X_I_V_address0;

assign X_I_V_address1 = 10'd0;

assign X_I_V_ce0 = bit_reverse_U0_X_I_V_ce0;

assign X_I_V_ce1 = 1'b0;

assign X_I_V_d0 = 22'd0;

assign X_I_V_d1 = 22'd0;

assign X_I_V_we0 = 1'b0;

assign X_I_V_we1 = 1'b0;

assign X_R_V_address0 = bit_reverse_U0_X_R_V_address0;

assign X_R_V_address1 = 10'd0;

assign X_R_V_ce0 = bit_reverse_U0_X_R_V_ce0;

assign X_R_V_ce1 = 1'b0;

assign X_R_V_d0 = 22'd0;

assign X_R_V_d1 = 22'd0;

assign X_R_V_we0 = 1'b0;

assign X_R_V_we1 = 1'b0;

assign ap_channel_done_Stage10_I_V = (fft_stage89_U0_ap_done & (ap_sync_reg_channel_write_Stage10_I_V ^ 1'b1));

assign ap_channel_done_Stage10_R_V = (fft_stage89_U0_ap_done & (ap_sync_reg_channel_write_Stage10_R_V ^ 1'b1));

assign ap_channel_done_Stage1_I_V = ((ap_sync_reg_channel_write_Stage1_I_V ^ 1'b1) & bit_reverse_U0_ap_done);

assign ap_channel_done_Stage1_R_V = ((ap_sync_reg_channel_write_Stage1_R_V ^ 1'b1) & bit_reverse_U0_ap_done);

assign ap_channel_done_Stage2_I_V = (fft_stage81_U0_ap_done & (ap_sync_reg_channel_write_Stage2_I_V ^ 1'b1));

assign ap_channel_done_Stage2_R_V = (fft_stage81_U0_ap_done & (ap_sync_reg_channel_write_Stage2_R_V ^ 1'b1));

assign ap_channel_done_Stage3_I_V = (fft_stage82_U0_ap_done & (ap_sync_reg_channel_write_Stage3_I_V ^ 1'b1));

assign ap_channel_done_Stage3_R_V = (fft_stage82_U0_ap_done & (ap_sync_reg_channel_write_Stage3_R_V ^ 1'b1));

assign ap_channel_done_Stage4_I_V = (fft_stage83_U0_ap_done & (ap_sync_reg_channel_write_Stage4_I_V ^ 1'b1));

assign ap_channel_done_Stage4_R_V = (fft_stage83_U0_ap_done & (ap_sync_reg_channel_write_Stage4_R_V ^ 1'b1));

assign ap_channel_done_Stage5_I_V = (fft_stage84_U0_ap_done & (ap_sync_reg_channel_write_Stage5_I_V ^ 1'b1));

assign ap_channel_done_Stage5_R_V = (fft_stage84_U0_ap_done & (ap_sync_reg_channel_write_Stage5_R_V ^ 1'b1));

assign ap_channel_done_Stage6_I_V = (fft_stage85_U0_ap_done & (ap_sync_reg_channel_write_Stage6_I_V ^ 1'b1));

assign ap_channel_done_Stage6_R_V = (fft_stage85_U0_ap_done & (ap_sync_reg_channel_write_Stage6_R_V ^ 1'b1));

assign ap_channel_done_Stage7_I_V = (fft_stage86_U0_ap_done & (ap_sync_reg_channel_write_Stage7_I_V ^ 1'b1));

assign ap_channel_done_Stage7_R_V = (fft_stage86_U0_ap_done & (ap_sync_reg_channel_write_Stage7_R_V ^ 1'b1));

assign ap_channel_done_Stage8_I_V = (fft_stage87_U0_ap_done & (ap_sync_reg_channel_write_Stage8_I_V ^ 1'b1));

assign ap_channel_done_Stage8_R_V = (fft_stage87_U0_ap_done & (ap_sync_reg_channel_write_Stage8_R_V ^ 1'b1));

assign ap_channel_done_Stage9_I_V = (fft_stage88_U0_ap_done & (ap_sync_reg_channel_write_Stage9_I_V ^ 1'b1));

assign ap_channel_done_Stage9_R_V = (fft_stage88_U0_ap_done & (ap_sync_reg_channel_write_Stage9_R_V ^ 1'b1));

assign ap_done = fft_stage90_U0_ap_done;

assign ap_idle = (fft_stage90_U0_ap_idle & fft_stage89_U0_ap_idle & fft_stage88_U0_ap_idle & fft_stage87_U0_ap_idle & fft_stage86_U0_ap_idle & fft_stage85_U0_ap_idle & fft_stage84_U0_ap_idle & fft_stage83_U0_ap_idle & fft_stage82_U0_ap_idle & fft_stage81_U0_ap_idle & (1'b1 ^ Stage10_I_V_t_empty_n) & (1'b1 ^ Stage10_R_V_t_empty_n) & (1'b1 ^ Stage9_I_V_t_empty_n) & (1'b1 ^ Stage9_R_V_t_empty_n) & (1'b1 ^ Stage8_I_V_t_empty_n) & (1'b1 ^ Stage8_R_V_t_empty_n) & (1'b1 ^ Stage7_I_V_t_empty_n) & (1'b1 ^ Stage7_R_V_t_empty_n) & (1'b1 ^ Stage6_I_V_t_empty_n) & (1'b1 ^ Stage6_R_V_t_empty_n) & (1'b1 ^ Stage5_I_V_t_empty_n) & (1'b1 ^ Stage5_R_V_t_empty_n) & (1'b1 ^ Stage4_I_V_t_empty_n) & (1'b1 ^ Stage4_R_V_t_empty_n) & (1'b1 ^ Stage3_I_V_t_empty_n) & (1'b1 ^ Stage3_R_V_t_empty_n) & (1'b1 ^ Stage2_I_V_t_empty_n) & (1'b1 ^ Stage2_R_V_t_empty_n) & (1'b1 ^ Stage1_I_V_t_empty_n) & (1'b1 ^ Stage1_R_V_t_empty_n) & bit_reverse_U0_ap_idle);

assign ap_ready = bit_reverse_U0_ap_ready;

assign ap_sync_channel_write_Stage10_I_V = ((fft_stage89_U0_Out_I_V_full_n & ap_channel_done_Stage10_I_V) | ap_sync_reg_channel_write_Stage10_I_V);

assign ap_sync_channel_write_Stage10_R_V = ((fft_stage89_U0_Out_R_V_full_n & ap_channel_done_Stage10_R_V) | ap_sync_reg_channel_write_Stage10_R_V);

assign ap_sync_channel_write_Stage1_I_V = ((bit_reverse_U0_OUT_I_V_full_n & ap_channel_done_Stage1_I_V) | ap_sync_reg_channel_write_Stage1_I_V);

assign ap_sync_channel_write_Stage1_R_V = ((bit_reverse_U0_OUT_R_V_full_n & ap_channel_done_Stage1_R_V) | ap_sync_reg_channel_write_Stage1_R_V);

assign ap_sync_channel_write_Stage2_I_V = ((fft_stage81_U0_Out_I_V_full_n & ap_channel_done_Stage2_I_V) | ap_sync_reg_channel_write_Stage2_I_V);

assign ap_sync_channel_write_Stage2_R_V = ((fft_stage81_U0_Out_R_V_full_n & ap_channel_done_Stage2_R_V) | ap_sync_reg_channel_write_Stage2_R_V);

assign ap_sync_channel_write_Stage3_I_V = ((fft_stage82_U0_Out_I_V_full_n & ap_channel_done_Stage3_I_V) | ap_sync_reg_channel_write_Stage3_I_V);

assign ap_sync_channel_write_Stage3_R_V = ((fft_stage82_U0_Out_R_V_full_n & ap_channel_done_Stage3_R_V) | ap_sync_reg_channel_write_Stage3_R_V);

assign ap_sync_channel_write_Stage4_I_V = ((fft_stage83_U0_Out_I_V_full_n & ap_channel_done_Stage4_I_V) | ap_sync_reg_channel_write_Stage4_I_V);

assign ap_sync_channel_write_Stage4_R_V = ((fft_stage83_U0_Out_R_V_full_n & ap_channel_done_Stage4_R_V) | ap_sync_reg_channel_write_Stage4_R_V);

assign ap_sync_channel_write_Stage5_I_V = ((fft_stage84_U0_Out_I_V_full_n & ap_channel_done_Stage5_I_V) | ap_sync_reg_channel_write_Stage5_I_V);

assign ap_sync_channel_write_Stage5_R_V = ((fft_stage84_U0_Out_R_V_full_n & ap_channel_done_Stage5_R_V) | ap_sync_reg_channel_write_Stage5_R_V);

assign ap_sync_channel_write_Stage6_I_V = ((fft_stage85_U0_Out_I_V_full_n & ap_channel_done_Stage6_I_V) | ap_sync_reg_channel_write_Stage6_I_V);

assign ap_sync_channel_write_Stage6_R_V = ((fft_stage85_U0_Out_R_V_full_n & ap_channel_done_Stage6_R_V) | ap_sync_reg_channel_write_Stage6_R_V);

assign ap_sync_channel_write_Stage7_I_V = ((fft_stage86_U0_Out_I_V_full_n & ap_channel_done_Stage7_I_V) | ap_sync_reg_channel_write_Stage7_I_V);

assign ap_sync_channel_write_Stage7_R_V = ((fft_stage86_U0_Out_R_V_full_n & ap_channel_done_Stage7_R_V) | ap_sync_reg_channel_write_Stage7_R_V);

assign ap_sync_channel_write_Stage8_I_V = ((fft_stage87_U0_Out_I_V_full_n & ap_channel_done_Stage8_I_V) | ap_sync_reg_channel_write_Stage8_I_V);

assign ap_sync_channel_write_Stage8_R_V = ((fft_stage87_U0_Out_R_V_full_n & ap_channel_done_Stage8_R_V) | ap_sync_reg_channel_write_Stage8_R_V);

assign ap_sync_channel_write_Stage9_I_V = ((fft_stage88_U0_Out_I_V_full_n & ap_channel_done_Stage9_I_V) | ap_sync_reg_channel_write_Stage9_I_V);

assign ap_sync_channel_write_Stage9_R_V = ((fft_stage88_U0_Out_R_V_full_n & ap_channel_done_Stage9_R_V) | ap_sync_reg_channel_write_Stage9_R_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = fft_stage90_U0_ap_done;

assign ap_sync_ready = bit_reverse_U0_ap_ready;

assign bit_reverse_U0_OUT_I_V_full_n = Stage1_I_V_i_full_n;

assign bit_reverse_U0_OUT_R_V_full_n = Stage1_R_V_i_full_n;

assign bit_reverse_U0_ap_continue = (ap_sync_channel_write_Stage1_R_V & ap_sync_channel_write_Stage1_I_V);

assign bit_reverse_U0_ap_start = ap_start;

assign bit_reverse_U0_start_full_n = 1'b1;

assign bit_reverse_U0_start_write = 1'b0;

assign fft_stage81_U0_Out_I_V_full_n = Stage2_I_V_i_full_n;

assign fft_stage81_U0_Out_R_V_full_n = Stage2_R_V_i_full_n;

assign fft_stage81_U0_ap_continue = (ap_sync_channel_write_Stage2_R_V & ap_sync_channel_write_Stage2_I_V);

assign fft_stage81_U0_ap_start = (Stage1_R_V_t_empty_n & Stage1_I_V_t_empty_n);

assign fft_stage81_U0_start_full_n = 1'b1;

assign fft_stage81_U0_start_write = 1'b0;

assign fft_stage82_U0_Out_I_V_full_n = Stage3_I_V_i_full_n;

assign fft_stage82_U0_Out_R_V_full_n = Stage3_R_V_i_full_n;

assign fft_stage82_U0_ap_continue = (ap_sync_channel_write_Stage3_R_V & ap_sync_channel_write_Stage3_I_V);

assign fft_stage82_U0_ap_start = (Stage2_R_V_t_empty_n & Stage2_I_V_t_empty_n);

assign fft_stage82_U0_start_full_n = 1'b1;

assign fft_stage82_U0_start_write = 1'b0;

assign fft_stage83_U0_Out_I_V_full_n = Stage4_I_V_i_full_n;

assign fft_stage83_U0_Out_R_V_full_n = Stage4_R_V_i_full_n;

assign fft_stage83_U0_ap_continue = (ap_sync_channel_write_Stage4_R_V & ap_sync_channel_write_Stage4_I_V);

assign fft_stage83_U0_ap_start = (Stage3_R_V_t_empty_n & Stage3_I_V_t_empty_n);

assign fft_stage83_U0_start_full_n = 1'b1;

assign fft_stage83_U0_start_write = 1'b0;

assign fft_stage84_U0_Out_I_V_full_n = Stage5_I_V_i_full_n;

assign fft_stage84_U0_Out_R_V_full_n = Stage5_R_V_i_full_n;

assign fft_stage84_U0_ap_continue = (ap_sync_channel_write_Stage5_R_V & ap_sync_channel_write_Stage5_I_V);

assign fft_stage84_U0_ap_start = (Stage4_R_V_t_empty_n & Stage4_I_V_t_empty_n);

assign fft_stage84_U0_start_full_n = 1'b1;

assign fft_stage84_U0_start_write = 1'b0;

assign fft_stage85_U0_Out_I_V_full_n = Stage6_I_V_i_full_n;

assign fft_stage85_U0_Out_R_V_full_n = Stage6_R_V_i_full_n;

assign fft_stage85_U0_ap_continue = (ap_sync_channel_write_Stage6_R_V & ap_sync_channel_write_Stage6_I_V);

assign fft_stage85_U0_ap_start = (Stage5_R_V_t_empty_n & Stage5_I_V_t_empty_n);

assign fft_stage85_U0_start_full_n = 1'b1;

assign fft_stage85_U0_start_write = 1'b0;

assign fft_stage86_U0_Out_I_V_full_n = Stage7_I_V_i_full_n;

assign fft_stage86_U0_Out_R_V_full_n = Stage7_R_V_i_full_n;

assign fft_stage86_U0_ap_continue = (ap_sync_channel_write_Stage7_R_V & ap_sync_channel_write_Stage7_I_V);

assign fft_stage86_U0_ap_start = (Stage6_R_V_t_empty_n & Stage6_I_V_t_empty_n);

assign fft_stage86_U0_start_full_n = 1'b1;

assign fft_stage86_U0_start_write = 1'b0;

assign fft_stage87_U0_Out_I_V_full_n = Stage8_I_V_i_full_n;

assign fft_stage87_U0_Out_R_V_full_n = Stage8_R_V_i_full_n;

assign fft_stage87_U0_ap_continue = (ap_sync_channel_write_Stage8_R_V & ap_sync_channel_write_Stage8_I_V);

assign fft_stage87_U0_ap_start = (Stage7_R_V_t_empty_n & Stage7_I_V_t_empty_n);

assign fft_stage87_U0_start_full_n = 1'b1;

assign fft_stage87_U0_start_write = 1'b0;

assign fft_stage88_U0_Out_I_V_full_n = Stage9_I_V_i_full_n;

assign fft_stage88_U0_Out_R_V_full_n = Stage9_R_V_i_full_n;

assign fft_stage88_U0_ap_continue = (ap_sync_channel_write_Stage9_R_V & ap_sync_channel_write_Stage9_I_V);

assign fft_stage88_U0_ap_start = (Stage8_R_V_t_empty_n & Stage8_I_V_t_empty_n);

assign fft_stage88_U0_start_full_n = 1'b1;

assign fft_stage88_U0_start_write = 1'b0;

assign fft_stage89_U0_Out_I_V_full_n = Stage10_I_V_i_full_n;

assign fft_stage89_U0_Out_R_V_full_n = Stage10_R_V_i_full_n;

assign fft_stage89_U0_ap_continue = (ap_sync_channel_write_Stage10_R_V & ap_sync_channel_write_Stage10_I_V);

assign fft_stage89_U0_ap_start = (Stage9_R_V_t_empty_n & Stage9_I_V_t_empty_n);

assign fft_stage89_U0_start_full_n = 1'b1;

assign fft_stage89_U0_start_write = 1'b0;

assign fft_stage90_U0_ap_continue = 1'b1;

assign fft_stage90_U0_ap_start = (Stage10_R_V_t_empty_n & Stage10_I_V_t_empty_n);

assign fft_stage90_U0_start_full_n = 1'b1;

assign fft_stage90_U0_start_write = 1'b0;

endmodule //fft_streaming
