{"vcs1":{"timestamp_begin":1679135741.969236298, "rt":0.87, "ut":0.32, "st":0.14}}
{"vcselab":{"timestamp_begin":1679135742.870463043, "rt":1.19, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1679135744.086155707, "rt":0.66, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679135741.685551577}
{"VCS_COMP_START_TIME": 1679135741.685551577}
{"VCS_COMP_END_TIME": 1679135745.525876636}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 340992}}
{"stitch_vcselab": {"peak_mem": 238992}}
