Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  3 22:23:31 2024
| Host         : DESKTOP-K3087J8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file random_number_display_control_sets_placed.rpt
| Design       : random_number_display
| Device       : xc7s75
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              34 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |              90 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | generating_i_1_n_0              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | generating                      | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | lcd/char_index                  | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd/FSM_onehot_state[3]_i_1_n_0 | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | lcd/current_char[6]_i_1_n_0     |                  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | lcd/lcd_data[6]_i_1_n_0         | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | matched_time[23]_i_1_n_0        | rst_IBUF         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | timer_count[0]_i_1_n_0          | rst_IBUF         |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | lcd_message[78]_i_1_n_0         | rst_IBUF         |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG |                                 | rst_IBUF         |               18 |             34 |         1.89 |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+


