#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Sat Jan  4 22:08:34 2014
# Process ID: 9301
# Log file: /home/thomas/daala_zynq/daala_idct4_stream_1.0/edit_ip.runs/synth_1/daala_idct4_stream_v1_0.rds
# Journal file: /home/thomas/daala_zynq/daala_idct4_stream_1.0/edit_ip.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source daala_idct4_stream_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {HDL-1065} -limit 10000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/thomas/daala_zynq/daala_idct4_stream_1.0
#   /home/thomas/daala_zynq/daala_idct4_mmap_1.0
# } [current_fileset]
# read_verilog /home/thomas/daala_zynq/daala_idct4_stream_1.0/hdl/daala_idct4_stream_v1_0.v
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/thomas/daala_zynq/daala_idct4_stream_1.0/edit_ip.data/wt [current_project]
# set_property parent.project_dir /home/thomas/daala_zynq/daala_idct4_stream_1.0 [current_project]
# synth_design -top daala_idct4_stream_v1_0 -part xc7z020clg484-1
Command: synth_design -top daala_idct4_stream_v1_0 -part xc7z020clg484-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 855.496 ; gain = 141.980
INFO: [Synth 8-638] synthesizing module 'daala_idct4_stream_v1_0' [/home/thomas/daala_zynq/daala_idct4_stream_1.0/hdl/daala_idct4_stream_v1_0.v:1]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'daala_idct4_stream_v1_0' (1#1) [/home/thomas/daala_zynq/daala_idct4_stream_1.0/hdl/daala_idct4_stream_v1_0.v:1]
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 889.316 ; gain = 175.801
Start RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 889.316 ; gain = 175.801
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 889.316 ; gain = 175.801
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.406 ; gain = 471.891
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                16x32  Multipliers := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module daala_idct4_stream_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                16x32  Multipliers := 2     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP t3_22, operation Mode is: (C:0x2000)+(A*(B:0x4775))'.
DSP Report: register i1_1_reg is absorbed into DSP t3_22.
DSP Report: operator i1_10 is absorbed into DSP t3_22.
DSP Report: operator t3_22 is absorbed into DSP t3_22.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.406 ; gain = 471.891
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------------------+----------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name             | OP MODE                    | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+------------------------+----------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|daala_idct4_stream_v1_0 | (C:0x2000)+(A*(B:0x4775))' | No           | 17 (Y)           | 16 (Y) | 15 (Y) | 25 (N) | 32 (N) | 0    | 0    | 0    | 1    | 0    | 
+------------------------+----------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[30] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[29] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[28] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[27] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[26] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[25] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[24] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[23] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[22] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[21] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[20] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_6_reg[19] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2h_2_reg[30] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[30] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[29] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[28] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[27] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[26] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[25] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[24] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[23] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[22] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[21] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[20] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[19] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[18] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t1_4_reg[17] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[30] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[29] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[28] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[27] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[26] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[25] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[24] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[23] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[22] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[21] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[20] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[19] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[18] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[17] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t2_1_reg[16] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[12] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[11] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[10] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[9] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[8] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[7] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[6] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[5] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[4] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[3] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[2] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[1] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_5_reg[0] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[30] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[29] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[28] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[27] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[26] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[25] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[24] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[23] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[22] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[21] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[20] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[19] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\t3_2_reg[18] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[12] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[11] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[10] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[9] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[8] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[7] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[6] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[5] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[4] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[3] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[2] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[1] ) is unused and will be removed from module daala_idct4_stream_v1_0.
WARNING: [Synth 8-3332] Sequential element (\i1_3_reg[0] ) is unused and will be removed from module daala_idct4_stream_v1_0.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.434 ; gain = 493.918
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.434 ; gain = 493.918
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1208.434 ; gain = 494.918
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1208.434 ; gain = 494.918
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1208.434 ; gain = 494.918
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1208.434 ; gain = 494.918
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   117|
|3     |DSP48E1 |     1|
|4     |LUT1    |   114|
|5     |LUT2    |   239|
|6     |LUT3    |    89|
|7     |LUT4    |   123|
|8     |LUT5    |     5|
|9     |LUT6    |     2|
|10    |FDRE    |   209|
|11    |IBUF    |    69|
|12    |OBUF    |    67|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1036|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1208.434 ; gain = 494.918
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1208.434 ; gain = 494.918
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'daala_idct4_stream_v1_0' is not ideal for floorplanning, since the cellview 'daala_idct4_stream_v1_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1486.652 ; gain = 681.152
# write_checkpoint daala_idct4_stream_v1_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file daala_idct4_stream_v1_0_utilization_synth.rpt -pb daala_idct4_stream_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:01 . Memory (MB): peak = 1506.684 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 22:09:26 2014...
