{"vcs1":{"timestamp_begin":1746807304.386499335, "rt":6.09, "ut":5.74, "st":0.29}}
{"vcselab":{"timestamp_begin":1746807310.554696329, "rt":0.31, "ut":0.17, "st":0.13}}
{"link":{"timestamp_begin":1746807310.928695247, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807304.071016007}
{"VCS_COMP_START_TIME": 1746807304.071016007}
{"VCS_COMP_END_TIME": 1746807311.291328389}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380388}}
{"vcselab": {"peak_mem": 174920}}
