============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 05 2024  11:45:43 am
  Module:                 sdrc_bs_convert
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (4169 ps) Late External Delay Assertion at pin a2x_wren_n[0]
          Group: clk
     Startpoint: (F) sdr_width[1]
          Clock: (R) clk
       Endpoint: (F) a2x_wren_n[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    7500                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     831                  
             Slack:=    4169                  

Exceptions/Constraints:
  input_delay              2500            constraints_top.sdc_line_13_112_1 
  output_delay             2500            constraints_top.sdc_line_15_246_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  sdr_width[1]   -       -     F     (arrival)     21  5.0     0     0    2500    (-,-) 
  g2__7098/Y     -       AN->Y F     NAND2BX1       9  2.6   170   145    2645    (-,-) 
  g2277__1617/Y  -       B->Y  R     NOR2X1        10  2.2   138   168    2813    (-,-) 
  g2240__5107/Y  -       B0->Y F     AOI31X1        2  0.5   126   102    2914    (-,-) 
  g2205__2346/Y  -       C->Y  F     AND3XL         9  3.6   181   195    3109    (-,-) 
  g2193__5122/Y  -       A1->Y R     AOI22X1        1  0.2    62   156    3264    (-,-) 
  g2185__4319/Y  -       B->Y  F     NAND2XL        1  0.0    41    67    3331    (-,-) 
  a2x_wren_n[0]  <<<     -     F     (port)         -    -     -     0    3331    (-,-) 
#---------------------------------------------------------------------------------------

