<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='640' type='1785'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='640'>// llvm.amdgcn.rsq.legacy</doc>
<use f='llvm/build/include/llvm/IR/IntrinsicImpl.inc' l='36534' u='r' c='_ZN4llvm9Intrinsic25getIntrinsicForGCCBuiltinEPKcNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3017' c='_ZNK4llvm20AMDGPUTargetLowering30performIntrinsicWOChainCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4692' c='_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='30116' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4001' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6344' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9513' c='_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj'/>
