
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        pre_io_16_0_0 (PRE_IO) [clk] -> DIN0: 1.105 ns
     1.105 ns net_60523 (i_sw$SB_IO_IN)
        odrv_16_0_60523_60568 (Odrv4) I -> O: 0.649 ns
        t10 (Span4Mux_v4) I -> O: 0.649 ns
        t9 (Span4Mux_v4) I -> O: 0.649 ns
        t8 (Span4Mux_v4) I -> O: 0.649 ns
        t7 (Span4Mux_v4) I -> O: 0.649 ns
        t6 (Span4Mux_v4) I -> O: 0.649 ns
        t5 (LocalMux) I -> O: 1.099 ns
        inmux_15_22_63085_63141 (InMux) I -> O: 0.662 ns
        t0 (CascadeMux) I -> O: 0.000 ns
        lc40_15_22_7 (LogicCell40) in2 -> lcout: 1.205 ns
     7.966 ns net_59200 (o_led$SB_IO_OUT)
        odrv_15_22_59200_55506 (Odrv4) I -> O: 0.649 ns
        t4 (Span4Mux_v4) I -> O: 0.649 ns
        t3 (Span4Mux_v4) I -> O: 0.649 ns
        t2 (Span4Mux_v4) I -> O: 0.649 ns
        t1 (LocalMux) I -> O: 1.099 ns
        inmux_13_31_56539_56515 (IoInMux) I -> O: 0.662 ns
    12.323 ns net_56515 (o_led$SB_IO_OUT)
        pre_io_13_31_0 (PRE_IO) DOUT0 [setup]: 0.187 ns
    12.510 ns io_pad_13_31_0_din

Resolvable net names on path:
     1.105 ns ..  6.761 ns i_sw$SB_IO_IN
     7.966 ns .. 12.323 ns o_led$SB_IO_OUT

Total number of logic levels: 2
Total path delay: 12.51 ns (79.93 MHz)

