Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 14 23:28:25 2023
| Host         : ECE419-3W259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab03_top_timing_summary_routed.rpt -pb lab03_top_timing_summary_routed.pb -rpx lab03_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab03_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (168)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: c_f (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[10] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[11] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[12] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[4] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[5] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[6] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[7] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[8] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[9] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.120        0.000                      0                  260        0.174        0.000                      0                  260        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.120        0.000                      0                  260        0.174        0.000                      0                  260        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.262ns (22.391%)  route 4.374ns (77.609%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.688     5.290    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.808 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          0.984     6.793    U_TSCTL/Inst_TWICtl/state_2[3]
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     6.917 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.801     7.718    U_TSCTL/Inst_TWICtl/subState
    SLICE_X1Y123         LUT5 (Prop_lut5_I0_O)        0.124     7.842 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.480     8.321    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.445 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15/O
                         net (fo=1, routed)           0.571     9.017    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.141 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.576     9.717    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.404    10.245    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.369 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.558    10.926    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169    15.047    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.262ns (22.391%)  route 4.374ns (77.609%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.688     5.290    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.808 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          0.984     6.793    U_TSCTL/Inst_TWICtl/state_2[3]
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     6.917 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.801     7.718    U_TSCTL/Inst_TWICtl/subState
    SLICE_X1Y123         LUT5 (Prop_lut5_I0_O)        0.124     7.842 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.480     8.321    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.445 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15/O
                         net (fo=1, routed)           0.571     9.017    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.141 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.576     9.717    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.404    10.245    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.369 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.558    10.926    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169    15.047    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.262ns (23.072%)  route 4.208ns (76.928%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.688     5.290    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.808 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          0.984     6.793    U_TSCTL/Inst_TWICtl/state_2[3]
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     6.917 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.801     7.718    U_TSCTL/Inst_TWICtl/subState
    SLICE_X1Y123         LUT5 (Prop_lut5_I0_O)        0.124     7.842 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.480     8.321    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.445 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15/O
                         net (fo=1, routed)           0.571     9.017    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.141 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.576     9.717    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.404    10.245    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.369 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.392    10.760    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.298    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y124         FDRE (Setup_fdre_C_CE)      -0.169    15.086    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.262ns (23.072%)  route 4.208ns (76.928%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.688     5.290    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.808 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          0.984     6.793    U_TSCTL/Inst_TWICtl/state_2[3]
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.124     6.917 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.801     7.718    U_TSCTL/Inst_TWICtl/subState
    SLICE_X1Y123         LUT5 (Prop_lut5_I0_O)        0.124     7.842 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.480     8.321    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.445 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15/O
                         net (fo=1, routed)           0.571     9.017    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_15_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.141 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.576     9.717    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.404    10.245    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.369 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.392    10.760    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.298    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y124         FDRE (Setup_fdre_C_CE)      -0.169    15.086    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.180ns (23.757%)  route 3.787ns (76.243%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.692     5.294    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.806    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.342    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          1.119     8.585    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.148     8.733 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.483     9.216    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X8Y124         LUT2 (Prop_lut2_I1_O)        0.328     9.544 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.717    10.261    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X7Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.013    U_TSCTL/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.180ns (23.757%)  route 3.787ns (76.243%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.692     5.294    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.806    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.342    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          1.119     8.585    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.148     8.733 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.483     9.216    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X8Y124         LUT2 (Prop_lut2_I1_O)        0.328     9.544 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.717    10.261    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X7Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.013    U_TSCTL/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.180ns (23.757%)  route 3.787ns (76.243%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.692     5.294    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.806    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.342    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          1.119     8.585    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.148     8.733 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.483     9.216    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X8Y124         LUT2 (Prop_lut2_I1_O)        0.328     9.544 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.717    10.261    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X7Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.013    U_TSCTL/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.180ns (23.756%)  route 3.787ns (76.244%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.692     5.294    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.806    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.342    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          1.119     8.585    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.148     8.733 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.483     9.216    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X8Y124         LUT2 (Prop_lut2_I1_O)        0.328     9.544 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.718    10.261    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.180ns (23.756%)  route 3.787ns (76.244%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.692     5.294    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.806    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.342    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          1.119     8.585    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.148     8.733 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.483     9.216    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X8Y124         LUT2 (Prop_lut2_I1_O)        0.328     9.544 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.718    10.261    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.180ns (23.756%)  route 3.787ns (76.244%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.692     5.294    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.806    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.342    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.466 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          1.119     8.585    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.148     8.733 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.483     9.216    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X8Y124         LUT2 (Prop_lut2_I1_O)        0.328     9.544 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.718    10.261    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X7Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.093     1.741    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X0Y127         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.858     2.023    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y127         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y127         FDSE (Hold_fdse_C_D)         0.092     1.612    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.504    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  U_TSCTL/TemperatureReg.temp_reg[4]/Q
                         net (fo=1, routed)           0.082     1.751    U_TSCTL/Inst_TWICtl/temp[4]
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  U_TSCTL/Inst_TWICtl/tempReg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_TSCTL/temp_0[4]
    SLICE_X3Y124         FDRE                                         r  U_TSCTL/tempReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     2.020    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  U_TSCTL/tempReg_reg[12]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.091     1.608    U_TSCTL/tempReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.722%)  route 0.143ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.584     1.503    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=5, routed)           0.143     1.787    U_TSCTL/dataByte[4]
    SLICE_X2Y124         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     2.020    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.059     1.599    U_TSCTL/TemperatureReg.temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y118         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDSE (Prop_fdse_C_Q)         0.128     1.638 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/Q
                         net (fo=3, routed)           0.089     1.728    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]
    SLICE_X0Y118         LUT6 (Prop_lut6_I1_O)        0.099     1.827 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y118         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.027    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y118         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y118         FDSE (Hold_fdse_C_D)         0.092     1.602    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.288%)  route 0.192ns (57.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.506    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.192     1.840    U_TSCTL/dataByte[2]
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.859     2.024    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[2]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.070     1.614    U_TSCTL/TemperatureReg.temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.984%)  route 0.203ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.506    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.203     1.850    U_TSCTL/dataByte[3]
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.859     2.024    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.072     1.616    U_TSCTL/TemperatureReg.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.544%)  route 0.183ns (56.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           0.183     1.828    U_TSCTL/dataByte[5]
    SLICE_X2Y124         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     2.020    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[5]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.052     1.592    U_TSCTL/TemperatureReg.temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.505%)  route 0.199ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/Q
                         net (fo=5, routed)           0.199     1.844    U_TSCTL/dataByte[7]
    SLICE_X2Y121         FDRE                                         r  U_TSCTL/tempReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.859     2.024    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  U_TSCTL/tempReg_reg[7]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.063     1.607    U_TSCTL/tempReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/initA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.472%)  route 0.155ns (45.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.508    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_TSCTL/state_reg[1]/Q
                         net (fo=25, routed)          0.155     1.805    U_TSCTL/Inst_TWICtl/state[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  U_TSCTL/Inst_TWICtl/initA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_TSCTL/Inst_TWICtl_n_25
    SLICE_X5Y119         FDRE                                         r  U_TSCTL/initA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     2.023    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  U_TSCTL/initA_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091     1.612    U_TSCTL/initA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/initA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.508    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_TSCTL/state_reg[1]/Q
                         net (fo=25, routed)          0.156     1.806    U_TSCTL/Inst_TWICtl/state[1]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  U_TSCTL/Inst_TWICtl/initA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_TSCTL/Inst_TWICtl_n_24
    SLICE_X5Y119         FDRE                                         r  U_TSCTL/initA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     2.023    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  U_TSCTL/initA_reg[1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.092     1.613    U_TSCTL/initA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    U_TSCTL/Inst_TWICtl/rSda_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    U_TSCTL/waitCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y118   U_segment/U_ENB/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y118   U_segment/U_ENB/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y118   U_segment/U_ENB/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/Inst_TWICtl/subState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/Inst_TWICtl/subState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    U_TSCTL/waitCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/tempReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/tempReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    U_TSCTL/tempReg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    U_TSCTL/tempReg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121    U_TSCTL/tempReg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121    U_TSCTL/tempReg_reg[6]/C



