 Timing Path to overflow 
  
 Path Start Point : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : overflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    regA/clk                      Fall  1.5000 0.0000                                                                           | 
|    regA/i_0_0/A         INV_X4   Fall  1.5090 0.0090 0.2310          5.70005                                     L             | 
|    regA/i_0_0/ZN        INV_X4   Rise  1.5260 0.0170 0.0750 25.1154  30.3889  55.5043           32      53.8225  L    K        | 
| Data Path:                                                                                                                     | 
|    regA/out_reg[20]/CK  DFF_X1   Rise  1.5600 0.0340 0.2310          0.949653                                    L             | 
|    regA/out_reg[20]/Q   DFF_X1   Fall  1.6760 0.1160 0.0150 8.58347  2.55072  11.1342           2       51.8917                | 
|    regA/out[20]                  Fall  1.6760 0.0000                                                                           | 
|    fb/a[20]                      Fall  1.6760 0.0000                                                                           | 
|    fb/i_0_0_73/A4       NOR4_X1  Fall  1.6770 0.0010 0.0150          1.55423                                                   | 
|    fb/i_0_0_73/ZN       NOR4_X1  Rise  1.7610 0.0840 0.0450 0.42588  1.59521  2.02109           1       54.7126                | 
|    fb/i_0_0_67/A2       NAND4_X1 Rise  1.7610 0.0000 0.0450          1.59521                                                   | 
|    fb/i_0_0_67/ZN       NAND4_X1 Fall  1.8010 0.0400 0.0240 0.693509 1.58148  2.27499           1       54.7126                | 
|    fb/i_0_0_63/B3       OAI33_X1 Fall  1.8010 0.0000 0.0240          1.55038                                                   | 
|    fb/i_0_0_63/ZN       OAI33_X1 Rise  1.9040 0.1030 0.0730 0.42588  3.40189  3.82777           1       53.8225                | 
|    fb/drc_ipo_c5/A      BUF_X4   Rise  1.9040 0.0000 0.0730          3.40189                                                   | 
|    fb/drc_ipo_c5/Z      BUF_X4   Rise  1.9390 0.0350 0.0120 3.35259  9.92191  13.2745           6       53.8225                | 
|    fb/i_0_0_62/A        INV_X1   Rise  1.9400 0.0010 0.0120          1.70023                                                   | 
|    fb/i_0_0_62/ZN       INV_X1   Fall  1.9680 0.0280 0.0180 4.62811  11.6956  16.3237           12      53.8225                | 
|    fb/i_0_0_47/A2       AND2_X1  Fall  1.9690 0.0010 0.0180          0.894119                                                  | 
|    fb/i_0_0_47/ZN       AND2_X1  Fall  2.0090 0.0400 0.0080 0.42588  3.44779  3.87367           1       53.8225                | 
|    fb/i_0_2/p_0[1]               Fall  2.0090 0.0000                                                                           | 
|    fb/i_0_2/i_0/B       HA_X1    Fall  2.0090 0.0000 0.0080          3.34175                                                   | 
|    fb/i_0_2/i_0/S       HA_X1    Fall  2.0740 0.0650 0.0180 1.05854  6.62256  7.6811            4       53.8225                | 
|    fb/i_0_2/i_64/B1     AOI21_X1 Fall  2.0740 0.0000 0.0180          1.44682                                                   | 
|    fb/i_0_2/i_64/ZN     AOI21_X1 Rise  2.1160 0.0420 0.0330 0.832836 3.37652  4.20936           2       53.8225                | 
|    fb/i_0_2/i_63/B1     OAI21_X1 Rise  2.1160 0.0000 0.0330          1.66205                                                   | 
|    fb/i_0_2/i_63/ZN     OAI21_X1 Fall  2.1420 0.0260 0.0160 0.926111 3.24604  4.17215           2       53.8225                | 
|    fb/i_0_2/i_62/B1     AOI21_X1 Fall  2.1420 0.0000 0.0160          1.44682                                                   | 
|    fb/i_0_2/i_62/ZN     AOI21_X1 Rise  2.1800 0.0380 0.0300 0.903866 2.60886  3.51273           2       53.8225                | 
|    fb/i_0_2/i_60/B1     OAI21_X1 Rise  2.1800 0.0000 0.0300          1.66205                                                   | 
|    fb/i_0_2/i_60/ZN     OAI21_X1 Fall  2.2090 0.0290 0.0180 0.666198 4.89304  5.55924           3       53.8225                | 
|    fb/i_0_2/i_59/B1     AOI21_X1 Fall  2.2090 0.0000 0.0180          1.44682                                                   | 
|    fb/i_0_2/i_59/ZN     AOI21_X1 Rise  2.2580 0.0490 0.0400 0.63882  4.90857  5.54739           3       53.8225                | 
|    fb/i_0_2/i_52/B1     OAI21_X1 Rise  2.2580 0.0000 0.0400          1.66205                                                   | 
|    fb/i_0_2/i_52/ZN     OAI21_X1 Fall  2.2790 0.0210 0.0140 0.42588  1.59903  2.02491           1       53.8225                | 
|    fb/i_0_2/i_51/A1     NAND2_X1 Fall  2.2790 0.0000 0.0140          1.5292                                                    | 
|    fb/i_0_2/i_51/ZN     NAND2_X1 Rise  2.2970 0.0180 0.0110 0.502039 1.59903  2.10107           1       53.8225                | 
|    fb/i_0_2/i_50/A1     NAND2_X1 Rise  2.2970 0.0000 0.0110          1.59903                                                   | 
|    fb/i_0_2/i_50/ZN     NAND2_X1 Fall  2.3220 0.0250 0.0160 0.42588  6.5442   6.97008           2       51.6901                | 
|    fb/i_0_2/exponent[8]          Fall  2.3220 0.0000                                                                           | 
|    fb/i_0_0_89/A        INV_X2   Fall  2.3220 0.0000 0.0160          2.94332                                                   | 
|    fb/i_0_0_89/ZN       INV_X2   Rise  2.3570 0.0350 0.0240 2.37313  16.6132  18.9863           10      51.6901                | 
|    fb/i_0_0_86/A1       NOR2_X1  Rise  2.3580 0.0010 0.0240          1.71447                                                   | 
|    fb/i_0_0_86/ZN       NOR2_X1  Fall  2.4000 0.0420 0.0270 1.97047  21.3845  23.3549           8       51.6901                | 
|    fb/overflow                   Fall  2.4000 0.0000                                                                           | 
|    overflow                      Fall  2.4010 0.0010 0.0270          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 1.40474  25.1434 26.5482           4       53.8225  c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -2.4010        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


 Timing Path to underflow 
  
 Path Start Point : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : underflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    regA/clk                      Fall  1.5000 0.0000                                                                           | 
|    regA/i_0_0/A         INV_X4   Fall  1.5090 0.0090 0.2310          5.70005                                     L             | 
|    regA/i_0_0/ZN        INV_X4   Rise  1.5260 0.0170 0.0750 25.1154  30.3889  55.5043           32      53.8225  L    K        | 
| Data Path:                                                                                                                     | 
|    regA/out_reg[20]/CK  DFF_X1   Rise  1.5600 0.0340 0.2310          0.949653                                    L             | 
|    regA/out_reg[20]/Q   DFF_X1   Fall  1.6760 0.1160 0.0150 8.58347  2.55072  11.1342           2       51.8917                | 
|    regA/out[20]                  Fall  1.6760 0.0000                                                                           | 
|    fb/a[20]                      Fall  1.6760 0.0000                                                                           | 
|    fb/i_0_0_73/A4       NOR4_X1  Fall  1.6770 0.0010 0.0150          1.55423                                                   | 
|    fb/i_0_0_73/ZN       NOR4_X1  Rise  1.7610 0.0840 0.0450 0.42588  1.59521  2.02109           1       54.7126                | 
|    fb/i_0_0_67/A2       NAND4_X1 Rise  1.7610 0.0000 0.0450          1.59521                                                   | 
|    fb/i_0_0_67/ZN       NAND4_X1 Fall  1.8010 0.0400 0.0240 0.693509 1.58148  2.27499           1       54.7126                | 
|    fb/i_0_0_63/B3       OAI33_X1 Fall  1.8010 0.0000 0.0240          1.55038                                                   | 
|    fb/i_0_0_63/ZN       OAI33_X1 Rise  1.9040 0.1030 0.0730 0.42588  3.40189  3.82777           1       53.8225                | 
|    fb/drc_ipo_c5/A      BUF_X4   Rise  1.9040 0.0000 0.0730          3.40189                                                   | 
|    fb/drc_ipo_c5/Z      BUF_X4   Rise  1.9390 0.0350 0.0120 3.35259  9.92191  13.2745           6       53.8225                | 
|    fb/i_0_0_62/A        INV_X1   Rise  1.9400 0.0010 0.0120          1.70023                                                   | 
|    fb/i_0_0_62/ZN       INV_X1   Fall  1.9680 0.0280 0.0180 4.62811  11.6956  16.3237           12      53.8225                | 
|    fb/i_0_0_47/A2       AND2_X1  Fall  1.9690 0.0010 0.0180          0.894119                                                  | 
|    fb/i_0_0_47/ZN       AND2_X1  Fall  2.0090 0.0400 0.0080 0.42588  3.44779  3.87367           1       53.8225                | 
|    fb/i_0_2/p_0[1]               Fall  2.0090 0.0000                                                                           | 
|    fb/i_0_2/i_0/B       HA_X1    Fall  2.0090 0.0000 0.0080          3.34175                                                   | 
|    fb/i_0_2/i_0/S       HA_X1    Fall  2.0740 0.0650 0.0180 1.05854  6.62256  7.6811            4       53.8225                | 
|    fb/i_0_2/i_64/B1     AOI21_X1 Fall  2.0740 0.0000 0.0180          1.44682                                                   | 
|    fb/i_0_2/i_64/ZN     AOI21_X1 Rise  2.1160 0.0420 0.0330 0.832836 3.37652  4.20936           2       53.8225                | 
|    fb/i_0_2/i_63/B1     OAI21_X1 Rise  2.1160 0.0000 0.0330          1.66205                                                   | 
|    fb/i_0_2/i_63/ZN     OAI21_X1 Fall  2.1420 0.0260 0.0160 0.926111 3.24604  4.17215           2       53.8225                | 
|    fb/i_0_2/i_62/B1     AOI21_X1 Fall  2.1420 0.0000 0.0160          1.44682                                                   | 
|    fb/i_0_2/i_62/ZN     AOI21_X1 Rise  2.1800 0.0380 0.0300 0.903866 2.60886  3.51273           2       53.8225                | 
|    fb/i_0_2/i_60/B1     OAI21_X1 Rise  2.1800 0.0000 0.0300          1.66205                                                   | 
|    fb/i_0_2/i_60/ZN     OAI21_X1 Fall  2.2090 0.0290 0.0180 0.666198 4.89304  5.55924           3       53.8225                | 
|    fb/i_0_2/i_59/B1     AOI21_X1 Fall  2.2090 0.0000 0.0180          1.44682                                                   | 
|    fb/i_0_2/i_59/ZN     AOI21_X1 Rise  2.2580 0.0490 0.0400 0.63882  4.90857  5.54739           3       53.8225                | 
|    fb/i_0_2/i_52/B1     OAI21_X1 Rise  2.2580 0.0000 0.0400          1.66205                                                   | 
|    fb/i_0_2/i_52/ZN     OAI21_X1 Fall  2.2790 0.0210 0.0140 0.42588  1.59903  2.02491           1       53.8225                | 
|    fb/i_0_2/i_51/A1     NAND2_X1 Fall  2.2790 0.0000 0.0140          1.5292                                                    | 
|    fb/i_0_2/i_51/ZN     NAND2_X1 Rise  2.2970 0.0180 0.0110 0.502039 1.59903  2.10107           1       53.8225                | 
|    fb/i_0_2/i_50/A1     NAND2_X1 Rise  2.2970 0.0000 0.0110          1.59903                                                   | 
|    fb/i_0_2/i_50/ZN     NAND2_X1 Fall  2.3220 0.0250 0.0160 0.42588  6.5442   6.97008           2       51.6901                | 
|    fb/i_0_2/exponent[8]          Fall  2.3220 0.0000                                                                           | 
|    fb/i_0_0_89/A        INV_X2   Fall  2.3220 0.0000 0.0160          2.94332                                                   | 
|    fb/i_0_0_89/ZN       INV_X2   Rise  2.3570 0.0350 0.0240 2.37313  16.6132  18.9863           10      51.6901                | 
|    fb/i_0_0_87/A1       NOR2_X1  Rise  2.3580 0.0010 0.0240          1.71447                                                   | 
|    fb/i_0_0_87/ZN       NOR2_X1  Fall  2.3850 0.0270 0.0160 0.104549 11.6203  11.7249           2       51.6901                | 
|    fb/underflow                  Fall  2.3850 0.0000                                                                           | 
|    underflow                     Fall  2.3850 0.0000 0.0160          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 1.40474  25.1434 26.5482           4       53.8225  c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -2.3850        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[30]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    fb/clk                          Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                     Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A    INV_X8   Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN   INV_X8   Rise  1.5180 0.0180 0.0820 53.1849  83.5695  136.754           88      53.8225  L    K        | 
| Data Path:                                                                                                                       | 
|    fb/mult/out_reg[32]/CK DFF_X1   Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[32]/Q  DFF_X1   Fall  1.6770 0.1170 0.0160 2.82939  8.6759   11.5053           5       54.7126                | 
|    fb/mult/i_0_1/a[0]              Fall  1.6770 0.0000                                                                           | 
|    fb/mult/i_0_1/i_0/B    HA_X1    Fall  1.6770 0.0000 0.0160          3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO   HA_X1    Fall  1.7140 0.0370 0.0080 0.635778 2.76208  3.39786           1       53.8225                | 
|    fb/mult/i_0_1/i_1/CI   FA_X1    Fall  1.7140 0.0000 0.0080          2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO   FA_X1    Fall  1.7840 0.0700 0.0150 0.500209 2.76208  3.26229           1       54.7126                | 
|    fb/mult/i_0_1/i_2/CI   FA_X1    Fall  1.7840 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO   FA_X1    Fall  1.8570 0.0730 0.0150 0.42588  2.76208  3.18796           1       54.7126                | 
|    fb/mult/i_0_1/i_3/CI   FA_X1    Fall  1.8570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO   FA_X1    Fall  1.9320 0.0750 0.0160 1.17718  2.76208  3.93925           1       54.7126                | 
|    fb/mult/i_0_1/i_4/CI   FA_X1    Fall  1.9320 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO   FA_X1    Fall  2.0060 0.0740 0.0160 0.706117 2.76208  3.4682            1       54.7126                | 
|    fb/mult/i_0_1/i_5/CI   FA_X1    Fall  2.0060 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO   FA_X1    Fall  2.0810 0.0750 0.0160 1.18084  2.76208  3.94291           1       54.7126                | 
|    fb/mult/i_0_1/i_6/CI   FA_X1    Fall  2.0810 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO   FA_X1    Fall  2.1550 0.0740 0.0160 0.725778 2.76208  3.48786           1       59.2283                | 
|    fb/mult/i_0_1/i_7/CI   FA_X1    Fall  2.1550 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO   FA_X1    Fall  2.2280 0.0730 0.0150 0.462384 2.76208  3.22446           1       59.2283                | 
|    fb/mult/i_0_1/i_8/CI   FA_X1    Fall  2.2280 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO   FA_X1    Fall  2.3030 0.0750 0.0160 1.17901  2.76208  3.94108           1       52.5223                | 
|    fb/mult/i_0_1/i_9/CI   FA_X1    Fall  2.3030 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO   FA_X1    Fall  2.3760 0.0730 0.0150 0.501123 2.76208  3.2632            1       56.93                  | 
|    fb/mult/i_0_1/i_10/CI  FA_X1    Fall  2.3760 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO  FA_X1    Fall  2.4490 0.0730 0.0150 0.559728 2.76208  3.32181           1       56.93                  | 
|    fb/mult/i_0_1/i_11/CI  FA_X1    Fall  2.4490 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO  FA_X1    Fall  2.5220 0.0730 0.0150 0.501123 2.76208  3.2632            1       54.7126                | 
|    fb/mult/i_0_1/i_12/CI  FA_X1    Fall  2.5220 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO  FA_X1    Fall  2.5950 0.0730 0.0160 0.696618 2.76208  3.4587            1       56.93                  | 
|    fb/mult/i_0_1/i_13/CI  FA_X1    Fall  2.5950 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO  FA_X1    Fall  2.6680 0.0730 0.0150 0.503868 2.76208  3.26595           1       56.93                  | 
|    fb/mult/i_0_1/i_14/CI  FA_X1    Fall  2.6680 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO  FA_X1    Fall  2.7410 0.0730 0.0150 0.42588  2.76208  3.18796           1       55.9224                | 
|    fb/mult/i_0_1/i_15/CI  FA_X1    Fall  2.7410 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO  FA_X1    Fall  2.8140 0.0730 0.0150 0.502039 2.76208  3.26412           1       55.9224                | 
|    fb/mult/i_0_1/i_16/CI  FA_X1    Fall  2.8140 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO  FA_X1    Fall  2.8870 0.0730 0.0160 0.617526 2.76208  3.3796            1       55.9224                | 
|    fb/mult/i_0_1/i_17/CI  FA_X1    Fall  2.8870 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO  FA_X1    Fall  2.9600 0.0730 0.0150 0.491697 2.76208  3.25377           1       55.9224                | 
|    fb/mult/i_0_1/i_18/CI  FA_X1    Fall  2.9600 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO  FA_X1    Fall  3.0350 0.0750 0.0160 1.21747  2.76208  3.97955           1       55.9224                | 
|    fb/mult/i_0_1/i_19/CI  FA_X1    Fall  3.0350 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO  FA_X1    Fall  3.1090 0.0740 0.0160 0.617526 2.76208  3.3796            1       51.8917                | 
|    fb/mult/i_0_1/i_20/CI  FA_X1    Fall  3.1090 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO  FA_X1    Fall  3.1840 0.0750 0.0160 1.20724  2.76208  3.96932           1       51.8917                | 
|    fb/mult/i_0_1/i_21/CI  FA_X1    Fall  3.1840 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO  FA_X1    Fall  3.2570 0.0730 0.0150 0.462384 2.76208  3.22446           1       51.8917                | 
|    fb/mult/i_0_1/i_22/CI  FA_X1    Fall  3.2570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO  FA_X1    Fall  3.3320 0.0750 0.0170 1.34706  2.76208  4.10913           1       51.8917                | 
|    fb/mult/i_0_1/i_23/CI  FA_X1    Fall  3.3320 0.0000 0.0170          2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO  FA_X1    Fall  3.4060 0.0740 0.0150 0.496551 2.76208  3.25863           1       51.8917                | 
|    fb/mult/i_0_1/i_24/CI  FA_X1    Fall  3.4060 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO  FA_X1    Fall  3.4750 0.0690 0.0150 0.483678 2.76208  3.24576           1       51.8917  A             | 
|    fb/mult/i_0_1/i_25/CI  FA_X1    Fall  3.4750 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO  FA_X1    Fall  3.5440 0.0690 0.0160 0.733965 2.76208  3.49604           1       51.8917  A             | 
|    fb/mult/i_0_1/i_26/CI  FA_X1    Fall  3.5440 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO  FA_X1    Fall  3.6130 0.0690 0.0150 0.492821 2.76208  3.2549            1       51.8917  A             | 
|    fb/mult/i_0_1/i_27/CI  FA_X1    Fall  3.6130 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO  FA_X1    Fall  3.6980 0.0850 0.0240 7.35813  2.76208  10.1202           1       51.8917  A             | 
|    fb/mult/i_0_1/i_28/CI  FA_X1    Fall  3.6990 0.0010 0.0240          2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/CO  FA_X1    Fall  3.7720 0.0730 0.0160 0.617526 2.76208  3.3796            1       51.8917  A             | 
|    fb/mult/i_0_1/i_29/CI  FA_X1    Fall  3.7720 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_29/CO  FA_X1    Fall  3.8410 0.0690 0.0150 0.496551 2.76208  3.25863           1       51.8917  A             | 
|    fb/mult/i_0_1/i_30/CI  FA_X1    Fall  3.8410 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_30/CO  FA_X1    Fall  3.9090 0.0680 0.0150 0.570375 2.41145  2.98183           1       51.8917  A             | 
|    fb/mult/i_0_1/i_31/B   XOR2_X1  Fall  3.9090 0.0000 0.0150          2.41145                                                   | 
|    fb/mult/i_0_1/i_31/Z   XOR2_X1  Fall  3.9670 0.0580 0.0130 0.42588  1.62303  2.04891           1       54.7126                | 
|    fb/mult/i_0_1/p_0[31]           Fall  3.9670 0.0000                                                                           | 
|    fb/mult/i_0_0_61/B2    AOI22_X1 Fall  3.9670 0.0000 0.0130          1.52031                                                   | 
|    fb/mult/i_0_0_61/ZN    AOI22_X1 Rise  4.0160 0.0490 0.0280 0.42588  1.6642   2.09008           1       54.7126                | 
|    fb/mult/i_0_0_60/A2    NAND2_X1 Rise  4.0160 0.0000 0.0280          1.6642                                                    | 
|    fb/mult/i_0_0_60/ZN    NAND2_X1 Fall  4.0350 0.0190 0.0100 1.34927  1.14029  2.48956           1       54.7126                | 
|    fb/mult/a_reg[30]/D    DFF_X1   Fall  4.0350 0.0000 0.0100          1.06234                                                   | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Fall  1.5000 1.5000 0.2310 1.40474  25.1434  26.5482           4       53.8225  c    K        | 
|    fb/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                 Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A  INV_X8 Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN INV_X8 Rise  1.5180 0.0180 0.0800 53.1849  75.3667  128.552           88      53.8225  L    K        | 
|    fb/mult/a_reg[30]/CK DFF_X1 Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock ideal network latency        |  0.0600 4.5600 | 
| library setup check                       | -0.0180 4.5420 | 
| data required time                        |  4.5420        | 
|                                           |                | 
| data required time                        |  4.5420        | 
| data arrival time                         | -4.0350        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5070        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[29]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    fb/clk                          Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                     Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A    INV_X8   Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN   INV_X8   Rise  1.5180 0.0180 0.0820 53.1849  83.5695  136.754           88      53.8225  L    K        | 
| Data Path:                                                                                                                       | 
|    fb/mult/out_reg[32]/CK DFF_X1   Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[32]/Q  DFF_X1   Fall  1.6770 0.1170 0.0160 2.82939  8.6759   11.5053           5       54.7126                | 
|    fb/mult/i_0_1/a[0]              Fall  1.6770 0.0000                                                                           | 
|    fb/mult/i_0_1/i_0/B    HA_X1    Fall  1.6770 0.0000 0.0160          3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO   HA_X1    Fall  1.7140 0.0370 0.0080 0.635778 2.76208  3.39786           1       53.8225                | 
|    fb/mult/i_0_1/i_1/CI   FA_X1    Fall  1.7140 0.0000 0.0080          2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO   FA_X1    Fall  1.7840 0.0700 0.0150 0.500209 2.76208  3.26229           1       54.7126                | 
|    fb/mult/i_0_1/i_2/CI   FA_X1    Fall  1.7840 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO   FA_X1    Fall  1.8570 0.0730 0.0150 0.42588  2.76208  3.18796           1       54.7126                | 
|    fb/mult/i_0_1/i_3/CI   FA_X1    Fall  1.8570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO   FA_X1    Fall  1.9320 0.0750 0.0160 1.17718  2.76208  3.93925           1       54.7126                | 
|    fb/mult/i_0_1/i_4/CI   FA_X1    Fall  1.9320 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO   FA_X1    Fall  2.0060 0.0740 0.0160 0.706117 2.76208  3.4682            1       54.7126                | 
|    fb/mult/i_0_1/i_5/CI   FA_X1    Fall  2.0060 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO   FA_X1    Fall  2.0810 0.0750 0.0160 1.18084  2.76208  3.94291           1       54.7126                | 
|    fb/mult/i_0_1/i_6/CI   FA_X1    Fall  2.0810 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO   FA_X1    Fall  2.1550 0.0740 0.0160 0.725778 2.76208  3.48786           1       59.2283                | 
|    fb/mult/i_0_1/i_7/CI   FA_X1    Fall  2.1550 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO   FA_X1    Fall  2.2280 0.0730 0.0150 0.462384 2.76208  3.22446           1       59.2283                | 
|    fb/mult/i_0_1/i_8/CI   FA_X1    Fall  2.2280 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO   FA_X1    Fall  2.3030 0.0750 0.0160 1.17901  2.76208  3.94108           1       52.5223                | 
|    fb/mult/i_0_1/i_9/CI   FA_X1    Fall  2.3030 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO   FA_X1    Fall  2.3760 0.0730 0.0150 0.501123 2.76208  3.2632            1       56.93                  | 
|    fb/mult/i_0_1/i_10/CI  FA_X1    Fall  2.3760 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO  FA_X1    Fall  2.4490 0.0730 0.0150 0.559728 2.76208  3.32181           1       56.93                  | 
|    fb/mult/i_0_1/i_11/CI  FA_X1    Fall  2.4490 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO  FA_X1    Fall  2.5220 0.0730 0.0150 0.501123 2.76208  3.2632            1       54.7126                | 
|    fb/mult/i_0_1/i_12/CI  FA_X1    Fall  2.5220 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO  FA_X1    Fall  2.5950 0.0730 0.0160 0.696618 2.76208  3.4587            1       56.93                  | 
|    fb/mult/i_0_1/i_13/CI  FA_X1    Fall  2.5950 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO  FA_X1    Fall  2.6680 0.0730 0.0150 0.503868 2.76208  3.26595           1       56.93                  | 
|    fb/mult/i_0_1/i_14/CI  FA_X1    Fall  2.6680 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO  FA_X1    Fall  2.7410 0.0730 0.0150 0.42588  2.76208  3.18796           1       55.9224                | 
|    fb/mult/i_0_1/i_15/CI  FA_X1    Fall  2.7410 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO  FA_X1    Fall  2.8140 0.0730 0.0150 0.502039 2.76208  3.26412           1       55.9224                | 
|    fb/mult/i_0_1/i_16/CI  FA_X1    Fall  2.8140 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO  FA_X1    Fall  2.8870 0.0730 0.0160 0.617526 2.76208  3.3796            1       55.9224                | 
|    fb/mult/i_0_1/i_17/CI  FA_X1    Fall  2.8870 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO  FA_X1    Fall  2.9600 0.0730 0.0150 0.491697 2.76208  3.25377           1       55.9224                | 
|    fb/mult/i_0_1/i_18/CI  FA_X1    Fall  2.9600 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO  FA_X1    Fall  3.0350 0.0750 0.0160 1.21747  2.76208  3.97955           1       55.9224                | 
|    fb/mult/i_0_1/i_19/CI  FA_X1    Fall  3.0350 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO  FA_X1    Fall  3.1090 0.0740 0.0160 0.617526 2.76208  3.3796            1       51.8917                | 
|    fb/mult/i_0_1/i_20/CI  FA_X1    Fall  3.1090 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO  FA_X1    Fall  3.1840 0.0750 0.0160 1.20724  2.76208  3.96932           1       51.8917                | 
|    fb/mult/i_0_1/i_21/CI  FA_X1    Fall  3.1840 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO  FA_X1    Fall  3.2570 0.0730 0.0150 0.462384 2.76208  3.22446           1       51.8917                | 
|    fb/mult/i_0_1/i_22/CI  FA_X1    Fall  3.2570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO  FA_X1    Fall  3.3320 0.0750 0.0170 1.34706  2.76208  4.10913           1       51.8917                | 
|    fb/mult/i_0_1/i_23/CI  FA_X1    Fall  3.3320 0.0000 0.0170          2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO  FA_X1    Fall  3.4060 0.0740 0.0150 0.496551 2.76208  3.25863           1       51.8917                | 
|    fb/mult/i_0_1/i_24/CI  FA_X1    Fall  3.4060 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO  FA_X1    Fall  3.4750 0.0690 0.0150 0.483678 2.76208  3.24576           1       51.8917  A             | 
|    fb/mult/i_0_1/i_25/CI  FA_X1    Fall  3.4750 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO  FA_X1    Fall  3.5440 0.0690 0.0160 0.733965 2.76208  3.49604           1       51.8917  A             | 
|    fb/mult/i_0_1/i_26/CI  FA_X1    Fall  3.5440 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO  FA_X1    Fall  3.6130 0.0690 0.0150 0.492821 2.76208  3.2549            1       51.8917  A             | 
|    fb/mult/i_0_1/i_27/CI  FA_X1    Fall  3.6130 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO  FA_X1    Fall  3.6980 0.0850 0.0240 7.35813  2.76208  10.1202           1       51.8917  A             | 
|    fb/mult/i_0_1/i_28/CI  FA_X1    Fall  3.6990 0.0010 0.0240          2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/CO  FA_X1    Fall  3.7720 0.0730 0.0160 0.617526 2.76208  3.3796            1       51.8917  A             | 
|    fb/mult/i_0_1/i_29/CI  FA_X1    Fall  3.7720 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_29/CO  FA_X1    Fall  3.8410 0.0690 0.0150 0.496551 2.76208  3.25863           1       51.8917  A             | 
|    fb/mult/i_0_1/i_30/CI  FA_X1    Fall  3.8410 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_30/S   FA_X1    Rise  3.9500 0.1090 0.0120 0.755202 1.62303  2.37823           1       51.8917  A             | 
|    fb/mult/i_0_1/p_0[30]           Rise  3.9500 0.0000                                                                           | 
|    fb/mult/i_0_0_59/B2    AOI22_X1 Rise  3.9500 0.0000 0.0120          1.62303                                                   | 
|    fb/mult/i_0_0_59/ZN    AOI22_X1 Fall  3.9720 0.0220 0.0290 0.42588  1.6642   2.09008           1       51.8917                | 
|    fb/mult/i_0_0_58/A2    NAND2_X1 Fall  3.9720 0.0000 0.0290          1.50228                                                   | 
|    fb/mult/i_0_0_58/ZN    NAND2_X1 Rise  3.9970 0.0250 0.0130 0.42588  1.14029  1.56617           1       54.7126                | 
|    fb/mult/a_reg[29]/D    DFF_X1   Rise  3.9970 0.0000 0.0130          1.14029                                                   | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Fall  1.5000 1.5000 0.2310 1.40474  25.1434  26.5482           4       53.8225  c    K        | 
|    fb/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                 Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A  INV_X8 Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN INV_X8 Rise  1.5180 0.0180 0.0800 53.1849  75.3667  128.552           88      53.8225  L    K        | 
|    fb/mult/a_reg[29]/CK DFF_X1 Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock ideal network latency        |  0.0600 4.5600 | 
| library setup check                       | -0.0430 4.5170 | 
| data required time                        |  4.5170        | 
|                                           |                | 
| data required time                        |  4.5170        | 
| data arrival time                         | -3.9970        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[28]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    fb/clk                           Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A    INV_X8    Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN   INV_X8    Rise  1.5180 0.0180 0.0820 53.1849  83.5695  136.754           88      53.8225  L    K        | 
| Data Path:                                                                                                                        | 
|    fb/mult/out_reg[32]/CK DFF_X1    Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[32]/Q  DFF_X1    Fall  1.6770 0.1170 0.0160 2.82939  8.6759   11.5053           5       54.7126                | 
|    fb/mult/i_0_1/a[0]               Fall  1.6770 0.0000                                                                           | 
|    fb/mult/i_0_1/i_0/B    HA_X1     Fall  1.6770 0.0000 0.0160          3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO   HA_X1     Fall  1.7140 0.0370 0.0080 0.635778 2.76208  3.39786           1       53.8225                | 
|    fb/mult/i_0_1/i_1/CI   FA_X1     Fall  1.7140 0.0000 0.0080          2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO   FA_X1     Fall  1.7840 0.0700 0.0150 0.500209 2.76208  3.26229           1       54.7126                | 
|    fb/mult/i_0_1/i_2/CI   FA_X1     Fall  1.7840 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO   FA_X1     Fall  1.8570 0.0730 0.0150 0.42588  2.76208  3.18796           1       54.7126                | 
|    fb/mult/i_0_1/i_3/CI   FA_X1     Fall  1.8570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO   FA_X1     Fall  1.9320 0.0750 0.0160 1.17718  2.76208  3.93925           1       54.7126                | 
|    fb/mult/i_0_1/i_4/CI   FA_X1     Fall  1.9320 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO   FA_X1     Fall  2.0060 0.0740 0.0160 0.706117 2.76208  3.4682            1       54.7126                | 
|    fb/mult/i_0_1/i_5/CI   FA_X1     Fall  2.0060 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO   FA_X1     Fall  2.0810 0.0750 0.0160 1.18084  2.76208  3.94291           1       54.7126                | 
|    fb/mult/i_0_1/i_6/CI   FA_X1     Fall  2.0810 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO   FA_X1     Fall  2.1550 0.0740 0.0160 0.725778 2.76208  3.48786           1       59.2283                | 
|    fb/mult/i_0_1/i_7/CI   FA_X1     Fall  2.1550 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO   FA_X1     Fall  2.2280 0.0730 0.0150 0.462384 2.76208  3.22446           1       59.2283                | 
|    fb/mult/i_0_1/i_8/CI   FA_X1     Fall  2.2280 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO   FA_X1     Fall  2.3030 0.0750 0.0160 1.17901  2.76208  3.94108           1       52.5223                | 
|    fb/mult/i_0_1/i_9/CI   FA_X1     Fall  2.3030 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO   FA_X1     Fall  2.3760 0.0730 0.0150 0.501123 2.76208  3.2632            1       56.93                  | 
|    fb/mult/i_0_1/i_10/CI  FA_X1     Fall  2.3760 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO  FA_X1     Fall  2.4490 0.0730 0.0150 0.559728 2.76208  3.32181           1       56.93                  | 
|    fb/mult/i_0_1/i_11/CI  FA_X1     Fall  2.4490 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO  FA_X1     Fall  2.5220 0.0730 0.0150 0.501123 2.76208  3.2632            1       54.7126                | 
|    fb/mult/i_0_1/i_12/CI  FA_X1     Fall  2.5220 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO  FA_X1     Fall  2.5950 0.0730 0.0160 0.696618 2.76208  3.4587            1       56.93                  | 
|    fb/mult/i_0_1/i_13/CI  FA_X1     Fall  2.5950 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO  FA_X1     Fall  2.6680 0.0730 0.0150 0.503868 2.76208  3.26595           1       56.93                  | 
|    fb/mult/i_0_1/i_14/CI  FA_X1     Fall  2.6680 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO  FA_X1     Fall  2.7410 0.0730 0.0150 0.42588  2.76208  3.18796           1       55.9224                | 
|    fb/mult/i_0_1/i_15/CI  FA_X1     Fall  2.7410 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO  FA_X1     Fall  2.8140 0.0730 0.0150 0.502039 2.76208  3.26412           1       55.9224                | 
|    fb/mult/i_0_1/i_16/CI  FA_X1     Fall  2.8140 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO  FA_X1     Fall  2.8870 0.0730 0.0160 0.617526 2.76208  3.3796            1       55.9224                | 
|    fb/mult/i_0_1/i_17/CI  FA_X1     Fall  2.8870 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO  FA_X1     Fall  2.9600 0.0730 0.0150 0.491697 2.76208  3.25377           1       55.9224                | 
|    fb/mult/i_0_1/i_18/CI  FA_X1     Fall  2.9600 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO  FA_X1     Fall  3.0350 0.0750 0.0160 1.21747  2.76208  3.97955           1       55.9224                | 
|    fb/mult/i_0_1/i_19/CI  FA_X1     Fall  3.0350 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO  FA_X1     Fall  3.1090 0.0740 0.0160 0.617526 2.76208  3.3796            1       51.8917                | 
|    fb/mult/i_0_1/i_20/CI  FA_X1     Fall  3.1090 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO  FA_X1     Fall  3.1840 0.0750 0.0160 1.20724  2.76208  3.96932           1       51.8917                | 
|    fb/mult/i_0_1/i_21/CI  FA_X1     Fall  3.1840 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO  FA_X1     Fall  3.2570 0.0730 0.0150 0.462384 2.76208  3.22446           1       51.8917                | 
|    fb/mult/i_0_1/i_22/CI  FA_X1     Fall  3.2570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO  FA_X1     Fall  3.3320 0.0750 0.0170 1.34706  2.76208  4.10913           1       51.8917                | 
|    fb/mult/i_0_1/i_23/CI  FA_X1     Fall  3.3320 0.0000 0.0170          2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO  FA_X1     Fall  3.4060 0.0740 0.0150 0.496551 2.76208  3.25863           1       51.8917                | 
|    fb/mult/i_0_1/i_24/CI  FA_X1     Fall  3.4060 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO  FA_X1     Fall  3.4750 0.0690 0.0150 0.483678 2.76208  3.24576           1       51.8917  A             | 
|    fb/mult/i_0_1/i_25/CI  FA_X1     Fall  3.4750 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO  FA_X1     Fall  3.5440 0.0690 0.0160 0.733965 2.76208  3.49604           1       51.8917  A             | 
|    fb/mult/i_0_1/i_26/CI  FA_X1     Fall  3.5440 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO  FA_X1     Fall  3.6130 0.0690 0.0150 0.492821 2.76208  3.2549            1       51.8917  A             | 
|    fb/mult/i_0_1/i_27/CI  FA_X1     Fall  3.6130 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO  FA_X1     Fall  3.6980 0.0850 0.0240 7.35813  2.76208  10.1202           1       51.8917  A             | 
|    fb/mult/i_0_1/i_28/CI  FA_X1     Fall  3.6990 0.0010 0.0240          2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/CO  FA_X1     Fall  3.7720 0.0730 0.0160 0.617526 2.76208  3.3796            1       51.8917  A             | 
|    fb/mult/i_0_1/i_29/CI  FA_X1     Fall  3.7720 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_29/S   FA_X1     Fall  3.8610 0.0890 0.0160 0.780273 1.58671  2.36699           1       51.8917  A             | 
|    fb/mult/i_0_1/p_0[29]            Fall  3.8610 0.0000                                                                           | 
|    fb/mult/i_0_0_57/C2    AOI222_X1 Fall  3.8610 0.0000 0.0160          1.50088                                                   | 
|    fb/mult/i_0_0_57/ZN    AOI222_X1 Rise  3.9590 0.0980 0.0500 0.42588  1.70023  2.12611           1       51.8917                | 
|    fb/mult/i_0_0_56/A     INV_X1    Rise  3.9590 0.0000 0.0500          1.70023                                                   | 
|    fb/mult/i_0_0_56/ZN    INV_X1    Fall  3.9690 0.0100 0.0120 0.693509 1.14029  1.8338            1       51.8917                | 
|    fb/mult/a_reg[28]/D    DFF_X1    Fall  3.9690 0.0000 0.0120          1.06234                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Fall  1.5000 1.5000 0.2310 1.40474  25.1434  26.5482           4       53.8225  c    K        | 
|    fb/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                 Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A  INV_X8 Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN INV_X8 Rise  1.5180 0.0180 0.0800 53.1849  75.3667  128.552           88      53.8225  L    K        | 
|    fb/mult/a_reg[28]/CK DFF_X1 Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock ideal network latency        |  0.0600 4.5600 | 
| library setup check                       | -0.0190 4.5410 | 
| data required time                        |  4.5410        | 
|                                           |                | 
| data required time                        |  4.5410        | 
| data arrival time                         | -3.9690        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5720        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[27]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    fb/clk                           Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A    INV_X8    Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN   INV_X8    Rise  1.5180 0.0180 0.0820 53.1849  83.5695  136.754           88      53.8225  L    K        | 
| Data Path:                                                                                                                        | 
|    fb/mult/out_reg[32]/CK DFF_X1    Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[32]/Q  DFF_X1    Fall  1.6770 0.1170 0.0160 2.82939  8.6759   11.5053           5       54.7126                | 
|    fb/mult/i_0_1/a[0]               Fall  1.6770 0.0000                                                                           | 
|    fb/mult/i_0_1/i_0/B    HA_X1     Fall  1.6770 0.0000 0.0160          3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO   HA_X1     Fall  1.7140 0.0370 0.0080 0.635778 2.76208  3.39786           1       53.8225                | 
|    fb/mult/i_0_1/i_1/CI   FA_X1     Fall  1.7140 0.0000 0.0080          2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO   FA_X1     Fall  1.7840 0.0700 0.0150 0.500209 2.76208  3.26229           1       54.7126                | 
|    fb/mult/i_0_1/i_2/CI   FA_X1     Fall  1.7840 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO   FA_X1     Fall  1.8570 0.0730 0.0150 0.42588  2.76208  3.18796           1       54.7126                | 
|    fb/mult/i_0_1/i_3/CI   FA_X1     Fall  1.8570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO   FA_X1     Fall  1.9320 0.0750 0.0160 1.17718  2.76208  3.93925           1       54.7126                | 
|    fb/mult/i_0_1/i_4/CI   FA_X1     Fall  1.9320 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO   FA_X1     Fall  2.0060 0.0740 0.0160 0.706117 2.76208  3.4682            1       54.7126                | 
|    fb/mult/i_0_1/i_5/CI   FA_X1     Fall  2.0060 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO   FA_X1     Fall  2.0810 0.0750 0.0160 1.18084  2.76208  3.94291           1       54.7126                | 
|    fb/mult/i_0_1/i_6/CI   FA_X1     Fall  2.0810 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO   FA_X1     Fall  2.1550 0.0740 0.0160 0.725778 2.76208  3.48786           1       59.2283                | 
|    fb/mult/i_0_1/i_7/CI   FA_X1     Fall  2.1550 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO   FA_X1     Fall  2.2280 0.0730 0.0150 0.462384 2.76208  3.22446           1       59.2283                | 
|    fb/mult/i_0_1/i_8/CI   FA_X1     Fall  2.2280 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO   FA_X1     Fall  2.3030 0.0750 0.0160 1.17901  2.76208  3.94108           1       52.5223                | 
|    fb/mult/i_0_1/i_9/CI   FA_X1     Fall  2.3030 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO   FA_X1     Fall  2.3760 0.0730 0.0150 0.501123 2.76208  3.2632            1       56.93                  | 
|    fb/mult/i_0_1/i_10/CI  FA_X1     Fall  2.3760 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO  FA_X1     Fall  2.4490 0.0730 0.0150 0.559728 2.76208  3.32181           1       56.93                  | 
|    fb/mult/i_0_1/i_11/CI  FA_X1     Fall  2.4490 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO  FA_X1     Fall  2.5220 0.0730 0.0150 0.501123 2.76208  3.2632            1       54.7126                | 
|    fb/mult/i_0_1/i_12/CI  FA_X1     Fall  2.5220 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO  FA_X1     Fall  2.5950 0.0730 0.0160 0.696618 2.76208  3.4587            1       56.93                  | 
|    fb/mult/i_0_1/i_13/CI  FA_X1     Fall  2.5950 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO  FA_X1     Fall  2.6680 0.0730 0.0150 0.503868 2.76208  3.26595           1       56.93                  | 
|    fb/mult/i_0_1/i_14/CI  FA_X1     Fall  2.6680 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO  FA_X1     Fall  2.7410 0.0730 0.0150 0.42588  2.76208  3.18796           1       55.9224                | 
|    fb/mult/i_0_1/i_15/CI  FA_X1     Fall  2.7410 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO  FA_X1     Fall  2.8140 0.0730 0.0150 0.502039 2.76208  3.26412           1       55.9224                | 
|    fb/mult/i_0_1/i_16/CI  FA_X1     Fall  2.8140 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO  FA_X1     Fall  2.8870 0.0730 0.0160 0.617526 2.76208  3.3796            1       55.9224                | 
|    fb/mult/i_0_1/i_17/CI  FA_X1     Fall  2.8870 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO  FA_X1     Fall  2.9600 0.0730 0.0150 0.491697 2.76208  3.25377           1       55.9224                | 
|    fb/mult/i_0_1/i_18/CI  FA_X1     Fall  2.9600 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO  FA_X1     Fall  3.0350 0.0750 0.0160 1.21747  2.76208  3.97955           1       55.9224                | 
|    fb/mult/i_0_1/i_19/CI  FA_X1     Fall  3.0350 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO  FA_X1     Fall  3.1090 0.0740 0.0160 0.617526 2.76208  3.3796            1       51.8917                | 
|    fb/mult/i_0_1/i_20/CI  FA_X1     Fall  3.1090 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO  FA_X1     Fall  3.1840 0.0750 0.0160 1.20724  2.76208  3.96932           1       51.8917                | 
|    fb/mult/i_0_1/i_21/CI  FA_X1     Fall  3.1840 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO  FA_X1     Fall  3.2570 0.0730 0.0150 0.462384 2.76208  3.22446           1       51.8917                | 
|    fb/mult/i_0_1/i_22/CI  FA_X1     Fall  3.2570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO  FA_X1     Fall  3.3320 0.0750 0.0170 1.34706  2.76208  4.10913           1       51.8917                | 
|    fb/mult/i_0_1/i_23/CI  FA_X1     Fall  3.3320 0.0000 0.0170          2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO  FA_X1     Fall  3.4060 0.0740 0.0150 0.496551 2.76208  3.25863           1       51.8917                | 
|    fb/mult/i_0_1/i_24/CI  FA_X1     Fall  3.4060 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO  FA_X1     Fall  3.4750 0.0690 0.0150 0.483678 2.76208  3.24576           1       51.8917  A             | 
|    fb/mult/i_0_1/i_25/CI  FA_X1     Fall  3.4750 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO  FA_X1     Fall  3.5440 0.0690 0.0160 0.733965 2.76208  3.49604           1       51.8917  A             | 
|    fb/mult/i_0_1/i_26/CI  FA_X1     Fall  3.5440 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO  FA_X1     Fall  3.6130 0.0690 0.0150 0.492821 2.76208  3.2549            1       51.8917  A             | 
|    fb/mult/i_0_1/i_27/CI  FA_X1     Fall  3.6130 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO  FA_X1     Fall  3.6980 0.0850 0.0240 7.35813  2.76208  10.1202           1       51.8917  A             | 
|    fb/mult/i_0_1/i_28/CI  FA_X1     Fall  3.6990 0.0010 0.0240          2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/S   FA_X1     Fall  3.7910 0.0920 0.0150 0.665514 1.58671  2.25223           1       51.8917  A             | 
|    fb/mult/i_0_1/p_0[28]            Fall  3.7910 0.0000                                                                           | 
|    fb/mult/i_0_0_55/C2    AOI222_X1 Fall  3.7910 0.0000 0.0150          1.50088                                                   | 
|    fb/mult/i_0_0_55/ZN    AOI222_X1 Rise  3.8920 0.1010 0.0530 0.754416 1.70023  2.45465           1       51.8917                | 
|    fb/mult/i_0_0_54/A     INV_X1    Rise  3.8920 0.0000 0.0530          1.70023                                                   | 
|    fb/mult/i_0_0_54/ZN    INV_X1    Fall  3.9010 0.0090 0.0120 0.483678 1.14029  1.62397           1       51.8917                | 
|    fb/mult/a_reg[27]/D    DFF_X1    Fall  3.9010 0.0000 0.0120          1.06234                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Fall  1.5000 1.5000 0.2310 1.40474  25.1434  26.5482           4       53.8225  c    K        | 
|    fb/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                 Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A  INV_X8 Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN INV_X8 Rise  1.5180 0.0180 0.0800 53.1849  75.3667  128.552           88      53.8225  L    K        | 
|    fb/mult/a_reg[27]/CK DFF_X1 Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock ideal network latency        |  0.0600 4.5600 | 
| library setup check                       | -0.0190 4.5410 | 
| data required time                        |  4.5410        | 
|                                           |                | 
| data required time                        |  4.5410        | 
| data arrival time                         | -3.9010        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6400        | 
--------------------------------------------------------------


 Timing Path to exception 
  
 Path Start Point : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : exception 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    regA/clk                     Fall  1.5000 0.0000                                                                           | 
|    regA/i_0_0/A        INV_X4   Fall  1.5090 0.0090 0.2310          5.70005                                     L             | 
|    regA/i_0_0/ZN       INV_X4   Rise  1.5260 0.0170 0.0750 25.1154  30.3889  55.5043           32      53.8225  L    K        | 
| Data Path:                                                                                                                    | 
|    regA/out_reg[27]/CK DFF_X1   Rise  1.5600 0.0340 0.2310          0.949653                                    L             | 
|    regA/out_reg[27]/Q  DFF_X1   Fall  1.6680 0.1080 0.0090 1.44414  3.36014  4.80429           2       53.8225                | 
|    regA/out[27]                 Fall  1.6680 0.0000                                                                           | 
|    fb/a[27]                     Fall  1.6680 0.0000                                                                           | 
|    fb/i_0_0_43/A4      NAND4_X1 Fall  1.6680 0.0000 0.0090          1.48764                                                   | 
|    fb/i_0_0_43/ZN      NAND4_X1 Rise  1.6940 0.0260 0.0170 1.24204  1.65128  2.89331           1       53.8225                | 
|    fb/i_0_0_41/B1      OAI33_X1 Rise  1.6940 0.0000 0.0170          1.65128                                                   | 
|    fb/i_0_0_41/ZN      OAI33_X1 Fall  1.7180 0.0240 0.0140 0.646425 0.974659 1.62108           1       53.8225                | 
|    fb/drc_ipo_c6/A     BUF_X1   Fall  1.7180 0.0000 0.0140          0.87525                                                   | 
|    fb/drc_ipo_c6/Z     BUF_X1   Fall  1.7940 0.0760 0.0410 8.69532  28.7702  37.4655           11      53.8225                | 
|    fb/exception                 Fall  1.7940 0.0000                                                                           | 
|    exception                    Fall  1.7970 0.0030 0.0410          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 1.40474  25.1434 26.5482           4       53.8225  c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7970        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7030        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[26]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    fb/clk                           Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A    INV_X8    Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN   INV_X8    Rise  1.5180 0.0180 0.0820 53.1849  83.5695  136.754           88      53.8225  L    K        | 
| Data Path:                                                                                                                        | 
|    fb/mult/out_reg[32]/CK DFF_X1    Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[32]/Q  DFF_X1    Fall  1.6770 0.1170 0.0160 2.82939  8.6759   11.5053           5       54.7126                | 
|    fb/mult/i_0_1/a[0]               Fall  1.6770 0.0000                                                                           | 
|    fb/mult/i_0_1/i_0/B    HA_X1     Fall  1.6770 0.0000 0.0160          3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO   HA_X1     Fall  1.7140 0.0370 0.0080 0.635778 2.76208  3.39786           1       53.8225                | 
|    fb/mult/i_0_1/i_1/CI   FA_X1     Fall  1.7140 0.0000 0.0080          2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO   FA_X1     Fall  1.7840 0.0700 0.0150 0.500209 2.76208  3.26229           1       54.7126                | 
|    fb/mult/i_0_1/i_2/CI   FA_X1     Fall  1.7840 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO   FA_X1     Fall  1.8570 0.0730 0.0150 0.42588  2.76208  3.18796           1       54.7126                | 
|    fb/mult/i_0_1/i_3/CI   FA_X1     Fall  1.8570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO   FA_X1     Fall  1.9320 0.0750 0.0160 1.17718  2.76208  3.93925           1       54.7126                | 
|    fb/mult/i_0_1/i_4/CI   FA_X1     Fall  1.9320 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO   FA_X1     Fall  2.0060 0.0740 0.0160 0.706117 2.76208  3.4682            1       54.7126                | 
|    fb/mult/i_0_1/i_5/CI   FA_X1     Fall  2.0060 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO   FA_X1     Fall  2.0810 0.0750 0.0160 1.18084  2.76208  3.94291           1       54.7126                | 
|    fb/mult/i_0_1/i_6/CI   FA_X1     Fall  2.0810 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO   FA_X1     Fall  2.1550 0.0740 0.0160 0.725778 2.76208  3.48786           1       59.2283                | 
|    fb/mult/i_0_1/i_7/CI   FA_X1     Fall  2.1550 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO   FA_X1     Fall  2.2280 0.0730 0.0150 0.462384 2.76208  3.22446           1       59.2283                | 
|    fb/mult/i_0_1/i_8/CI   FA_X1     Fall  2.2280 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO   FA_X1     Fall  2.3030 0.0750 0.0160 1.17901  2.76208  3.94108           1       52.5223                | 
|    fb/mult/i_0_1/i_9/CI   FA_X1     Fall  2.3030 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO   FA_X1     Fall  2.3760 0.0730 0.0150 0.501123 2.76208  3.2632            1       56.93                  | 
|    fb/mult/i_0_1/i_10/CI  FA_X1     Fall  2.3760 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO  FA_X1     Fall  2.4490 0.0730 0.0150 0.559728 2.76208  3.32181           1       56.93                  | 
|    fb/mult/i_0_1/i_11/CI  FA_X1     Fall  2.4490 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO  FA_X1     Fall  2.5220 0.0730 0.0150 0.501123 2.76208  3.2632            1       54.7126                | 
|    fb/mult/i_0_1/i_12/CI  FA_X1     Fall  2.5220 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO  FA_X1     Fall  2.5950 0.0730 0.0160 0.696618 2.76208  3.4587            1       56.93                  | 
|    fb/mult/i_0_1/i_13/CI  FA_X1     Fall  2.5950 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO  FA_X1     Fall  2.6680 0.0730 0.0150 0.503868 2.76208  3.26595           1       56.93                  | 
|    fb/mult/i_0_1/i_14/CI  FA_X1     Fall  2.6680 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO  FA_X1     Fall  2.7410 0.0730 0.0150 0.42588  2.76208  3.18796           1       55.9224                | 
|    fb/mult/i_0_1/i_15/CI  FA_X1     Fall  2.7410 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO  FA_X1     Fall  2.8140 0.0730 0.0150 0.502039 2.76208  3.26412           1       55.9224                | 
|    fb/mult/i_0_1/i_16/CI  FA_X1     Fall  2.8140 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO  FA_X1     Fall  2.8870 0.0730 0.0160 0.617526 2.76208  3.3796            1       55.9224                | 
|    fb/mult/i_0_1/i_17/CI  FA_X1     Fall  2.8870 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO  FA_X1     Fall  2.9600 0.0730 0.0150 0.491697 2.76208  3.25377           1       55.9224                | 
|    fb/mult/i_0_1/i_18/CI  FA_X1     Fall  2.9600 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO  FA_X1     Fall  3.0350 0.0750 0.0160 1.21747  2.76208  3.97955           1       55.9224                | 
|    fb/mult/i_0_1/i_19/CI  FA_X1     Fall  3.0350 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO  FA_X1     Fall  3.1090 0.0740 0.0160 0.617526 2.76208  3.3796            1       51.8917                | 
|    fb/mult/i_0_1/i_20/CI  FA_X1     Fall  3.1090 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO  FA_X1     Fall  3.1840 0.0750 0.0160 1.20724  2.76208  3.96932           1       51.8917                | 
|    fb/mult/i_0_1/i_21/CI  FA_X1     Fall  3.1840 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO  FA_X1     Fall  3.2570 0.0730 0.0150 0.462384 2.76208  3.22446           1       51.8917                | 
|    fb/mult/i_0_1/i_22/CI  FA_X1     Fall  3.2570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO  FA_X1     Fall  3.3320 0.0750 0.0170 1.34706  2.76208  4.10913           1       51.8917                | 
|    fb/mult/i_0_1/i_23/CI  FA_X1     Fall  3.3320 0.0000 0.0170          2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO  FA_X1     Fall  3.4060 0.0740 0.0150 0.496551 2.76208  3.25863           1       51.8917                | 
|    fb/mult/i_0_1/i_24/CI  FA_X1     Fall  3.4060 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO  FA_X1     Fall  3.4750 0.0690 0.0150 0.483678 2.76208  3.24576           1       51.8917  A             | 
|    fb/mult/i_0_1/i_25/CI  FA_X1     Fall  3.4750 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO  FA_X1     Fall  3.5440 0.0690 0.0160 0.733965 2.76208  3.49604           1       51.8917  A             | 
|    fb/mult/i_0_1/i_26/CI  FA_X1     Fall  3.5440 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO  FA_X1     Fall  3.6130 0.0690 0.0150 0.492821 2.76208  3.2549            1       51.8917  A             | 
|    fb/mult/i_0_1/i_27/CI  FA_X1     Fall  3.6130 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/S   FA_X1     Fall  3.7030 0.0900 0.0160 1.07991  1.58671  2.66663           1       51.8917  A             | 
|    fb/mult/i_0_1/p_0[27]            Fall  3.7030 0.0000                                                                           | 
|    fb/mult/i_0_0_53/C2    AOI222_X1 Fall  3.7030 0.0000 0.0160          1.50088                                                   | 
|    fb/mult/i_0_0_53/ZN    AOI222_X1 Rise  3.8010 0.0980 0.0500 0.42588  1.70023  2.12611           1       51.8917                | 
|    fb/mult/i_0_0_52/A     INV_X1    Rise  3.8010 0.0000 0.0500          1.70023                                                   | 
|    fb/mult/i_0_0_52/ZN    INV_X1    Fall  3.8110 0.0100 0.0120 0.733965 1.14029  1.87425           1       51.8917                | 
|    fb/mult/a_reg[26]/D    DFF_X1    Fall  3.8110 0.0000 0.0120          1.06234                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Fall  1.5000 1.5000 0.2310 1.40474  25.1434  26.5482           4       53.8225  c    K        | 
|    fb/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                 Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A  INV_X8 Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN INV_X8 Rise  1.5180 0.0180 0.0800 53.1849  75.3667  128.552           88      53.8225  L    K        | 
|    fb/mult/a_reg[26]/CK DFF_X1 Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock ideal network latency        |  0.0600 4.5600 | 
| library setup check                       | -0.0190 4.5410 | 
| data required time                        |  4.5410        | 
|                                           |                | 
| data required time                        |  4.5410        | 
| data arrival time                         | -3.8110        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[25]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    fb/clk                           Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A    INV_X8    Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN   INV_X8    Rise  1.5180 0.0180 0.0820 53.1849  83.5695  136.754           88      53.8225  L    K        | 
| Data Path:                                                                                                                        | 
|    fb/mult/out_reg[32]/CK DFF_X1    Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[32]/Q  DFF_X1    Fall  1.6770 0.1170 0.0160 2.82939  8.6759   11.5053           5       54.7126                | 
|    fb/mult/i_0_1/a[0]               Fall  1.6770 0.0000                                                                           | 
|    fb/mult/i_0_1/i_0/B    HA_X1     Fall  1.6770 0.0000 0.0160          3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO   HA_X1     Fall  1.7140 0.0370 0.0080 0.635778 2.76208  3.39786           1       53.8225                | 
|    fb/mult/i_0_1/i_1/CI   FA_X1     Fall  1.7140 0.0000 0.0080          2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO   FA_X1     Fall  1.7840 0.0700 0.0150 0.500209 2.76208  3.26229           1       54.7126                | 
|    fb/mult/i_0_1/i_2/CI   FA_X1     Fall  1.7840 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO   FA_X1     Fall  1.8570 0.0730 0.0150 0.42588  2.76208  3.18796           1       54.7126                | 
|    fb/mult/i_0_1/i_3/CI   FA_X1     Fall  1.8570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO   FA_X1     Fall  1.9320 0.0750 0.0160 1.17718  2.76208  3.93925           1       54.7126                | 
|    fb/mult/i_0_1/i_4/CI   FA_X1     Fall  1.9320 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO   FA_X1     Fall  2.0060 0.0740 0.0160 0.706117 2.76208  3.4682            1       54.7126                | 
|    fb/mult/i_0_1/i_5/CI   FA_X1     Fall  2.0060 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO   FA_X1     Fall  2.0810 0.0750 0.0160 1.18084  2.76208  3.94291           1       54.7126                | 
|    fb/mult/i_0_1/i_6/CI   FA_X1     Fall  2.0810 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO   FA_X1     Fall  2.1550 0.0740 0.0160 0.725778 2.76208  3.48786           1       59.2283                | 
|    fb/mult/i_0_1/i_7/CI   FA_X1     Fall  2.1550 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO   FA_X1     Fall  2.2280 0.0730 0.0150 0.462384 2.76208  3.22446           1       59.2283                | 
|    fb/mult/i_0_1/i_8/CI   FA_X1     Fall  2.2280 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO   FA_X1     Fall  2.3030 0.0750 0.0160 1.17901  2.76208  3.94108           1       52.5223                | 
|    fb/mult/i_0_1/i_9/CI   FA_X1     Fall  2.3030 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO   FA_X1     Fall  2.3760 0.0730 0.0150 0.501123 2.76208  3.2632            1       56.93                  | 
|    fb/mult/i_0_1/i_10/CI  FA_X1     Fall  2.3760 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO  FA_X1     Fall  2.4490 0.0730 0.0150 0.559728 2.76208  3.32181           1       56.93                  | 
|    fb/mult/i_0_1/i_11/CI  FA_X1     Fall  2.4490 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO  FA_X1     Fall  2.5220 0.0730 0.0150 0.501123 2.76208  3.2632            1       54.7126                | 
|    fb/mult/i_0_1/i_12/CI  FA_X1     Fall  2.5220 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO  FA_X1     Fall  2.5950 0.0730 0.0160 0.696618 2.76208  3.4587            1       56.93                  | 
|    fb/mult/i_0_1/i_13/CI  FA_X1     Fall  2.5950 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO  FA_X1     Fall  2.6680 0.0730 0.0150 0.503868 2.76208  3.26595           1       56.93                  | 
|    fb/mult/i_0_1/i_14/CI  FA_X1     Fall  2.6680 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO  FA_X1     Fall  2.7410 0.0730 0.0150 0.42588  2.76208  3.18796           1       55.9224                | 
|    fb/mult/i_0_1/i_15/CI  FA_X1     Fall  2.7410 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO  FA_X1     Fall  2.8140 0.0730 0.0150 0.502039 2.76208  3.26412           1       55.9224                | 
|    fb/mult/i_0_1/i_16/CI  FA_X1     Fall  2.8140 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO  FA_X1     Fall  2.8870 0.0730 0.0160 0.617526 2.76208  3.3796            1       55.9224                | 
|    fb/mult/i_0_1/i_17/CI  FA_X1     Fall  2.8870 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO  FA_X1     Fall  2.9600 0.0730 0.0150 0.491697 2.76208  3.25377           1       55.9224                | 
|    fb/mult/i_0_1/i_18/CI  FA_X1     Fall  2.9600 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO  FA_X1     Fall  3.0350 0.0750 0.0160 1.21747  2.76208  3.97955           1       55.9224                | 
|    fb/mult/i_0_1/i_19/CI  FA_X1     Fall  3.0350 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO  FA_X1     Fall  3.1090 0.0740 0.0160 0.617526 2.76208  3.3796            1       51.8917                | 
|    fb/mult/i_0_1/i_20/CI  FA_X1     Fall  3.1090 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO  FA_X1     Fall  3.1840 0.0750 0.0160 1.20724  2.76208  3.96932           1       51.8917                | 
|    fb/mult/i_0_1/i_21/CI  FA_X1     Fall  3.1840 0.0000 0.0160          2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO  FA_X1     Fall  3.2570 0.0730 0.0150 0.462384 2.76208  3.22446           1       51.8917                | 
|    fb/mult/i_0_1/i_22/CI  FA_X1     Fall  3.2570 0.0000 0.0150          2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO  FA_X1     Fall  3.3320 0.0750 0.0170 1.34706  2.76208  4.10913           1       51.8917                | 
|    fb/mult/i_0_1/i_23/CI  FA_X1     Fall  3.3320 0.0000 0.0170          2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO  FA_X1     Fall  3.4060 0.0740 0.0150 0.496551 2.76208  3.25863           1       51.8917                | 
|    fb/mult/i_0_1/i_24/CI  FA_X1     Fall  3.4060 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO  FA_X1     Fall  3.4750 0.0690 0.0150 0.483678 2.76208  3.24576           1       51.8917  A             | 
|    fb/mult/i_0_1/i_25/CI  FA_X1     Fall  3.4750 0.0000 0.0150          2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO  FA_X1     Fall  3.5440 0.0690 0.0160 0.733965 2.76208  3.49604           1       51.8917  A             | 
|    fb/mult/i_0_1/i_26/CI  FA_X1     Fall  3.5440 0.0000 0.0160          2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/S   FA_X1     Fall  3.6330 0.0890 0.0160 0.854632 1.58671  2.44135           1       51.8917  A             | 
|    fb/mult/i_0_1/p_0[26]            Fall  3.6330 0.0000                                                                           | 
|    fb/mult/i_0_0_51/C2    AOI222_X1 Fall  3.6330 0.0000 0.0160          1.50088                                                   | 
|    fb/mult/i_0_0_51/ZN    AOI222_X1 Rise  3.7350 0.1020 0.0530 0.854632 1.70023  2.55486           1       51.8917                | 
|    fb/mult/i_0_0_50/A     INV_X1    Rise  3.7350 0.0000 0.0530          1.70023                                                   | 
|    fb/mult/i_0_0_50/ZN    INV_X1    Fall  3.7460 0.0110 0.0130 0.877617 1.14029  2.01791           1       51.8917                | 
|    fb/mult/a_reg[25]/D    DFF_X1    Fall  3.7460 0.0000 0.0130          1.06234                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Fall  1.5000 1.5000 0.2310 1.40474  25.1434  26.5482           4       53.8225  c    K        | 
|    fb/clk                      Fall  1.5000 0.0000                                                                           | 
|    fb/mult/clk                 Fall  1.5000 0.0000                                                                           | 
|    fb/mult/i_0_0_125/A  INV_X8 Fall  1.5000 0.0000 0.2310          10.8                                                      | 
|    fb/mult/i_0_0_125/ZN INV_X8 Rise  1.5180 0.0180 0.0800 53.1849  75.3667  128.552           88      53.8225  L    K        | 
|    fb/mult/a_reg[25]/CK DFF_X1 Rise  1.5600 0.0420 0.2310          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock ideal network latency        |  0.0600 4.5600 | 
| library setup check                       | -0.0190 4.5410 | 
| data required time                        |  4.5410        | 
|                                           |                | 
| data required time                        |  4.5410        | 
| data arrival time                         | -3.7460        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7950        | 
--------------------------------------------------------------


 Timing Path to result[31] 
  
 Path Start Point : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Fall  1.5000 1.5000 0.2310 1.40474  27.5784  28.9831           4       53.8225  c    K        | 
|    outB/clk                   Fall  1.5000 0.0000                                                                           | 
|    outB/i_0_0/A        INV_X4 Fall  1.5090 0.0090 0.2310          5.70005                                     L             | 
|    outB/i_0_0/ZN       INV_X4 Rise  1.5260 0.0170 0.0740 24.5299  30.3889  54.9188           32      53.8225  L    K        | 
| Data Path:                                                                                                                  | 
|    outB/out_reg[31]/CK DFF_X1 Rise  1.5600 0.0340 0.2310          0.949653                                    L             | 
|    outB/out_reg[31]/Q  DFF_X1 Fall  1.6770 0.1170 0.0160 1.43734  10       11.4373           1       53.8225                | 
|    outB/out[31]               Fall  1.6770 0.0000                                                                           | 
|    result[31]                 Fall  1.6770 0.0000 0.0160          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 1.40474  25.1434 26.5482           4       53.8225  c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6770        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8230        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1782M, PVMEM - 2263M)
