(assume nst184.0 (not (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0))))
(assume nst184.1 (not (not (and (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0))))))
(assume t183 (or (not (and (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0))))
(step t183' (cl (not (and (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)))) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0))) :rule or :premises (t183))
(step st184 (cl (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0)) (not (and (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 prv_5$0 (read$0 next$0 d_init$0))))) :rule reordering :premises (t183'))
(step t.end (cl) :rule resolution :premises (nst184.0 nst184.1 st184))
