# ğŸ“˜ BCD Adder (Binary-Coded Decimal Adder)
### DE10-Lite FPGA Implementation

This project implements a **Binary-Coded Decimal (BCD) adder** on the Intel **DE10-Lite (MAX10)** FPGA platform.  
It demonstrates essential digital design and FPGA bring-up skills including:

- RTL design of multi-digit BCD arithmetic  
- Seven-segment HEX display driving  
- Quartus design compilation  
- RTL simulation  
- Pin assignment  
- FPGA bring-up and validation  

---

## ğŸ”§ Features
- Adds two 4-bit BCD digits (0â€“9)  
- Corrects sums exceeding 9 using +6 correction  
- Cascadable carry-out for multi-digit addition  
- Displays result on DE10-Lite seven-segment HEX display  
- Switch-based input (SW7â€“4 = A, SW3â€“0 = B)  
- Carry-out indicator via LEDR0  

---

## ğŸ“ Directory Structure
```
BCD_Adder/
â”‚
â”œâ”€â”€ rtl/            # VHDL/Verilog RTL files
â”œâ”€â”€ sim/            # Simulation testbench + DO files
â”œâ”€â”€ constraints/    # .qsf pin assignments
â”œâ”€â”€ docs/           # Screenshots, diagrams, timing, notes
â””â”€â”€ README.md
```

---

## ğŸ§  RTL Design Summary

The BCD adder is implemented in three stages:

### 1ï¸âƒ£ Binary Addition  
A 4-bit full adder computes:  
```
binary_sum = A + B
```

### 2ï¸âƒ£ BCD Correction Logic  
If the binary sum exceeds 9, correction is applied:  
```
if binary_sum > 9 then 
    corrected_sum = binary_sum + 6
```

### 3ï¸âƒ£ Carry-Out Generation  
If correction occurs, `carry_out = 1`, otherwise `carry_out = 0`.

This allows chaining multiple BCD adders for multi-digit addition.

---

## ğŸ›ï¸ Inputs / Outputs

| Signal  | Function                 |
|---------|---------------------------|
| SW7â€“4   | Operand A (4-bit BCD)     |
| SW3â€“0   | Operand B (4-bit BCD)     |
| HEX0    | Displays result (0â€“9)     |
| LEDR0   | Carry-out indicator       |

---

## ğŸ§ª Simulation (ModelSim)

Run the automated simulation from the `sim/` directory:

```sh
vsim -do run.do
```

### Typical testbench checks:
- All sums from 0+0 through 9+9  
- BCD correction cases (10â€“18)  
- Carry propagation  
- Correct seven-segment display outputs  

Waveforms may be viewed in ModelSim/QuestaSim.

---

## ğŸ”¬ FPGA Bring-Up Procedure

1. Compile the project in **Quartus Prime**  
2. Apply proper pin assignments using the `.qsf` file  
3. Program the DE10-Lite FPGA (`.sof` file)  
4. Use SW7â€“4 for operand A  
5. Use SW3â€“0 for operand B  
6. Observe the result on **HEX0**  
7. Observe carry-out on **LEDR0**  

---

## ğŸ§© Skills Demonstrated
- RTL design (VHDL/Verilog)  
- Testbench creation and waveform analysis  
- FPGA synthesis and implementation  
- Quartus Pin Planner usage  
- Timing analysis and correction  
- Seven-segment display decoding  
- Hardware debugging and validation  

---

Place screenshots, timing reports, and waveform captures in the `docs/` folder.

