

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Tue Sep 23 21:33:58 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |         |           |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP   |     FF    |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+------------+-----+
    |+ activation_accelerator                              |     -|  0.00|        -|          -|         -|        -|      -|        no|  206 (71%)|  21 (1%)|  6376 (2%)|  11410 (9%)|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_144_15  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   35 (~0%)|    74 (~0%)|    -|
    |  o VITIS_LOOP_144_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_144_14  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   35 (~0%)|    74 (~0%)|    -|
    |  o VITIS_LOOP_144_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_144_13  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   35 (~0%)|    74 (~0%)|    -|
    |  o VITIS_LOOP_144_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_144_12  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   35 (~0%)|    74 (~0%)|    -|
    |  o VITIS_LOOP_144_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_292_5   |     -|  4.96|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   18 (~0%)|    63 (~0%)|    -|
    |  o VITIS_LOOP_292_5                                  |     -|  7.30|    32768|  3.277e+05|         1|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_283_4   |     -|  4.96|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   18 (~0%)|    63 (~0%)|    -|
    |  o VITIS_LOOP_283_4                                  |     -|  7.30|    32768|  3.277e+05|         1|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_144_1   |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   35 (~0%)|    74 (~0%)|    -|
    |  o VITIS_LOOP_144_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_144_11  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|          -|        -|   35 (~0%)|    74 (~0%)|    -|
    |  o VITIS_LOOP_144_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_316_6   |     -|  0.00|    32771|  3.277e+05|         -|    32771|      -|        no|          -|        -|   37 (~0%)|    85 (~0%)|    -|
    |  o VITIS_LOOP_316_6                                  |     -|  7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_185_1   |     -|  0.44|    98308|  9.831e+05|         -|    98308|      -|        no|          -|        -|   87 (~0%)|   121 (~0%)|    -|
    |  o VITIS_LOOP_185_1                                  |    II|  7.30|    98306|  9.831e+05|         6|        3|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_190_2   |     -|  0.28|    98315|  9.832e+05|         -|    98315|      -|        no|          -|        -|  221 (~0%)|   231 (~0%)|    -|
    |  o VITIS_LOOP_190_2                                  |    II|  7.30|    98313|  9.831e+05|        13|        3|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_196_3   |     -|  0.24|    32784|  3.278e+05|         -|    32784|      -|        no|          -|        -|  207 (~0%)|   106 (~0%)|    -|
    |  o VITIS_LOOP_196_3                                  |     -|  7.30|    32782|  3.278e+05|        16|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_170_1   |     -|  0.28|    98311|  9.831e+05|         -|    98311|      -|        no|          -|        -|  122 (~0%)|   121 (~0%)|    -|
    |  o VITIS_LOOP_170_1                                  |    II|  7.30|    98309|  9.831e+05|         9|        3|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_175_2   |     -|  0.24|    32780|  3.278e+05|         -|    32780|      -|        no|          -|        -|  167 (~0%)|   106 (~0%)|    -|
    |  o VITIS_LOOP_175_2                                  |     -|  7.30|    32778|  3.278e+05|        12|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_159_1   |     -|  0.24|    32794|  3.279e+05|         -|    32794|      -|        no|          -|  9 (~0%)|  906 (~0%)|   1290 (1%)|    -|
    |  o VITIS_LOOP_159_1                                  |     -|  7.30|    32792|  3.279e+05|        26|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_151_1   |     -|  0.24|    32791|  3.279e+05|         -|    32791|      -|        no|          -|  7 (~0%)|  545 (~0%)|  1044 (~0%)|    -|
    |  o VITIS_LOOP_151_1                                  |     -|  7.30|    32789|  3.279e+05|        23|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_205_1   |     -|  0.86|    32775|  3.278e+05|         -|    32775|      -|        no|          -|        -|  189 (~0%)|   106 (~0%)|    -|
    |  o VITIS_LOOP_205_1                                  |     -|  7.30|    32773|  3.277e+05|         7|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_275_3   |     -|  0.47|        -|          -|         -|        -|      -|        no|          -|        -|  158 (~0%)|   979 (~0%)|    -|
    |  o VITIS_LOOP_275_3                                  |     -|  7.30|        -|          -|         -|        -|      -|        no|          -|        -|          -|           -|    -|
    |   + bf16add                                          |     -|  0.47|        -|          -|         -|        -|      -|        no|          -|        -|   88 (~0%)|   903 (~0%)|    -|
    |    o VITIS_LOOP_86_1                                 |     -|  7.30|        -|          -|         1|        -|      -|        no|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_262_1   |     -|  0.00|    32771|  3.277e+05|         -|    32771|      -|        no|          -|        -|   69 (~0%)|    85 (~0%)|    -|
    |  o VITIS_LOOP_262_1                                  |     -|  7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|          -|        -|          -|           -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_265_2   |     -|  0.00|    32771|  3.277e+05|         -|    32771|      -|        no|          -|        -|   69 (~0%)|    85 (~0%)|    -|
    |  o VITIS_LOOP_265_2                                  |     -|  7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|          -|        -|          -|           -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| in0      | in        | unsigned short* |
| in1      | in        | unsigned short* |
| out      | out       | unsigned short* |
| stage    | in        | int             |
| config   | in        | int             |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+-----------------------------------+
| HW Interface | Loop             | Direction | Length | Width | Location                          |
+--------------+------------------+-----------+--------+-------+-----------------------------------+
| m_axi_gmem0  | VITIS_LOOP_262_1 | read      | 32768  | 16    | activation_accelerator.cpp:262:27 |
| m_axi_gmem1  | VITIS_LOOP_265_2 | read      | 32768  | 16    | activation_accelerator.cpp:265:27 |
| m_axi_gmem2  | VITIS_LOOP_316_6 | write     | 32768  | 16    | activation_accelerator.cpp:316:27 |
+--------------+------------------+-----------+--------+-------+-----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop             | Problem                                                                                               | Resolution | Location                          |
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem1  | in1      | VITIS_LOOP_265_2 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:265:27 |
| m_axi_gmem0  | in0      | VITIS_LOOP_262_1 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:262:27 |
| m_axi_gmem2  | out      | VITIS_LOOP_316_6 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:316:27 |
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+
| Name                                                 | DSP | Pragma | Variable          | Op    | Impl    | Latency |
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+
| + activation_accelerator                             | 21  |        |                   |       |         |         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U69                  | 3   |        | mean              | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U69                  | 3   |        | var               | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U68             | 2   |        | x_assign_3        | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U70                  | -   |        | stddev            | fsqrt | fabric  | 7       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U69                  | 3   |        | mean_sq           | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U68             | 2   |        | x_assign_2        | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U70                  | -   |        | rms               | fsqrt | fabric  | 7       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_144_15 | 0   |        |                   |       |         |         |
|    add_ln144_fu_76_p2                                | -   |        | add_ln144         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_144_14 | 0   |        |                   |       |         |         |
|    add_ln144_fu_76_p2                                | -   |        | add_ln144         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_144_13 | 0   |        |                   |       |         |         |
|    add_ln144_fu_76_p2                                | -   |        | add_ln144         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_144_12 | 0   |        |                   |       |         |         |
|    add_ln144_fu_76_p2                                | -   |        | add_ln144         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_292_5  | 0   |        |                   |       |         |         |
|    add_ln292_fu_58_p2                                | -   |        | add_ln292         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_283_4  | 0   |        |                   |       |         |         |
|    add_ln283_fu_58_p2                                | -   |        | add_ln283         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_144_1  | 0   |        |                   |       |         |         |
|    add_ln144_fu_76_p2                                | -   |        | add_ln144         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_144_11 | 0   |        |                   |       |         |         |
|    add_ln144_fu_76_p2                                | -   |        | add_ln144         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_316_6  | 0   |        |                   |       |         |         |
|    add_ln316_fu_109_p2                               | -   |        | add_ln316         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_185_1  | 0   |        |                   |       |         |         |
|    add_ln185_fu_85_p2                                | -   |        | add_ln185         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_190_2  | 0   |        |                   |       |         |         |
|    add_ln190_fu_99_p2                                | -   |        | add_ln190         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_196_3  | 0   |        |                   |       |         |         |
|    add_ln196_fu_106_p2                               | -   |        | add_ln196         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_170_1  | 0   |        |                   |       |         |         |
|    add_ln170_fu_89_p2                                | -   |        | add_ln170         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_175_2  | 0   |        |                   |       |         |         |
|    add_ln175_fu_94_p2                                | -   |        | add_ln175         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_159_1  | 9   |        |                   |       |         |         |
|    add_ln159_fu_105_p2                               | -   |        | add_ln159         | add   | fabric  | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U35                | 7   |        | tmp_1             | fexp  | fulldsp | 7       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U32                | 2   |        | add_i2            | fadd  | fulldsp | 3       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U34                  | -   |        | sig               | fdiv  | fabric  | 8       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_151_1  | 7   |        |                   |       |         |         |
|    add_ln151_fu_101_p2                               | -   |        | add_ln151         | add   | fabric  | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U44                | 7   |        | tmp               | fexp  | fulldsp | 7       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_205_1  | 0   |        |                   |       |         |         |
|    add_ln205_fu_99_p2                                | -   |        | add_ln205         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_275_3  | 0   |        |                   |       |         |         |
|    add_ln275_fu_96_p2                                | -   |        | add_ln275         | add   | fabric  | 0       |
|   + bf16add                                          | 0   |        |                   |       |         |         |
|     sub_ln54_fu_353_p2                               | -   |        | sub_ln54          | sub   | fabric  | 0       |
|     sub_ln57_fu_379_p2                               | -   |        | sub_ln57          | sub   | fabric  | 0       |
|     result_mantissa_fu_457_p2                        | -   |        | result_mantissa   | add   | fabric  | 0       |
|     result_mantissa_1_fu_479_p2                      | -   |        | result_mantissa_1 | sub   | fabric  | 0       |
|     result_mantissa_3_fu_485_p2                      | -   |        | result_mantissa_3 | sub   | fabric  | 0       |
|     max_exp_11_fu_615_p2                             | -   |        | max_exp_11        | add   | fabric  | 0       |
|     max_exp_12_fu_664_p2                             | -   |        | max_exp_12        | add   | fabric  | 0       |
|     result_mantissa_8_fu_704_p2                      | -   |        | result_mantissa_8 | add   | fabric  | 0       |
|     max_exp_14_fu_776_p2                             | -   |        | max_exp_14        | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_262_1  | 0   |        |                   |       |         |         |
|    add_ln262_fu_104_p2                               | -   |        | add_ln262         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_265_2  | 0   |        |                   |       |         |         |
|    add_ln265_fu_104_p2                               | -   |        | add_ln265         | add   | fabric  | 0       |
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+----------+---------+------+---------+
| Name                     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------------------+------+------+--------+----------+---------+------+---------+
| + activation_accelerator | 206  | 0    |        |          |         |      |         |
|   x_U                    | 58   | -    |        | x        | ram_1p  | auto | 1       |
|   y_U                    | 58   | -    |        | y        | ram_1p  | auto | 1       |
|   buf0_U                 | 30   | -    |        | buf0     | ram_1p  | auto | 1       |
|   buf1_U                 | 30   | -    |        | buf1     | ram_1p  | auto | 1       |
|   buf2_U                 | 30   | -    |        | buf2     | ram_1p  | auto | 1       |
+--------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+------------------------------------------------------------------+
| Type      | Options                                              | Location                                                         |
+-----------+------------------------------------------------------+------------------------------------------------------------------+
| interface | m_axi port=in0 offset=slave bundle=gmem0 depth=32768 | activation_accelerator.cpp:249 in activation_accelerator, in0    |
| interface | m_axi port=in1 offset=slave bundle=gmem1 depth=32768 | activation_accelerator.cpp:250 in activation_accelerator, in1    |
| interface | m_axi port=out offset=slave bundle=gmem2 depth=32768 | activation_accelerator.cpp:251 in activation_accelerator, out    |
| interface | s_axilite port=stage                                 | activation_accelerator.cpp:252 in activation_accelerator, stage  |
| interface | s_axilite port=config                                | activation_accelerator.cpp:253 in activation_accelerator, config |
| interface | s_axilite port=return                                | activation_accelerator.cpp:254 in activation_accelerator, return |
| pipeline  | II=1                                                 | activation_accelerator.cpp:276 in activation_accelerator         |
| pipeline  | II=1                                                 | activation_accelerator.cpp:284 in activation_accelerator         |
| pipeline  | II=1                                                 | activation_accelerator.cpp:293 in activation_accelerator         |
+-----------+------------------------------------------------------+------------------------------------------------------------------+


