-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    ss@DESKTOP-UB05SU4                                  
-- Generated date:                  Sat Apr 20 18:28:00 +0430 2019                      

Solution Settings: Convolotion.v7
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/ESL_CA2.c
      $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_fixed.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /Convolotion/core                      34 4980733    4981249            0  0          
    Design Total:                          34 4980733    4981249            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /Convolotion/core        
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    in:rsc:singleport.data_out  IN   Unsigned         8                                     
    out:rsc:singleport.data_out IN   Unsigned         8                                     
    in:rsc:singleport.data_in   OUT  Unsigned         8                                     
    in:rsc:singleport.addr      OUT  Unsigned        18                                     
    in:rsc:singleport.re        OUT  Unsigned         1                                     
    in:rsc:singleport.we        OUT  Unsigned         1                                     
    out:rsc:singleport.data_in  OUT  Unsigned         8                                     
    out:rsc:singleport.addr     OUT  Unsigned        18                                     
    out:rsc:singleport.re       OUT  Unsigned         1                                     
    out:rsc:singleport.we       OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /Convolotion/in:rsc
      Memory Component: singleport                   Size:         262144 x 8
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable        Indices Phys Memory Address          
      --------------- ------- ----------------------------
      /Convolotion/in     0:7 0003ffff-00000000 (262143-0) 
      
    Resource Name: /Convolotion/out:rsc
      Memory Component: singleport                   Size:         262144 x 8
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address          
      ---------------- ------- ----------------------------
      /Convolotion/out     0:7 0003ffff-00000000 (262143-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /Convolotion/core main               Infinite       1      4981249   99.62 ms                       
    /Convolotion/core   for                   512       1      4981248   99.62 ms                       
    /Convolotion/core    for:for              512       1         9728  194.56 us                       
    /Convolotion/core     for:for:for           9       2           18  360.00 ns            2          
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /Convolotion/core main                       1                        0.00          4981249           
    /Convolotion/core   for                    512                        0.01          4981248           
    /Convolotion/core    for:for            262144                        5.26          4980736           
    /Convolotion/core     for:for:for      4718592                       94.73                6           
    
  End of Report
