# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../GA.srcs/sources_1/imports/GA/fitness_evaluator.sv" \
"../../../../GA.srcs/sim_1/new/fitness_evaluator_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
