Analysis & Synthesis report for cpu_del
Fri Nov 14 01:55:53 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom:inst2|altsyncram:altsyncram_component|altsyncram_3i74:auto_generated
 14. Source assignments for rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated
 15. Parameter Settings for User Entity Instance: rom:inst2|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: debouncer:inst21
 17. Parameter Settings for User Entity Instance: rom2:inst1|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 14 01:55:53 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; cpu_del                                         ;
; Top-level Entity Name           ; cpu_del                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 26                                              ;
; Total pins                      ; 53                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 4,096                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cpu_del            ; cpu_del            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------+---------+
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/cpu_del.bdf ; yes             ; User Block Diagram/Schematic File        ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/cpu_del.bdf            ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/ula.bdf     ; yes             ; User Block Diagram/Schematic File        ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/ula.bdf                ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/display.bdf ; yes             ; User Block Diagram/Schematic File        ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/display.bdf            ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/counter.bdf ; yes             ; User Block Diagram/Schematic File        ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/counter.bdf            ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/control.bdf ; yes             ; User Block Diagram/Schematic File        ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/control.bdf            ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd     ; yes             ; User Wizard-Generated File               ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd                ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd    ; yes             ; User Wizard-Generated File               ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd               ;         ;
; register.bdf                                                              ; yes             ; Auto-Found Block Diagram/Schematic File  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/register.bdf           ;         ;
; 21mux.bdf                                                                 ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/others/maxplus2/21mux.bdf                   ;         ;
; mux.bdf                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/mux.bdf                ;         ;
; sum.bdf                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/sum.bdf                ;         ;
; full-adder.bdf                                                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/full-adder.bdf         ;         ;
; multiplicador.bdf                                                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/multiplicador.bdf      ;         ;
; divisor.bdf                                                               ; yes             ; Auto-Found Block Diagram/Schematic File  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/divisor.bdf            ;         ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal241.inc                                                            ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                ;         ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                                                ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                                                ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                                              ; yes             ; Megafunction                             ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; altsyncram_3i74.tdf                                                       ; yes             ; Auto-Found AHDL File                     ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_3i74.tdf ;         ;
; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/Mem01.mif   ; yes             ; Auto-Found Memory Initialization File    ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/Mem01.mif              ;         ;
; debouncer.v                                                               ; yes             ; Auto-Found Verilog HDL File              ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/debouncer.v            ;         ;
; altsyncram_8u14.tdf                                                       ; yes             ; Auto-Found AHDL File                     ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf ;         ;
; Mem02.mif                                                                 ; yes             ; Auto-Found Memory Initialization File    ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/Mem02.mif              ;         ;
+---------------------------------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 46                       ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 82                       ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 8                        ;
;     -- 5 input functions                    ; 3                        ;
;     -- 4 input functions                    ; 48                       ;
;     -- <=3 input functions                  ; 22                       ;
;                                             ;                          ;
; Dedicated logic registers                   ; 26                       ;
;                                             ;                          ;
; I/O pins                                    ; 53                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 4096                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; debouncer:inst21|out_key ;
; Maximum fan-out                             ; 25                       ;
; Total fan-out                               ; 545                      ;
; Average fan-out                             ; 2.37                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; |cpu_del                                  ; 82 (0)              ; 26 (0)                    ; 4096              ; 0          ; 53   ; 0            ; |cpu_del                                                                          ; cpu_del         ; work         ;
;    |control:instagram|                    ; 17 (3)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram                                                        ; control         ; work         ;
;       |21mux:inst21|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|21mux:inst21                                           ; 21mux           ; work         ;
;       |21mux:inst22|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|21mux:inst22                                           ; 21mux           ; work         ;
;       |register:inst2|                    ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|register:inst2                                         ; register        ; work         ;
;       |register:inst3|                    ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|register:inst3                                         ; register        ; work         ;
;       |ula:inst|                          ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst                                               ; ula             ; work         ;
;          |mux:inst6|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|mux:inst6                                     ; mux             ; work         ;
;          |mux:inst7|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|mux:inst7                                     ; mux             ; work         ;
;          |mux:inst8|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|mux:inst8                                     ; mux             ; work         ;
;          |mux:inst9|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|mux:inst9                                     ; mux             ; work         ;
;          |sum:inst2|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst2                                     ; sum             ; work         ;
;             |full-adder:inst4|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst2|full-adder:inst4                    ; full-adder      ; work         ;
;          |sum:inst|                       ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst                                      ; sum             ; work         ;
;             |full-adder:inst2|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst|full-adder:inst2                     ; full-adder      ; work         ;
;             |full-adder:inst4|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst|full-adder:inst4                     ; full-adder      ; work         ;
;             |full-adder:inst6|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst|full-adder:inst6                     ; full-adder      ; work         ;
;             |full-adder:inst|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|control:instagram|ula:inst|sum:inst|full-adder:inst                      ; full-adder      ; work         ;
;    |counter:inst3|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|counter:inst3                                                            ; counter         ; work         ;
;    |debouncer:inst21|                     ; 22 (22)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|debouncer:inst21                                                         ; debouncer       ; work         ;
;    |display:inst207|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|display:inst207                                                          ; display         ; work         ;
;    |display:inst23|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|display:inst23                                                           ; display         ; work         ;
;    |display:inst24|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|display:inst24                                                           ; display         ; work         ;
;    |display:inst26|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|display:inst26                                                           ; display         ; work         ;
;    |display:inst4007|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|display:inst4007                                                         ; display         ; work         ;
;    |display:instancia|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_del|display:instancia                                                        ; display         ; work         ;
;    |rom:inst2|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cpu_del|rom:inst2                                                                ; rom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cpu_del|rom:inst2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_3i74:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cpu_del|rom:inst2|altsyncram:altsyncram_component|altsyncram_3i74:auto_generated ; altsyncram_3i74 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                     ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------------------+
; rom:inst2|altsyncram:altsyncram_component|altsyncram_3i74:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/Mem01.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |cpu_del|rom2:inst1 ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |cpu_del|rom:inst2  ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd  ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+---------------------------------------+---------------------------------------+
; Register name                         ; Reason for Removal                    ;
+---------------------------------------+---------------------------------------+
; counter:inst3|inst20                  ; Stuck at VCC due to stuck port preset ;
; counter:inst3|popopo                  ; Stuck at VCC due to stuck port preset ;
; counter:inst3|inst5                   ; Stuck at VCC due to stuck port preset ;
; counter:inst3|inst4008                ; Stuck at VCC due to stuck port preset ;
; counter:inst3|inst3                   ; Stuck at VCC due to stuck port preset ;
; counter:inst3|inst2                   ; Stuck at VCC due to stuck port preset ;
; counter:inst3|inst1                   ; Stuck at VCC due to stuck port preset ;
; counter:inst3|inst                    ; Stuck at VCC due to stuck port preset ;
; Total Number of Removed Registers = 8 ;                                       ;
+---------------------------------------+---------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpu_del|debouncer:inst21|counter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rom:inst2|altsyncram:altsyncram_component|altsyncram_3i74:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst2|altsyncram:altsyncram_component                                        ;
+------------------------------------+-------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                   ; Type           ;
+------------------------------------+-------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                       ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                     ; Untyped        ;
; WIDTH_A                            ; 16                                                                      ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                       ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                     ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                    ; Untyped        ;
; WIDTH_B                            ; 1                                                                       ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                       ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                       ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                       ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                       ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                       ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped        ;
; INIT_FILE                          ; //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/Mem01.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                       ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                       ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3i74                                                         ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:inst21 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DELAY_BITS     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom2:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; Mem02.mif            ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_8u14      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; rom:inst2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; rom2:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 26                          ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 88                          ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 71                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 48                          ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 8                           ;
; boundary_port         ; 53                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Nov 14 01:55:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_del -c cpu_del
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu_del.bdf
    Info (12023): Found entity 1: cpu_del
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ula
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/ula/sum.bdf is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/ula/mux.bdf is missing
Warning (12019): Can't analyze file -- file //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/ula/numberToDisplay.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file numbertodisplay.bdf
    Info (12023): Found entity 1: numberToDisplay
Info (12021): Found 1 design units, including 1 entities, in source file display.bdf
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file counter.bdf
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file control.bdf
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd Line: 53
    Info (12023): Found entity 1: rom File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rom2.vhd
    Info (12022): Found design unit 1: rom2-SYN File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd Line: 53
    Info (12023): Found entity 1: rom2 File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd Line: 43
Info (12127): Elaborating entity "cpu_del" for the top level hierarchy
Warning (275083): Bus "q2[15..0]" found using same base name as "q", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "add" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "add[7..0]" to "add7..0"
    Warning (275081): Converted element name(s) from "add[0]" to "add0"
    Warning (275081): Converted element name(s) from "add[1]" to "add1"
    Warning (275081): Converted element name(s) from "add[2]" to "add2"
    Warning (275081): Converted element name(s) from "add[3]" to "add3"
    Warning (275081): Converted element name(s) from "add[4]" to "add4"
    Warning (275081): Converted element name(s) from "add[5]" to "add5"
    Warning (275081): Converted element name(s) from "add[6]" to "add6"
    Warning (275081): Converted element name(s) from "add[7]" to "add7"
    Warning (275081): Converted element name(s) from "add[7..0]" to "add7..0"
    Warning (275081): Converted element name(s) from "add[0]" to "add0"
    Warning (275081): Converted element name(s) from "add[1]" to "add1"
    Warning (275081): Converted element name(s) from "add[2]" to "add2"
    Warning (275081): Converted element name(s) from "add[3]" to "add3"
    Warning (275081): Converted element name(s) from "add[4]" to "add4"
    Warning (275081): Converted element name(s) from "add[5]" to "add5"
    Warning (275081): Converted element name(s) from "add[6]" to "add6"
    Warning (275081): Converted element name(s) from "add[7]" to "add7"
Warning (275080): Converted elements in bus name "q" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "q[0]" to "q0"
    Warning (275081): Converted element name(s) from "q[1]" to "q1"
    Warning (275081): Converted element name(s) from "q[2]" to "q2"
    Warning (275081): Converted element name(s) from "q[3]" to "q3"
    Warning (275081): Converted element name(s) from "q[10]" to "q10"
    Warning (275081): Converted element name(s) from "q[11]" to "q11"
    Warning (275081): Converted element name(s) from "q[10]" to "q10"
    Warning (275081): Converted element name(s) from "q[11]" to "q11"
    Warning (275081): Converted element name(s) from "q[0..3]" to "q0..3"
    Warning (275081): Converted element name(s) from "q[8..9]" to "q8..9"
    Warning (275081): Converted element name(s) from "q[12]" to "q12"
    Warning (275081): Converted element name(s) from "q[13]" to "q13"
    Warning (275081): Converted element name(s) from "q[14]" to "q14"
    Warning (275081): Converted element name(s) from "q[15]" to "q15"
    Warning (275081): Converted element name(s) from "q[15..0]" to "q15..0"
    Warning (275081): Converted element name(s) from "q[11]" to "q11"
    Warning (275081): Converted element name(s) from "q[10]" to "q10"
    Warning (275081): Converted element name(s) from "q[0]" to "q0"
    Warning (275081): Converted element name(s) from "q[1]" to "q1"
    Warning (275081): Converted element name(s) from "q[2]" to "q2"
    Warning (275081): Converted element name(s) from "q[3]" to "q3"
    Warning (275081): Converted element name(s) from "q[4]" to "q4"
    Warning (275081): Converted element name(s) from "q[5]" to "q5"
    Warning (275081): Converted element name(s) from "q[6]" to "q6"
    Warning (275081): Converted element name(s) from "q[7]" to "q7"
    Warning (275081): Converted element name(s) from "q[8]" to "q8"
    Warning (275081): Converted element name(s) from "q[9]" to "q9"
    Warning (275081): Converted element name(s) from "q[10]" to "q10"
    Warning (275081): Converted element name(s) from "q[11]" to "q11"
    Warning (275081): Converted element name(s) from "q[12]" to "q12"
    Warning (275081): Converted element name(s) from "q[13]" to "q13"
    Warning (275081): Converted element name(s) from "q[14]" to "q14"
    Warning (275081): Converted element name(s) from "q[15]" to "q15"
Warning (275080): Converted elements in bus name "q2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "q2[15..0]" to "q215..0"
Info (12128): Elaborating entity "display" for hierarchy "display:inst24"
Warning (275008): Primitive "AND4" of instance "inst8" not used
Info (12128): Elaborating entity "control" for hierarchy "control:instagram"
Warning (275009): Pin "RgIN0" not connected
Warning (12125): Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: register
Info (12128): Elaborating entity "register" for hierarchy "control:instagram|register:inst2"
Info (12128): Elaborating entity "21mux" for hierarchy "control:instagram|21mux:inst1"
Info (12130): Elaborated megafunction instantiation "control:instagram|21mux:inst1"
Info (12128): Elaborating entity "ula" for hierarchy "control:instagram|ula:inst"
Warning (12090): Entity "mux" obtained from "mux.bdf" instead of from Quartus Prime megafunction library
Warning (12125): Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux
Info (12128): Elaborating entity "mux" for hierarchy "control:instagram|ula:inst|mux:inst6"
Warning (12125): Using design file sum.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sum
Info (12128): Elaborating entity "sum" for hierarchy "control:instagram|ula:inst|sum:inst2"
Warning (12125): Using design file full-adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: full-adder
Info (12128): Elaborating entity "full-adder" for hierarchy "control:instagram|ula:inst|sum:inst2|full-adder:inst"
Warning (12125): Using design file multiplicador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplicador
Info (12128): Elaborating entity "multiplicador" for hierarchy "control:instagram|ula:inst|multiplicador:inst4"
Warning (275009): Pin "i3" not connected
Warning (12125): Using design file divisor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divisor
Info (12128): Elaborating entity "divisor" for hierarchy "control:instagram|ula:inst|divisor:inst5"
Warning (275009): Pin "i0" not connected
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:inst2|altsyncram:altsyncram_component" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom:inst2|altsyncram:altsyncram_component" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd Line: 60
Info (12133): Instantiated megafunction "rom:inst2|altsyncram:altsyncram_component" with the following parameter: File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "//wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/Mem01.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (12125): Using design file db/altsyncram_3i74.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_3i74 File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_3i74.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3i74" for hierarchy "rom:inst2|altsyncram:altsyncram_component|altsyncram_3i74:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: debouncer File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/debouncer.v Line: 28
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst21"
Warning (10230): Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16) File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/debouncer.v Line: 71
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst3"
Info (12128): Elaborating entity "rom2" for hierarchy "rom2:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom2:inst1|altsyncram:altsyncram_component" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom2:inst1|altsyncram:altsyncram_component" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd Line: 60
Info (12133): Instantiated megafunction "rom2:inst1|altsyncram:altsyncram_component" with the following parameter: File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/rom2.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Mem02.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (12125): Using design file db/altsyncram_8u14.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_8u14 File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8u14" for hierarchy "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[0]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 35
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[1]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 57
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[2]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 79
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[3]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 101
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[4]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 123
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[5]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 145
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[6]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 167
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[7]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 189
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[8]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 211
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[9]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 233
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[10]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 255
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[11]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 277
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[12]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 299
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[13]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 321
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[14]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 343
        Warning (14320): Synthesized away node "rom2:inst1|altsyncram:altsyncram_component|altsyncram_8u14:auto_generated|q_a[15]" File: //wsl.localhost/Ubuntu-24.04/home/luique/USP/Digitais/cpu_del/db/altsyncram_8u14.tdf Line: 365
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 160 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 91 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4992 megabytes
    Info: Processing ended: Fri Nov 14 01:55:53 2025
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:32


