# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do RC_Servo_Motor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/RcServoMotor/Servo_Control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:54 on May 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/RcServoMotor/Servo_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SERVO_CONTROL
# -- Compiling architecture BEHAVIORAL of SERVO_CONTROL
# End time: 13:38:54 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/RcServoMotor/RC_Servo_Motor_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:54 on May 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/RcServoMotor/RC_Servo_Motor_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RC_SERVO_MOTOR_TB
# -- Compiling architecture BEHAVIOR of RC_SERVO_MOTOR_TB
# End time: 13:38:54 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  TEST
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" TEST 
# Start time: 13:38:54 on May 26,2020
# ** Error: (vsim-3170) Could not find 'TEST'.
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/ajayb/QuartusProjects/RcServoMotor/simulation/modelsim/rtl_work
#             C:/Users/ajayb/QuartusProjects/RcServoMotor/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RC_Servo_Motor_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.rc_servo_motor_tb
# vsim work.rc_servo_motor_tb 
# Start time: 13:38:54 on May 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rc_servo_motor_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.servo_control(behavioral)
add wave -position insertpoint  \
sim:/rc_servo_motor_tb/CLK \
sim:/rc_servo_motor_tb/RESET \
sim:/rc_servo_motor_tb/SWITCH \
sim:/rc_servo_motor_tb/SERVO \
sim:/rc_servo_motor_tb/CLK_PERIOD
run -all
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /rc_servo_motor_tb/UUT
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /rc_servo_motor_tb/UUT
# ** Failure: SImulation Finished
#    Time: 60000100 ns  Iteration: 0  Process: /rc_servo_motor_tb/STIMULI File: C:/Users/ajayb/QuartusProjects/RcServoMotor/RC_Servo_Motor_TB.vhd
# Break in Process STIMULI at C:/Users/ajayb/QuartusProjects/RcServoMotor/RC_Servo_Motor_TB.vhd line 54
# End time: 14:23:00 on May 26,2020, Elapsed time: 0:44:06
# Errors: 1, Warnings: 2
