#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  9 17:45:02 2024
# Process ID: 15604
# Current directory: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15476 C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.xpr
# Log file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/vivado.log
# Journal file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test\vivado.jou
# Running On: DESKTOP-8GAVNOH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16705 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1206.160 ; gain = 413.926
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/utils_1/imports/synth_1/rvfpganexys.dcp with file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/rvfpganexys.dcp
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:19]
[Tue Jan  9 17:46:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/runme.log
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
Reading block design file <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s03_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s04_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Successfully read diagram <interconnect> from block design file <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 22. Module swervolf_core(bootrom_file="boot_main.mem",clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:02:02 . Memory (MB): peak = 1422.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '122' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/accel.protoinst" -protoinst "protoinst_files/interconnect.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:02:12 . Memory (MB): peak = 1432.379 ; gain = 9.484
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.ddr2.ldc.PLLE2_ADV are not same.
ERROR: 1890 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.clk_gen.PLLE2_BASE_inst.plle2_adv_1 are not same.

Time: 3970 ns Started: 3970 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 3970 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3970 ns
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 3970 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always3109_8086  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-311] analyzing module interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_Q3JV7T
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_KAQ96X
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_V6GJ0P
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_IOJTWA
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_NFX9SQ
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_U8Y0M2
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_XWCDI2
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_8V7SWQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 22. Module swervolf_core(bootrom_file="boot_main.mem",clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" Line 637. Module bidirec doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:02:04 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '125' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/accel.protoinst" -protoinst "protoinst_files/interconnect.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:02:23 . Memory (MB): peak = 1489.238 ; gain = 0.000
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.ddr2.ldc.PLLE2_ADV are not same.
ERROR: 1890 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.clk_gen.PLLE2_BASE_inst.plle2_adv_1 are not same.

Time: 3970 ns Started: 3970 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 3970 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3970 ns
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 123
run all

Time: 4010 ns Started: 4010 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 4010 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 4010 ns
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 132
run all

Time: 4050 ns Started: 4050 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 4050 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 4050 ns
relaunch_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 4050 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always3109_8086  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 123
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1489.238 ; gain = 0.000
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 125
run all
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 125
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 127
run all
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 129
run all
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
run all
Stopped at time : 840 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 132
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 134
run all
Stopped at time : 840 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 132
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 123
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 125
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 127
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 129
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 127
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 140
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.ddr2.ldc.PLLE2_ADV are not same.
ERROR: 1890 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.clk_gen.PLLE2_BASE_inst.plle2_adv_1 are not same.

Time: 3970 ns Started: 3970 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 3970 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3970 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 129
run all
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
run all
Stopped at time : 840 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 11915
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1489.238 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:58 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '118' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:58 . Memory (MB): peak = 1489.238 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1489.238 ; gain = 0.000
run all
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
step
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" Line 2754
run all
Stopped at time : 840 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 11915
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 706
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 707
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 707
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 707
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 11797
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 10258
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1668
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 248
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 79
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 80
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 81
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 82
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 83
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 84
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 137
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1669
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1670
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1671
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2372
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1672
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2948
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1673
add_bp {C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv} 1693
run all
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1693
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 10259
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2758
step
Stopped at time : 840 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 10260
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 135
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.ddr2.ldc.PLLE2_ADV are not same.
ERROR: 1890 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.UUT.clk_gen.PLLE2_BASE_inst.plle2_adv_1 are not same.
Stopped at time : 3250 ns : File "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 1693
remove_bps -file {C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv} -line 1693
run all

Time: 3970 ns Started: 3970 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 3970 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3970 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
run all
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
run all
Stopped at time : 840 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1492.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1492.676 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 1492.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '116' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 1492.676 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:02:13 . Memory (MB): peak = 1492.676 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" Line 5516
run all
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
run all
Stopped at time : 1340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ip/accel_matprod_0_2/accel_matprod_0_2.dcp' for cell 'swervolf/accelerator/accel_i/matprod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_axi_vip_0_0/interconnect_axi_vip_0_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_xbar_0/interconnect_xbar_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/s03_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp' for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s04_couplers/s04_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2088.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/constrs_1/imports/src/rvfpganexys.xdc]
Finished Parsing XDC File [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/constrs_1/imports/src/rvfpganexys.xdc]
Parsing XDC File [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/constrs_1/imports/src/LiteDRAM/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/constrs_1/imports/src/LiteDRAM/liteDRAM.xdc]
Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst'
Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/s03_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s03_couplers/s03_data_fifo/inst'
Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s04_couplers/s04_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_clocks.xdc] for cell 'swervolf/intercon/interconnect_i/axi_interconnect_0/s04_couplers/s04_data_fifo/inst'
INFO: [Project 1-1714] 32 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 5 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2341.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 221 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 153 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 33 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2456.973 ; gain = 964.297
close_sim
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:55 . Memory (MB): peak = 2937.766 ; gain = 5.426
INFO: [USF-XSim-69] 'elaborate' step finished in '115' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/accel.protoinst" -protoinst "protoinst_files/interconnect.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:09 . Memory (MB): peak = 2946.449 ; gain = 14.109
run all
Stopped at time : 340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
run all
ERROR: 1115 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Stopped at time : 1340 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2946.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2946.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:54 . Memory (MB): peak = 2947.375 ; gain = 0.926
INFO: [USF-XSim-69] 'elaborate' step finished in '114' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 2947.375 ; gain = 0.926
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 127
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2947.375 ; gain = 0.926
run all
Stopped at time : 0 fs : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 129
run all
Stopped at time : 1 us : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 134
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2968.184 ; gain = 20.809
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 2968.578 ; gain = 0.395
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
run all
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 127
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 129
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 134
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 135
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 140
relaunch_sim
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 87788 KB (Peak: 87788 KB), Simulation CPU Usage: 79234 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3099.828 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3099.828 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:781]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:793]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'accel_ctrl_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:807]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:878]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:890]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:899]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:904]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:956]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:968]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:977]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:982]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3428]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3433]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_rdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:13]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'accel_ctrl_wdata' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'accel_ctrl_wstrb' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=2,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:02:04 . Memory (MB): peak = 3099.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '124' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:02:05 . Memory (MB): peak = 3099.828 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:02:19 . Memory (MB): peak = 3104.555 ; gain = 4.727
run all
ERROR: 1115 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.

Time: 2155 ns Started: 2155 ns Scope: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2111
Fatal: AXI4_ERRS_BVALID_X: When not in reset, a value of X on BVALID is not permitted. Spec: section A3.2.2.
Time: 2155 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC//testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 2155 ns
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property CONFIG.PROTOCOL {AXI4} [get_bd_cells axi_vip_0]
endgroup
reset_run interconnect_axi_vip_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_axi_vip_0_0_synth_1

save_bd_design
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/ui/bd_254c15ee.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/utils_1/imports/synth_1/rvfpganexys.dcp with file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/rvfpganexys.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:19]
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP interconnect_axi_vip_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_vip_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a4f12039a4a8c6e5 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/a/4/a4f12039a4a8c6e5/interconnect_s00_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/a/4/a4f12039a4a8c6e5/interconnect_s00_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/a/4/a4f12039a4a8c6e5/interconnect_s00_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/a/4/a4f12039a4a8c6e5/interconnect_s00_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/a/4/a4f12039a4a8c6e5/interconnect_s00_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s00_data_fifo_0, cache-ID = a4f12039a4a8c6e5; cache size = 22.401 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a12b257cdd0b1e7 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s01_data_fifo_0, cache-ID = 5a12b257cdd0b1e7; cache size = 22.401 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 189d28abf5af65e9 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/8/189d28abf5af65e9/interconnect_s02_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/8/189d28abf5af65e9/interconnect_s02_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/8/189d28abf5af65e9/interconnect_s02_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/8/189d28abf5af65e9/interconnect_s02_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/8/189d28abf5af65e9/interconnect_s02_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s02_data_fifo_0, cache-ID = 189d28abf5af65e9; cache size = 22.401 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5a12b257cdd0b1e7 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/5/a/5a12b257cdd0b1e7/interconnect_s03_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s03_data_fifo_0, cache-ID = 5a12b257cdd0b1e7; cache size = 22.401 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0d4b5032adb6f4bf to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/d/0d4b5032adb6f4bf/interconnect_s04_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/d/0d4b5032adb6f4bf/interconnect_s04_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/d/0d4b5032adb6f4bf/interconnect_s04_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/d/0d4b5032adb6f4bf/interconnect_s04_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/d/0d4b5032adb6f4bf/interconnect_s04_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s04_data_fifo_0, cache-ID = 0d4b5032adb6f4bf; cache size = 22.401 MB.
[Tue Jan  9 19:00:06 2024] Launched interconnect_axi_vip_0_0_synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_axi_vip_0_0_synth_1/runme.log
[Tue Jan  9 19:00:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 3267.887 ; gain = 39.637
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 2155 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always3109_8086  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3308.418 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <axi_protocol_converter_v2_1_27_axi_protocol_converter> not found while processing module instance <inst> [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v:234]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.418 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3313.934 ; gain = 5.516
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_xbar_0
catch { config_ip_cache -export [get_ips -all interconnect_axi_vip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_vip_0_0
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_axi_vip_0_0_synth_1 interconnect_s00_data_fifo_0_synth_1 interconnect_s01_data_fifo_0_synth_1 interconnect_s02_data_fifo_0_synth_1 interconnect_s03_data_fifo_0_synth_1 interconnect_s04_data_fifo_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_vip_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
[Tue Jan  9 19:11:10 2024] Launched interconnect_xbar_0_synth_1, interconnect_axi_vip_0_0_synth_1, interconnect_s00_data_fifo_0_synth_1, interconnect_s01_data_fifo_0_synth_1, interconnect_s02_data_fifo_0_synth_1, interconnect_s03_data_fifo_0_synth_1, interconnect_s04_data_fifo_0_synth_1...
Run output will be captured here:
interconnect_xbar_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_xbar_0_synth_1/runme.log
interconnect_axi_vip_0_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_axi_vip_0_0_synth_1/runme.log
interconnect_s00_data_fifo_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s00_data_fifo_0_synth_1/runme.log
interconnect_s01_data_fifo_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s01_data_fifo_0_synth_1/runme.log
interconnect_s02_data_fifo_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s02_data_fifo_0_synth_1/runme.log
interconnect_s03_data_fifo_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s03_data_fifo_0_synth_1/runme.log
interconnect_s04_data_fifo_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s04_data_fifo_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd}
Reading block design file <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd>...
Adding component instance block -- xilinx.com:hls:matprod:1.0 - matprod_0
Successfully read diagram <accel> from block design file <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd>
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk]
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
WARNING: [BD 41-927] Following properties on pin /matprod_0/ap_clk have been updated from connected ip, but BD cell '/matprod_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </matprod_0> to completely resolve these warnings.
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\accel\accel.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/ui/bd_8e64a928.ui> 
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/sim/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hw_handoff/accel.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.hwdef
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ahblite_axi_bridge:3.0 ahblite_axi_bridge_0
endgroup
delete_bd_objs [get_bd_cells ahblite_axi_bridge_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
WARNING: [BD 41-927] Following properties on pin /matprod_0/ap_clk have been updated from connected ip, but BD cell '/matprod_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </matprod_0> to completely resolve these warnings.
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\accel\accel.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/ui/bd_8e64a928.ui> 
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/sim/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hw_handoff/accel.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.hwdef
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
current_bd_design [get_bd_designs interconnect]
set_property -dict [list CONFIG.ADDR_WIDTH 7 CONFIG.DATA_WIDTH 32 CONFIG.NUM_READ_OUTSTANDING 1 CONFIG.NUM_WRITE_OUTSTANDING 1 CONFIG.PROTOCOL AXI4LITE] [get_bd_intf_ports accel_ctrl]
current_bd_design [get_bd_designs accel]
current_bd_design [get_bd_designs interconnect]
regenerate_bd_layout
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/ui/bd_254c15ee.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3400.086 ; gain = 57.773
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0eb281441652b271 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s00_data_fifo_0, cache-ID = 0eb281441652b271; cache size = 34.989 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s01_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 34.989 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0be64cc7e1d8d592 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s02_data_fifo_0, cache-ID = 0be64cc7e1d8d592; cache size = 34.989 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s03_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 34.989 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1e30345eb9c144c4 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s04_data_fifo_0, cache-ID = 1e30345eb9c144c4; cache size = 34.989 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_auto_ds_0_synth_1 interconnect_auto_pc_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
[Tue Jan  9 19:25:15 2024] Launched interconnect_auto_ds_0_synth_1, interconnect_auto_pc_0_synth_1...
Run output will be captured here:
interconnect_auto_ds_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_auto_ds_0_synth_1/runme.log
interconnect_auto_pc_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/ui/bd_254c15ee.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3428.148 ; gain = 28.062
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0eb281441652b271 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s00_data_fifo_0, cache-ID = 0eb281441652b271; cache size = 35.996 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s01_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 35.996 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0be64cc7e1d8d592 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s02_data_fifo_0, cache-ID = 0be64cc7e1d8d592; cache size = 35.996 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s03_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 35.996 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1e30345eb9c144c4 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s04_data_fifo_0, cache-ID = 1e30345eb9c144c4; cache size = 35.996 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 90d2d52184d6bdc5 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/9/0/90d2d52184d6bdc5/interconnect_auto_pc_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/9/0/90d2d52184d6bdc5/interconnect_auto_pc_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/9/0/90d2d52184d6bdc5/interconnect_auto_pc_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/9/0/90d2d52184d6bdc5/interconnect_auto_pc_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/9/0/90d2d52184d6bdc5/interconnect_auto_pc_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_auto_pc_0, cache-ID = 90d2d52184d6bdc5; cache size = 35.996 MB.
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_auto_ds_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
[Tue Jan  9 19:27:07 2024] Launched interconnect_auto_ds_0_synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_auto_ds_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
endgroup
set_property -dict [list CONFIG.ADDR_WIDTH 32] [get_bd_intf_ports accel_ctrl]
set_property range 128 [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {accel_mem/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {ifu/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {lsu/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {sb/SEG_accel_ctrl_Reg}]
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M02_A00_ADDR_WIDTH(M02_A00_ADDR_WIDTH)' with value '7' for BD Cell 'axi_interconnect_0/xbar'. PARAM_VALUE.M02_A00_ADDR_WIDTH must be > 12 when protocol is AXI4 or AXI3
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_interconnect_0/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd 
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3469.824 ; gain = 29.461
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property -dict [list CONFIG.ADDR_WIDTH 32] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M02_A00_ADDR_WIDTH(M02_A00_ADDR_WIDTH)' with value '7' for BD Cell 'axi_interconnect_0/xbar'. PARAM_VALUE.M02_A00_ADDR_WIDTH must be > 12 when protocol is AXI4 or AXI3
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_interconnect_0/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd 
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3490.145 ; gain = 20.320
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M02_A00_ADDR_WIDTH(M02_A00_ADDR_WIDTH)' with value '7' for BD Cell 'axi_interconnect_0/xbar'. PARAM_VALUE.M02_A00_ADDR_WIDTH must be > 12 when protocol is AXI4 or AXI3
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_interconnect_0/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd 
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 3508.820 ; gain = 18.676
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property range 4K [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {accel_mem/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {ifu/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {lsu/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {sb/SEG_accel_ctrl_Reg}]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3518.355 ; gain = 9.535
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_xbar_0
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0eb281441652b271 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s00_data_fifo_0, cache-ID = 0eb281441652b271; cache size = 38.353 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s01_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 38.353 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0be64cc7e1d8d592 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s02_data_fifo_0, cache-ID = 0be64cc7e1d8d592; cache size = 38.353 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s03_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 38.353 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1e30345eb9c144c4 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s04_data_fifo_0, cache-ID = 1e30345eb9c144c4; cache size = 38.353 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_auto_ds_0_synth_1 interconnect_auto_pc_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
[Tue Jan  9 19:37:26 2024] Launched interconnect_xbar_0_synth_1, interconnect_auto_ds_0_synth_1, interconnect_auto_pc_0_synth_1...
Run output will be captured here:
interconnect_xbar_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_xbar_0_synth_1/runme.log
interconnect_auto_ds_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_auto_ds_0_synth_1/runme.log
interconnect_auto_pc_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'interconnect' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
add_files -norecurse c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
add_files -norecurse c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs accel]
current_bd_design [get_bd_designs interconnect]
set_property -dict [list CONFIG.HAS_PROT 0] [get_bd_intf_ports accel_ctrl]
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3627.906 ; gain = 33.504
INFO: [Common 17-681] Processing pending cancel.
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
INFO: [BD 41-1662] The design 'interconnect.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0eb281441652b271 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s00_data_fifo_0, cache-ID = 0eb281441652b271; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s01_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0be64cc7e1d8d592 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s02_data_fifo_0, cache-ID = 0be64cc7e1d8d592; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s03_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1e30345eb9c144c4 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s04_data_fifo_0, cache-ID = 1e30345eb9c144c4; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c5444dce92e1479d to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_auto_ds_0, cache-ID = c5444dce92e1479d; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f54f5d4fe77c1616 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_auto_pc_0, cache-ID = f54f5d4fe77c1616; cache size = 46.093 MB.
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'interconnect' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
current_bd_design [get_bd_designs accel]
current_bd_design [get_bd_designs interconnect]
current_bd_design [get_bd_designs accel]
set_property -dict [list CONFIG.HAS_REGION 0] [get_bd_intf_ports accel_mem]
current_bd_design [get_bd_designs interconnect]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
WARNING: [BD 41-927] Following properties on pin /matprod_0/ap_clk have been updated from connected ip, but BD cell '/matprod_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </matprod_0> to completely resolve these warnings.
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\accel\accel.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/ui/bd_8e64a928.ui> 
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/sim/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hw_handoff/accel.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.hwdef
current_bd_design [get_bd_designs accel]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
set_property -dict [list CONFIG.HAS_REGION 1] [get_bd_intf_ports accel_mem]
current_bd_design [get_bd_designs interconnect]
current_bd_design [get_bd_designs accel]
set_property -dict [list CONFIG.NUM_READ_OUTSTANDING 2 CONFIG.NUM_WRITE_OUTSTANDING 2] [get_bd_intf_ports accel_mem]
set_property -dict [list CONFIG.ADDR_WIDTH 32] [get_bd_intf_ports accel_mem]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
WARNING: [BD 41-927] Following properties on pin /matprod_0/ap_clk have been updated from connected ip, but BD cell '/matprod_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </matprod_0> to completely resolve these warnings.
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\accel\accel.bd> 
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/sim/accel.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hw_handoff/accel.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/synth/accel.hwdef
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_bd_design [get_bd_designs interconnect]
current_bd_design [get_bd_designs accel]
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/utils_1/imports/synth_1/rvfpganexys.dcp with file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/rvfpganexys.dcp
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'accel_wrapper' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v:12]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v:525]
WARNING: [HDL 9-3756] overwriting previous definition of module 'interconnect_wrapper' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v:12]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'accel_wrapper()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v
	(Active) Duplicate found at line 12 of file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'interconnect_wrapper()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v
	(Active) Duplicate found at line 12 of file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
[Tue Jan  9 20:31:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'interconnect_auto_ds_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_vip_0_0/sim/interconnect_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_vip_0_0/sim/interconnect_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-311] analyzing module interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_Q3JV7T
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_KAQ96X
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_V6GJ0P
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_IOJTWA
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_NFX9SQ
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_U8Y0M2
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_XWCDI2
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_8V7SWQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_ds_0/sim/interconnect_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdc
INFO: [VRFC 10-311] analyzing module axi_cdc_intf
INFO: [VRFC 10-311] analyzing module axi_lite_cdc_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvdff
INFO: [VRFC 10-311] analyzing module rvdffs
INFO: [VRFC 10-311] analyzing module rvdffsc
INFO: [VRFC 10-311] analyzing module rvdff_fpga
INFO: [VRFC 10-311] analyzing module rvdffs_fpga
INFO: [VRFC 10-311] analyzing module rvdffsc_fpga
INFO: [VRFC 10-311] analyzing module clockhdr
INFO: [VRFC 10-311] analyzing module rvoclkhdr
INFO: [VRFC 10-311] analyzing module rvdffe
INFO: [VRFC 10-311] analyzing module rvsyncss
INFO: [VRFC 10-311] analyzing module rvlsadder
INFO: [VRFC 10-311] analyzing module rvbradder
INFO: [VRFC 10-311] analyzing module rvtwoscomp
INFO: [VRFC 10-311] analyzing module rvfindfirst1
INFO: [VRFC 10-311] analyzing module rvfindfirst1hot
INFO: [VRFC 10-311] analyzing module rvmaskandmatch
INFO: [VRFC 10-311] analyzing module rvbtb_tag_hash
INFO: [VRFC 10-311] analyzing module rvbtb_addr_hash
INFO: [VRFC 10-311] analyzing module rvbtb_ghr_hash
INFO: [VRFC 10-311] analyzing module rvrangecheck
INFO: [VRFC 10-311] analyzing module rveven_paritygen
INFO: [VRFC 10-311] analyzing module rveven_paritycheck
INFO: [VRFC 10-311] analyzing module rvecc_encode
INFO: [VRFC 10-311] analyzing module rvecc_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bscan_tap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_src
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_decode_ctl
INFO: [VRFC 10-311] analyzing module dec_dec_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_gpr_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_gpr_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_ib_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_tlu_ctl
INFO: [VRFC 10-311] analyzing module dec_timer_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delta_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_alu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_div_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_div_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mul_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_aln_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_bp_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_compress_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ic_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_ic_mem
INFO: [VRFC 10-311] analyzing module IC_DATA
INFO: [VRFC 10-311] analyzing module IC_TAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_ifc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_mem_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_addrcheck.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_addrcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_bus_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_bus_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_clkdomain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_clkdomain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_dccm_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_dccm_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_lsc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_lsc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_stbuf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_stbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/mem_lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_32768x39
INFO: [VRFC 10-311] analyzing module ram_16384x39
INFO: [VRFC 10-311] analyzing module ram_8192x39
INFO: [VRFC 10-311] analyzing module ram_4096x39
INFO: [VRFC 10-311] analyzing module ram_3072x39
INFO: [VRFC 10-311] analyzing module ram_2048x39
INFO: [VRFC 10-311] analyzing module ram_1536x39
INFO: [VRFC 10-311] analyzing module ram_1024x39
INFO: [VRFC 10-311] analyzing module ram_768x39
INFO: [VRFC 10-311] analyzing module ram_512x39
INFO: [VRFC 10-311] analyzing module ram_256x39
INFO: [VRFC 10-311] analyzing module ram_128x39
INFO: [VRFC 10-311] analyzing module ram_1024x20
INFO: [VRFC 10-311] analyzing module ram_512x20
INFO: [VRFC 10-311] analyzing module ram_256x20
INFO: [VRFC 10-311] analyzing module ram_128x20
INFO: [VRFC 10-311] analyzing module ram_64x20
INFO: [VRFC 10-311] analyzing module ram_4096x34
INFO: [VRFC 10-311] analyzing module ram_2048x34
INFO: [VRFC 10-311] analyzing module ram_1024x34
INFO: [VRFC 10-311] analyzing module ram_512x34
INFO: [VRFC 10-311] analyzing module ram_256x34
INFO: [VRFC 10-311] analyzing module ram_128x34
INFO: [VRFC 10-311] analyzing module ram_64x34
INFO: [VRFC 10-311] analyzing module ram_4096x42
INFO: [VRFC 10-311] analyzing module ram_2048x42
INFO: [VRFC 10-311] analyzing module ram_1024x42
INFO: [VRFC 10-311] analyzing module ram_512x42
INFO: [VRFC 10-311] analyzing module ram_256x42
INFO: [VRFC 10-311] analyzing module ram_128x42
INFO: [VRFC 10-311] analyzing module ram_64x42
INFO: [VRFC 10-311] analyzing module ram_1024x21
INFO: [VRFC 10-311] analyzing module ram_512x21
INFO: [VRFC 10-311] analyzing module ram_256x21
INFO: [VRFC 10-311] analyzing module ram_128x21
INFO: [VRFC 10-311] analyzing module ram_64x21
INFO: [VRFC 10-311] analyzing module ram_1024x25
INFO: [VRFC 10-311] analyzing module ram_512x25
INFO: [VRFC 10-311] analyzing module ram_256x25
INFO: [VRFC 10-311] analyzing module ram_128x25
INFO: [VRFC 10-311] analyzing module ram_64x25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/pic/pic_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_ctrl
INFO: [VRFC 10-311] analyzing module cmp_and_mux
INFO: [VRFC 10-311] analyzing module configurable_gw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvfpganexys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spill_register
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:21]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_ni' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:22]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'valid_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:23]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ready_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swerv
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:26]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_l' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:27]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dbg_rst_l' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:28]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_vec' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:29]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'nmi_int' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:30]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'nmi_vec' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:31]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'i_cpu_halt_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:49]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'i_cpu_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:50]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_debug_halt_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:57]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_debug_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:58]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_reset_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:59]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dccm_rd_data_lo' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:77]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dccm_rd_data_hi' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:78]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_rd_data' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:104]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ictag_debug_rd_data' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:105]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_rd_hit' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:121]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_tag_perr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:122]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:128]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:141]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:146]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:148]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:149]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:153]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:165]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:167]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:168]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:169]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:170]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:175]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:188]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:193]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:195]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:196]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:200]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:212]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:214]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:215]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:216]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:217]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:222]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:235]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:240]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:242]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:243]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:247]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:259]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:261]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:262]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:263]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:264]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:268]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:270]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awaddr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:271]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awsize' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:272]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awprot' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:273]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awlen' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:274]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awburst' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:275]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:278]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:280]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wstrb' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:281]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:282]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_bready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:285]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:290]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:292]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_araddr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:293]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arsize' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:294]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arprot' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:295]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arlen' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:296]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arburst' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:297]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_rready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:300]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:368]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:369]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dbg_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:370]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:371]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:374]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_addr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:375]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_wr_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:376]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_wdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:377]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_hard_reset' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:379]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'extintsrc_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:381]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'timer_int' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:382]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'scan_mode' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:383]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swerv_wrapper_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_syscon
WARNING: [VRFC 10-3380] identifier 'Enables_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:220]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:223]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:224]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:225]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:226]
INFO: [VRFC 10-311] analyzing module SevSegDisplays_Controller
INFO: [VRFC 10-311] analyzing module SevenSegDecoder
INFO: [VRFC 10-311] analyzing module SevSegMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3742.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '24' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3260]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:178]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:187]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:134]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:134]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:140]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:140]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:144]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:144]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:150]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:150]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:154]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:154]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:160]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:160]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:164]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:164]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:170]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:170]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:176]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:176]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:182]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.129 ; gain = 5.828
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3748.129 ; gain = 5.828
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_bd_design [get_bd_designs interconnect]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
open_example_project -dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon [get_ips  interconnect_axi_vip_0_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axi_vip_0'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-1968] Open Example Project was canceled
open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3748.129 ; gain = 0.000
INFO: [Common 17-344] 'open_example_project' was cancelled
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/utils_1/imports/synth_1/rvfpganexys.dcp with file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/rvfpganexys.dcp
export_ip_user_files -of_objects  [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'accel_wrapper' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v:12]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'accel_wrapper()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v
	(Active) Duplicate found at line 12 of file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
[Tue Jan  9 21:12:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3260]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:178]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:187]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:134]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:134]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:140]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:140]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:144]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:144]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:150]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:150]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:154]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:154]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:160]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:160]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:164]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:164]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:170]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:170]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:176]
ERROR: [VRFC 10-3638] port 'burst' is not connected on task call 'AXI4_WRITE_BURST' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:176]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:182]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3755.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3755.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2989] 'XIL_AXI_SIZE4BYTE' is not declared [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:205]
ERROR: [VRFC 10-8530] module 'testbench' is ignored due to previous errors [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:31]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3755.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'my' is not declared [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:140]
ERROR: [VRFC 10-2989] 'myAXI4LITE_WRITE_BURST' is not declared [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv:189]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3755.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3755.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3260]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:178]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:187]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_w_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_b_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_r_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_axi...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_top...
Compiling module xil_defaultlib.interconnect_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(RID_WIDTH=0,WID_W...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=64,...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_INTERF...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:30 ; elapsed = 00:04:00 . Memory (MB): peak = 3755.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '239' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/accel.protoinst" -protoinst "protoinst_files/interconnect.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:04:13 . Memory (MB): peak = 3793.332 ; gain = 38.172
run all
ERROR: 1115 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
ERROR: 1815 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : XILINX_AW_SUPPORTS_NARROW_BURST: AW Narrow burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_supports_narrow_burst_check_to_warn(), or filter using clr_xilinx_supports_narrow_burst_check().
______DONE_____
run: Time (s): cpu = 00:05:58 ; elapsed = 00:15:58 . Memory (MB): peak = 3809.852 ; gain = 16.520
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/S04_AXI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M02_AXI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/s_axi_BUS1}} 
relaunch_sim
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 100056 KB (Peak: 100056 KB), Simulation CPU Usage: 810218 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3260]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:178]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:187]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_w_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_b_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_r_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_axi...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_top...
Compiling module xil_defaultlib.interconnect_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(RID_WIDTH=0,WID_W...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=64,...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_INTERF...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:02:15 . Memory (MB): peak = 4305.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '135' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:02:15 . Memory (MB): peak = 4305.891 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4451.195 ; gain = 145.305
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:02:27 . Memory (MB): peak = 4451.195 ; gain = 145.305
run all
ERROR: 1115 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
ERROR: 1815 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : XILINX_AW_SUPPORTS_NARROW_BURST: AW Narrow burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_supports_narrow_burst_check_to_warn(), or filter using clr_xilinx_supports_narrow_burst_check().
run: Time (s): cpu = 00:03:22 ; elapsed = 00:08:26 . Memory (MB): peak = 4577.324 ; gain = 126.125
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/m_axi_gmem}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/S03_AXI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M00_AXI}} 
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M01_AXI}} 
close_sim
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 99856 KB (Peak: 99856 KB), Simulation CPU Usage: 366530 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3260]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:178]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:187]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_w_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_b_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_r_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_axi...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_top...
Compiling module xil_defaultlib.interconnect_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(RID_WIDTH=0,WID_W...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=64,...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_INTERF...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:03:12 . Memory (MB): peak = 5079.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '193' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/accel.protoinst" -protoinst "protoinst_files/interconnect.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:03:25 . Memory (MB): peak = 5079.691 ; gain = 0.000
run all
ERROR: 1115 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
ERROR: 1815 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : XILINX_AW_SUPPORTS_NARROW_BURST: AW Narrow burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_supports_narrow_burst_check_to_warn(), or filter using clr_xilinx_supports_narrow_burst_check().
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 22535 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 43055 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 63575 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 84095 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 104615 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 125135 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 145655 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 166175 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 186695 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 207215 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 227735 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 248255 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 268775 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 289295 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 309815 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 330335 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 350855 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 371375 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 391895 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 412415 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 432935 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 453455 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 473975 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 494495 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 515015 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 535535 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 556055 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 576575 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 597095 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 617615 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 638135 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 658655 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 679175 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 699695 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 720215 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 740735 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 761255 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 781775 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 802295 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 822815 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 843335 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 863855 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 884375 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 904895 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 925415 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 945935 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 966455 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 986975 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1007495 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1028015 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1048535 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1069055 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1089575 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1110095 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1130615 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1151135 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1171655 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1192175 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1212695 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1233215 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1253735 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1274255 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1294775 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1315295 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1335815 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 1356335 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8428  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
run: Time (s): cpu = 00:10:51 ; elapsed = 00:22:11 . Memory (MB): peak = 5079.691 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M01_AXI}} 
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_ports ram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] interconnect_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] interconnect_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {3.5 1077 257} [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] interconnect_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] interconnect_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property CONFIG.DATA_WIDTH {64} [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] interconnect_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] interconnect_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins axi_bram_ctrl_0_bram/rsta_busy]
endgroup
set_property name rsta_busy [get_bd_ports rsta_busy_0]
startgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/accel_mem' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/ifu' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/lsu' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/sb' at <0xC000_0000 [ 8K ]>.
set_property offset 0x00000000 [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
delete_bd_objs [get_bd_addr_segs accel_mem/SEG_accel_ctrl_Reg]
assign_bd_address -target_address_space /accel_mem [get_bd_addr_segs accel_ctrl/Reg] -force
Slave segment '/accel_ctrl/Reg' is being assigned into address space '/accel_mem' at <0x1000_0000 [ 4K ]>.
set_property offset 0xC0000000 [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {accel_mem/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {accel_mem/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64M [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {sb/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {sb/SEG_axi_bram_ctrl_0_Mem0}]
regenerate_bd_layout
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'axi_bram_ctrl_0_bram'. Value '16777216' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd 
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 5079.691 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
regenerate_bd_layout
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'axi_bram_ctrl_0_bram'. Value '16777216' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5079.691 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property range 8K [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {accel_mem/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {sb/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5079.691 ; gain = 0.000
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
INFO: [BD 41-1662] The design 'interconnect.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
Wrote  : <C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/ui/bd_254c15ee.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_bid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s02_couplers/s02_data_fifo/m_axi_rid'(1) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_bid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_bid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s03_couplers/s03_data_fifo/m_axi_rid'(4) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_rid'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(7) to pin: '/axi_interconnect_0/s03_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/sim/interconnect.v
Verilog Output written to : c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/s02_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/s03_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s04_couplers/s04_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hw_handoff/interconnect.hwh
Generated Hardware Definition File c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/synth/interconnect.hwdef
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_xbar_0
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0eb281441652b271 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/e/0eb281441652b271/interconnect_s00_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s00_data_fifo_0, cache-ID = 0eb281441652b271; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s01_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0be64cc7e1d8d592 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/0/b/0be64cc7e1d8d592/interconnect_s02_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s02_data_fifo_0, cache-ID = 0be64cc7e1d8d592; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4969d63bd9a7019c to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/4/9/4969d63bd9a7019c/interconnect_s01_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s03_data_fifo_0/interconnect_s03_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s03_data_fifo_0, cache-ID = 4969d63bd9a7019c; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1e30345eb9c144c4 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/1/e/1e30345eb9c144c4/interconnect_s04_data_fifo_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_s04_data_fifo_0/interconnect_s04_data_fifo_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_s04_data_fifo_0, cache-ID = 1e30345eb9c144c4; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c5444dce92e1479d to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/c/5/c5444dce92e1479d/interconnect_auto_ds_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_ds_0/interconnect_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_auto_ds_0, cache-ID = c5444dce92e1479d; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f54f5d4fe77c1616 to dir: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0.dcp to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_sim_netlist.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_sim_netlist.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_stub.v to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/ip/2022.2/f/5/f54f5d4fe77c1616/interconnect_auto_pc_0_stub.vhdl to c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/ip/interconnect_auto_pc_0/interconnect_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP interconnect_auto_pc_0, cache-ID = f54f5d4fe77c1616; cache size = 46.093 MB.
catch { config_ip_cache -export [get_ips -all interconnect_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_bram_ctrl_0_0
catch { config_ip_cache -export [get_ips -all interconnect_axi_bram_ctrl_0_bram_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_bram_ctrl_0_bram_0
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_axi_bram_ctrl_0_0_synth_1 interconnect_axi_bram_ctrl_0_bram_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_axi_bram_ctrl_0_bram_0
[Tue Jan  9 23:25:11 2024] Launched interconnect_xbar_0_synth_1, interconnect_axi_bram_ctrl_0_0_synth_1, interconnect_axi_bram_ctrl_0_bram_0_synth_1...
Run output will be captured here:
interconnect_xbar_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_xbar_0_synth_1/runme.log
interconnect_axi_bram_ctrl_0_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_axi_bram_ctrl_0_0_synth_1/runme.log
interconnect_axi_bram_ctrl_0_bram_0_synth_1: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_axi_bram_ctrl_0_bram_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/utils_1/imports/synth_1/rvfpganexys.dcp with file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/rvfpganexys.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'accel_wrapper' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v:12]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:0] -->> '.xil_defaultlib.popcount' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv:19]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'accel_wrapper()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/accel_wrapper.v
	(Active) Duplicate found at line 12 of file c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
[Tue Jan  9 23:28:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1/runme.log
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd}
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 1364880 ns  Iteration: 9  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always3109_8429  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: xsimkernel Simulation Memory Usage: 98832 KB (Peak: 98832 KB), Simulation CPU Usage: 1066953 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'interconnect_axi_bram_ctrl_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/boot_main.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/ipshared/e30c/hdl/ip/matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/ip/accel_matprod_0_2/sim/accel_matprod_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_vip_0_0/sim/interconnect_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_vip_0_0/sim/interconnect_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-311] analyzing module interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_Q3JV7T
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_KAQ96X
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_V6GJ0P
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_IOJTWA
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_NFX9SQ
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_U8Y0M2
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_XWCDI2
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_8V7SWQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s03_data_fifo_0/sim/interconnect_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_ds_0/sim/interconnect_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_bram_ctrl_0_bram_0/sim/interconnect_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/dpram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module litedram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_core
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdc
INFO: [VRFC 10-311] analyzing module axi_cdc_intf
INFO: [VRFC 10-311] analyzing module axi_lite_cdc_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvdff
INFO: [VRFC 10-311] analyzing module rvdffs
INFO: [VRFC 10-311] analyzing module rvdffsc
INFO: [VRFC 10-311] analyzing module rvdff_fpga
INFO: [VRFC 10-311] analyzing module rvdffs_fpga
INFO: [VRFC 10-311] analyzing module rvdffsc_fpga
INFO: [VRFC 10-311] analyzing module clockhdr
INFO: [VRFC 10-311] analyzing module rvoclkhdr
INFO: [VRFC 10-311] analyzing module rvdffe
INFO: [VRFC 10-311] analyzing module rvsyncss
INFO: [VRFC 10-311] analyzing module rvlsadder
INFO: [VRFC 10-311] analyzing module rvbradder
INFO: [VRFC 10-311] analyzing module rvtwoscomp
INFO: [VRFC 10-311] analyzing module rvfindfirst1
INFO: [VRFC 10-311] analyzing module rvfindfirst1hot
INFO: [VRFC 10-311] analyzing module rvmaskandmatch
INFO: [VRFC 10-311] analyzing module rvbtb_tag_hash
INFO: [VRFC 10-311] analyzing module rvbtb_addr_hash
INFO: [VRFC 10-311] analyzing module rvbtb_ghr_hash
INFO: [VRFC 10-311] analyzing module rvrangecheck
INFO: [VRFC 10-311] analyzing module rveven_paritygen
INFO: [VRFC 10-311] analyzing module rveven_paritycheck
INFO: [VRFC 10-311] analyzing module rvecc_encode
INFO: [VRFC 10-311] analyzing module rvecc_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bscan_tap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_src
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_decode_ctl
INFO: [VRFC 10-311] analyzing module dec_dec_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_gpr_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_gpr_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_ib_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_tlu_ctl
INFO: [VRFC 10-311] analyzing module dec_timer_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delta_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_alu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_div_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_div_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mul_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_aln_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_bp_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_compress_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ic_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_ic_mem
INFO: [VRFC 10-311] analyzing module IC_DATA
INFO: [VRFC 10-311] analyzing module IC_TAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_ifc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_mem_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_addrcheck.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_addrcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_bus_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_bus_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_clkdomain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_clkdomain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_dccm_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_dccm_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_lsc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_lsc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_stbuf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_stbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu_trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/mem_lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_32768x39
INFO: [VRFC 10-311] analyzing module ram_16384x39
INFO: [VRFC 10-311] analyzing module ram_8192x39
INFO: [VRFC 10-311] analyzing module ram_4096x39
INFO: [VRFC 10-311] analyzing module ram_3072x39
INFO: [VRFC 10-311] analyzing module ram_2048x39
INFO: [VRFC 10-311] analyzing module ram_1536x39
INFO: [VRFC 10-311] analyzing module ram_1024x39
INFO: [VRFC 10-311] analyzing module ram_768x39
INFO: [VRFC 10-311] analyzing module ram_512x39
INFO: [VRFC 10-311] analyzing module ram_256x39
INFO: [VRFC 10-311] analyzing module ram_128x39
INFO: [VRFC 10-311] analyzing module ram_1024x20
INFO: [VRFC 10-311] analyzing module ram_512x20
INFO: [VRFC 10-311] analyzing module ram_256x20
INFO: [VRFC 10-311] analyzing module ram_128x20
INFO: [VRFC 10-311] analyzing module ram_64x20
INFO: [VRFC 10-311] analyzing module ram_4096x34
INFO: [VRFC 10-311] analyzing module ram_2048x34
INFO: [VRFC 10-311] analyzing module ram_1024x34
INFO: [VRFC 10-311] analyzing module ram_512x34
INFO: [VRFC 10-311] analyzing module ram_256x34
INFO: [VRFC 10-311] analyzing module ram_128x34
INFO: [VRFC 10-311] analyzing module ram_64x34
INFO: [VRFC 10-311] analyzing module ram_4096x42
INFO: [VRFC 10-311] analyzing module ram_2048x42
INFO: [VRFC 10-311] analyzing module ram_1024x42
INFO: [VRFC 10-311] analyzing module ram_512x42
INFO: [VRFC 10-311] analyzing module ram_256x42
INFO: [VRFC 10-311] analyzing module ram_128x42
INFO: [VRFC 10-311] analyzing module ram_64x42
INFO: [VRFC 10-311] analyzing module ram_1024x21
INFO: [VRFC 10-311] analyzing module ram_512x21
INFO: [VRFC 10-311] analyzing module ram_256x21
INFO: [VRFC 10-311] analyzing module ram_128x21
INFO: [VRFC 10-311] analyzing module ram_64x21
INFO: [VRFC 10-311] analyzing module ram_1024x25
INFO: [VRFC 10-311] analyzing module ram_512x25
INFO: [VRFC 10-311] analyzing module ram_256x25
INFO: [VRFC 10-311] analyzing module ram_128x25
INFO: [VRFC 10-311] analyzing module ram_64x25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/pic/pic_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_ctrl
INFO: [VRFC 10-311] analyzing module cmp_and_mux
INFO: [VRFC 10-311] analyzing module configurable_gw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvfpganexys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spill_register
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:21]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_ni' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:22]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'valid_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:23]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ready_i' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swerv
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:26]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_l' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:27]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dbg_rst_l' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:28]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'rst_vec' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:29]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'nmi_int' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:30]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'nmi_vec' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:31]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'i_cpu_halt_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:49]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'i_cpu_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:50]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_debug_halt_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:57]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_debug_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:58]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'mpc_reset_run_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:59]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dccm_rd_data_lo' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:77]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dccm_rd_data_hi' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:78]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_rd_data' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:104]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ictag_debug_rd_data' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:105]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_rd_hit' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:121]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ic_tag_perr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:122]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:128]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:141]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:146]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:148]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:149]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:153]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:165]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:167]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:168]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:169]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:170]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:175]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:188]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:193]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:195]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:196]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:200]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:212]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:214]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:215]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:216]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:217]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_awready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:222]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_wready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:235]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:240]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:242]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_bid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:243]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_arready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:247]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:259]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:261]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:262]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rresp' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:263]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'sb_axi_rlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:264]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:268]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:270]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awaddr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:271]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awsize' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:272]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awprot' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:273]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awlen' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:274]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_awburst' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:275]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:278]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:280]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wstrb' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:281]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_wlast' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:282]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_bready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:285]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arvalid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:290]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arid' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:292]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_araddr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:293]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arsize' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:294]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arprot' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:295]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arlen' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:296]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_arburst' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:297]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_axi_rready' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:300]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'lsu_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:368]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'ifu_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:369]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dbg_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:370]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dma_bus_clk_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:371]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:374]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_addr' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:375]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_wr_en' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:376]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_reg_wdata' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:377]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'dmi_hard_reset' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:379]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'extintsrc_req' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:381]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'timer_int' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:382]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'scan_mode' when default_nettype is none [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv:383]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swerv_wrapper_dmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swervolf_syscon
WARNING: [VRFC 10-3380] identifier 'Enables_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:220]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:223]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:224]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:225]
WARNING: [VRFC 10-3380] identifier 'Digits_Reg' is used before its declaration [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:226]
INFO: [VRFC 10-311] analyzing module SevSegDisplays_Controller
INFO: [VRFC 10-311] analyzing module SevenSegDecoder
INFO: [VRFC 10-311] analyzing module SevSegMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/ip/interconnect_axi_bram_ctrl_0_0/sim/interconnect_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interconnect_axi_bram_ctrl_0_0'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5079.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '24' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L axi_bram_ctrl_v4_1_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_vip_v1_1_13 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L axi_bram_ctrl_v4_1_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3176]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 35 for port 's_axi_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/bd/interconnect/sim/interconnect.v:3181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_araddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'accel_mem_awaddr' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../RVfpga_test.srcs/sources_1/new/accel.vh:38]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'i_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:178]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:187]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'o_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_7.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.ua_narrow [\ua_narrow(c_axi_data_width=64,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_7.SRL_FIFO [\SRL_FIFO(c_data_bits=7,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_7.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture interconnect_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.interconnect_axi_bram_ctrl_0_0 [interconnect_axi_bram_ctrl_0_0_d...]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.interconnect_axi_bram_ctrl_0_bra...
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_w_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_b_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_r_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_axi...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_top...
Compiling module xil_defaultlib.interconnect_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module xil_defaultlib.interconnect_s03_data_fifo_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(RID_WIDTH=0,WID_W...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=64,...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_INTERF...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling module xil_defaultlib.matprod_dadd_64ns_64ns_64_8_full...
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_dmul_64ns_64ns_64_7_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_M_AXI_...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_ID_WIDTH=4,...
Compiling module xil_defaultlib.accel_matprod_0_2
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:02:17 . Memory (MB): peak = 5079.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '137' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/accel.protoinst" -protoinst "protoinst_files/interconnect.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/accelerator/accel_i//matprod_0/s_axi_BUS1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/interconnect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_ds/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/m02_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s00_couplers/s00_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s01_couplers/s01_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s02_couplers/s02_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s03_couplers/s03_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/s04_couplers/s04_data_fifo/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_interconnect_0/xbar/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/UUT/swervolf/intercon/interconnect_i//axi_vip_0/M_AXI
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/master_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Block Memory Generator module testbench.UUT.swervolf.intercon.interconnect_i.axi_bram_ctrl_0_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:02:49 . Memory (MB): peak = 5079.691 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_bram_ctrl_0/S_AXI}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 145
run all
ERROR: 1115 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
ERROR: 1815 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : XILINX_AW_SUPPORTS_NARROW_BURST: AW Narrow burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_supports_narrow_burst_check_to_warn(), or filter using clr_xilinx_supports_narrow_burst_check().
Stopped at time : 3075 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 145
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 191
run all
Stopped at time : 12595 ns : File "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv" Line 191
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5103.695 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/s_axi_BUS1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/m_axi_gmem}} 
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 5356.625 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M01_AXI}} 
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 5502.820 ; gain = 4.215
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
startgroup
set_property -dict [list \
  CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
  CONFIG.XBAR_DATA_WIDTH {64} \
] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.srcs\sources_1\bd\interconnect\interconnect.bd> 
close_sim
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 101360 KB (Peak: 101360 KB), Simulation CPU Usage: 78249 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 00:04:20 2024...
