{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@50:60@HdlIdDef", "reg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\nassign sdo_data_valid = spi_active;\nassign sync_ready = 1'b1;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@53:63", "reg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\nassign sdo_data_valid = spi_active;\nassign sync_ready = 1'b1;\n\nassign offload_sdi_valid = sdi_data_valid;\nassign sdi_data_ready = offload_sdi_ready;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@51:61", "\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\nassign sdo_data_valid = spi_active;\nassign sync_ready = 1'b1;\n\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@48:58", "reg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\n"]], "Diff Content": {"Delete": [[55, "wire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\n"]], "Add": [[55, "wire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\n"]]}}