<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-Hardware Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-Hardware Archive<BR> Re: memory bus width (bits) on AXPpci33?</H1> 
	
<!-- received="Mon May 08 10:59:12 2000" -->
<!-- isoreceived="20000508175912" -->
<!-- sent="Sun, 7 May 2000 22:44:17 -0700 (MST)" -->
<!-- isosent="20000508054417" -->
<!-- name="Andrew Tubbiolo" -->
<!-- email="enigma@seds.lpl.arizona.edu" -->
<!-- subject="Re: memory bus width (bits) on AXPpci33?" -->
<!-- id="Pine.GSO.4.21.0005072238290.6450-100000@seds.lpl.arizona.edu" -->
<!-- inreplyto="20000507172800.A11910@farrer.net" -->
<STRONG>Subject: </STRONG>Re: memory bus width (bits) on AXPpci33?<BR>
<STRONG>From: </STRONG>Andrew Tubbiolo (<EM>enigma@seds.lpl.arizona.edu</EM>)<BR>
<STRONG>Date: </STRONG>Sun May  7 22:44:17 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#10">[ date ]</A>
<A HREF="index.shtml#10">[ thread ]</A>
<A HREF="subject.shtml#10">[ subject ]</A>
<A HREF="author.shtml#10">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0011.shtml">Rich Payne: "Re: Help : No video on Alpha 21164 LX"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0009.shtml">Jan-Benedict Glaw: "Re: memory bus width (bits) on AXPpci33?"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0008.shtml">Ron Farrer: "memory bus width (bits) on AXPpci33?"</A>
<!-- nextthread="start" -->
<LI><STRONG>Reply:</STRONG> <A HREF="0008.shtml">Andrew Tubbiolo: "Re: memory bus width (bits) on AXPpci33?"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
On Sun, 7 May 2000, Ron Farrer wrote:
<BR>
<P><EM>&gt; 
</EM><BR>
<EM>&gt; Hello;
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; Does anyone remember what the memory bus width (bits) was on the
</EM><BR>
<EM>&gt; AXPpci33 motherboards? For some reason I seem to recall it being either
</EM><BR>
<EM>&gt; 128-bit or 256-bit if all banks were filled with the exact same
</EM><BR>
<EM>&gt; size/speed memory. Anyone remember for sure?  
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; TIA,
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; Ron
</EM><BR>
<EM>&gt; -- 
</EM><BR>
<P>Hello Ron:
<BR>
<P>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Looking at the OEM Design Guide on pg 2-17 and 2-18 each simm
<BR>
socket has 36 data lines, 4 for parity, and 32 for data. Since we bank
<BR>
them in groups of two, it looks like the data path is 64 bits. I did not
<BR>
see any mention of a 'wide' mode of 128 bits. I think the wide data paths
<BR>
are in mobo's that lie beyond our humble AXPpci33's. I hope I'm wrong. Any
<BR>
corrections out there?
<BR>
<P>Andrew
<BR>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0011.shtml">Rich Payne: "Re: Help : No video on Alpha 21164 LX"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0009.shtml">Jan-Benedict Glaw: "Re: memory bus width (bits) on AXPpci33?"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0008.shtml">Ron Farrer: "memory bus width (bits) on AXPpci33?"</A>
<!-- nextthread="start" -->
<LI><STRONG>Reply:</STRONG> <A HREF="0008.shtml">Andrew Tubbiolo: "Re: memory bus width (bits) on AXPpci33?"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Thu Jun  1 09:46:23 2000 PDT <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
