<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/insts/static_inst.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li><li class="navelem"><a class="el" href="dir_916b4f88aafe2c77e68a2403fc918b70.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">static_inst.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2insts_2static__inst_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_INSTS_STATICINST_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_X86_INSTS_STATICINST_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;debug/X86.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structX86ISA_1_1InstRegIndex.html">   54</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> : <span class="keyword">public</span> <a class="code" href="classRegId.html">RegId</a></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    {</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structX86ISA_1_1InstRegIndex.html#a4ca8f863fbb9c3410c631cae53ba76da">   56</a></span>&#160;        <span class="keyword">explicit</span> <a class="code" href="structX86ISA_1_1InstRegIndex.html#a4ca8f863fbb9c3410c631cae53ba76da">InstRegIndex</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _idx) :</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;           <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="structX86ISA_1_1InstRegIndex.html#af48a5b73b0d2855f408e217daab6a65c">computeRegClass</a>(_idx), _idx) {}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="comment">// TODO: As X86 register index definition is highly built on the</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="comment">//       unified space concept, it is easier for the moment to rely on</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="comment">//       an helper function to compute the RegClass. It would be nice</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="comment">//       to fix those definition and get rid of this.</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structX86ISA_1_1InstRegIndex.html#af48a5b73b0d2855f408e217daab6a65c">   64</a></span>&#160;        <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a> <a class="code" href="structX86ISA_1_1InstRegIndex.html#af48a5b73b0d2855f408e217daab6a65c">computeRegClass</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _idx) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <span class="keywordflow">if</span> (_idx &lt; <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">FP_Reg_Base</a>) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (_idx &lt; <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">CC_Reg_Base</a>) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (_idx &lt; <a class="code" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">Misc_Reg_Base</a>) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    };</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86StaticInst.html">   81</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classX86ISA_1_1X86StaticInst.html">X86StaticInst</a> : <span class="keyword">public</span> <a class="code" href="classStaticInst.html">StaticInst</a></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="comment">// Constructor.</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86StaticInst.html#afe6a91e0d0e4a7318c5f1ccff1f2b1ec">   85</a></span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#afe6a91e0d0e4a7318c5f1ccff1f2b1ec">X86StaticInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;             <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                : <a class="code" href="classStaticInst.html">StaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        std::string generateDisassembly(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordtype">void</span> printMnemonic(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> * mnemonic) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordtype">void</span> printMnemonic(std::ostream &amp;os, <span class="keyword">const</span> <span class="keywordtype">char</span> * instMnemonic,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                <span class="keyword">const</span> <span class="keywordtype">char</span> * mnemonic) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordtype">void</span> printSegment(std::ostream &amp;os, <span class="keywordtype">int</span> segment) <span class="keyword">const</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordtype">void</span> printReg(std::ostream &amp;os, <a class="code" href="classRegId.html">RegId</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <span class="keywordtype">int</span> size) <span class="keyword">const</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordtype">void</span> printSrcReg(std::ostream &amp;os, <span class="keywordtype">int</span> reg, <span class="keywordtype">int</span> size) <span class="keyword">const</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordtype">void</span> printDestReg(std::ostream &amp;os, <span class="keywordtype">int</span> reg, <span class="keywordtype">int</span> size) <span class="keyword">const</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordtype">void</span> printMem(std::ostream &amp;os, uint8_t segment,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                uint8_t <a class="code" href="namespaceX86ISA.html#a379de24432628730b74ffe5a5fa44efe">scale</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                uint64_t disp, uint8_t addressSize, <span class="keywordtype">bool</span> rip) <span class="keyword">const</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86StaticInst.html#a2657979669893eab9ddec36f62b09db7">  107</a></span>&#160;        <span class="keyword">inline</span> uint64_t <a class="code" href="classX86ISA_1_1X86StaticInst.html#a2657979669893eab9ddec36f62b09db7">merge</a>(uint64_t into, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <span class="keywordtype">int</span> size)<span class="keyword"> const</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            X86IntReg reg = into;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <span class="keywordflow">if</span> (_destRegIdx[0].<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &amp; <a class="code" href="namespaceX86ISA.html#a44f3f11e08cb52ce3f8d0cf2e1ee026b">IntFoldBit</a>)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                reg.H = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">switch</span>(size)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;              <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                reg.L = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;              <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                reg.X = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;              <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                <span class="comment">//XXX Check if this should be zeroed or sign extended</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                reg = 0;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                reg.E = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;              <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                reg.R = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to merge with unrecognized size %d.\n&quot;</span>, size);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            }</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86StaticInst.html#a2caab218474f7020c0541894b55f0d37">  137</a></span>&#160;        <span class="keyword">inline</span> uint64_t <a class="code" href="classX86ISA_1_1X86StaticInst.html#a2caab218474f7020c0541894b55f0d37">pick</a>(uint64_t from, <span class="keywordtype">int</span> idx, <span class="keywordtype">int</span> size)<span class="keyword"> const</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            X86IntReg reg = from;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(X86, <span class="stringliteral">&quot;Picking with size %d\n&quot;</span>, size);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">if</span> (_srcRegIdx[idx].<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &amp; <a class="code" href="namespaceX86ISA.html#a44f3f11e08cb52ce3f8d0cf2e1ee026b">IntFoldBit</a>)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                <span class="keywordflow">return</span> reg.H;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <span class="keywordflow">switch</span>(size)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;              <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                <span class="keywordflow">return</span> reg.L;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;              <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                <span class="keywordflow">return</span> reg.X;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;              <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                <span class="keywordflow">return</span> reg.E;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;              <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                <span class="keywordflow">return</span> reg.R;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to pick with unrecognized size %d.\n&quot;</span>, size);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86StaticInst.html#a530aad41d614cf6aedb678fecfa63e70">  158</a></span>&#160;        <span class="keyword">inline</span> int64_t <a class="code" href="classX86ISA_1_1X86StaticInst.html#a530aad41d614cf6aedb678fecfa63e70">signedPick</a>(uint64_t from, <span class="keywordtype">int</span> idx, <span class="keywordtype">int</span> size)<span class="keyword"> const</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            X86IntReg reg = from;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(X86, <span class="stringliteral">&quot;Picking with size %d\n&quot;</span>, size);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="keywordflow">if</span> (_srcRegIdx[idx].<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &amp; <a class="code" href="namespaceX86ISA.html#a44f3f11e08cb52ce3f8d0cf2e1ee026b">IntFoldBit</a>)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                <span class="keywordflow">return</span> reg.SH;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="keywordflow">switch</span>(size)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;              <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <span class="keywordflow">return</span> reg.SL;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;              <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <span class="keywordflow">return</span> reg.SX;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;              <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <span class="keywordflow">return</span> reg.SE;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;              <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                <span class="keywordflow">return</span> reg.SR;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to pick with unrecognized size %d.\n&quot;</span>, size);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86StaticInst.html#a802c34a36c2102dbbbfa8d4544046e86">  180</a></span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a802c34a36c2102dbbbfa8d4544046e86">advancePC</a>(<a class="code" href="classX86ISA_1_1PCState.html">PCState</a> &amp;pcState)<span class="keyword"> const</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            pcState.<a class="code" href="classX86ISA_1_1PCState.html#a7836e89f040fb34065f1f28d8b66bc4f">advance</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    };</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif //__ARCH_X86_INSTS_STATICINST_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html"><div class="ttname"><a href="classX86ISA_1_1PCState.html">X86ISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00289">types.hh:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a></div><div class="ttdoc">Floating-point register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00058">reg_class.hh:58</a></div></div>
<div class="ttc" id="structX86ISA_1_1InstRegIndex_html"><div class="ttname"><a href="structX86ISA_1_1InstRegIndex.html">X86ISA::InstRegIndex</a></div><div class="ttdoc">Class for register indices passed to instruction constructors. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00054">static_inst.hh:54</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a530aad41d614cf6aedb678fecfa63e70"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a530aad41d614cf6aedb678fecfa63e70">X86ISA::X86StaticInst::signedPick</a></div><div class="ttdeci">int64_t signedPick(uint64_t from, int idx, int size) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00158">static_inst.hh:158</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a></div><div class="ttdoc">Control (misc) register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00065">reg_class.hh:65</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a></div><div class="ttdeci">RegClass</div><div class="ttdoc">Enumerate the classes of registers. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00056">reg_class.hh:56</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a2657979669893eab9ddec36f62b09db7"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a2657979669893eab9ddec36f62b09db7">X86ISA::X86StaticInst::merge</a></div><div class="ttdeci">uint64_t merge(uint64_t into, uint64_t val, int size) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00107">static_inst.hh:107</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a802c34a36c2102dbbbfa8d4544046e86"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a802c34a36c2102dbbbfa8d4544046e86">X86ISA::X86StaticInst::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pcState) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00180">static_inst.hh:180</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_afe6a91e0d0e4a7318c5f1ccff1f2b1ec"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#afe6a91e0d0e4a7318c5f1ccff1f2b1ec">X86ISA::X86StaticInst::X86StaticInst</a></div><div class="ttdeci">X86StaticInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">static_inst.hh:85</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="structX86ISA_1_1InstRegIndex_html_af48a5b73b0d2855f408e217daab6a65c"><div class="ttname"><a href="structX86ISA_1_1InstRegIndex.html#af48a5b73b0d2855f408e217daab6a65c">X86ISA::InstRegIndex::computeRegClass</a></div><div class="ttdeci">RegClass computeRegClass(RegIndex _idx)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00064">static_inst.hh:64</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a></div><div class="ttdoc">Condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00064">reg_class.hh:64</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html">X86ISA::X86StaticInst</a></div><div class="ttdoc">Base class for all X86 static instructions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00081">static_inst.hh:81</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">X86ISA::Misc_Reg_Base</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00077">registers.hh:77</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a2caab218474f7020c0541894b55f0d37"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a2caab218474f7020c0541894b55f0d37">X86ISA::X86StaticInst::pick</a></div><div class="ttdeci">uint64_t pick(uint64_t from, int idx, int size) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00137">static_inst.hh:137</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a7836e89f040fb34065f1f28d8b66bc4f"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a7836e89f040fb34065f1f28d8b66bc4f">X86ISA::PCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00325">types.hh:325</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a379de24432628730b74ffe5a5fa44efe"><div class="ttname"><a href="namespaceX86ISA.html#a379de24432628730b74ffe5a5fa44efe">X86ISA::scale</a></div><div class="ttdeci">scale</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00094">types.hh:94</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a44f3f11e08cb52ce3f8d0cf2e1ee026b"><div class="ttname"><a href="namespaceX86ISA.html#a44f3f11e08cb52ce3f8d0cf2e1ee026b">X86ISA::IntFoldBit</a></div><div class="ttdeci">static const IntRegIndex IntFoldBit</div><div class="ttdef"><b>Definition:</b> <a href="int_8hh_source.html#l00153">int.hh:153</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="structX86ISA_1_1InstRegIndex_html_a4ca8f863fbb9c3410c631cae53ba76da"><div class="ttname"><a href="structX86ISA_1_1InstRegIndex.html#a4ca8f863fbb9c3410c631cae53ba76da">X86ISA::InstRegIndex::InstRegIndex</a></div><div class="ttdeci">InstRegIndex(RegIndex _idx)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00056">static_inst.hh:56</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">X86ISA::FP_Reg_Base</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4"><div class="ttname"><a href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">X86ISA::CC_Reg_Base</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00076">registers.hh:76</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
