/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_misc_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 3/29/12 3:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 29 14:38:30 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_ufe_misc_0.h $
 * 
 * Hydra_Software_Devel/1   3/29/12 3:24p farshidf
 * SW3461-1: add 3472 header files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC_0_H__
#define BCHP_UFE_MISC_0_H__

/***************************************************************************
 *UFE_MISC_0 - UFE Misc Register Set (including DPM, AAGC, IRQ, TP) 0
 ***************************************************************************/
#define BCHP_UFE_MISC_0_REVID                    0x00120600 /* Revision ID Register */
#define BCHP_UFE_MISC_0_CTRL                     0x00120604 /* Master clkgen/datapath resets & Misc control bits for final VID/HBU */
#define BCHP_UFE_MISC_0_IQIMB_AMP_CTRL           0x00120608 /* IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_MISC_0_IQIMB_PHS_CTRL           0x0012060c /* IQ-Imbalance phase     correction control register */
#define BCHP_UFE_MISC_0_IQIMB_AMP_LF             0x00120610 /* IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_MISC_0_IQIMB_PHS_LF             0x00120614 /* IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_MISC_0_DAC_CTRL                 0x00120618 /* DAC control register */
#define BCHP_UFE_MISC_0_DAC_FCW                  0x0012061c /* DAC frequency control word */
#define BCHP_UFE_MISC_0_DAC_GAIN                 0x00120620 /* DAC fixed gain */
#define BCHP_UFE_MISC_0_DAC_FCW2                 0x00120624 /* DAC frequency control word for second tone */
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN            0x00120628 /* DAC gain for the two tone test */
#define BCHP_UFE_MISC_0_CTRL_SEL                 0x0012062c /* DPM/CLIP/AAGC input source select */
#define BCHP_UFE_MISC_0_DPM                      0x00120630 /* DPM register for control signals */
#define BCHP_UFE_MISC_0_DPM_DCI                  0x00120634 /* DPM DC Canceller I Integrator Value */
#define BCHP_UFE_MISC_0_DPM_DCQ                  0x00120638 /* DPM DC Canceller Q Integrator Value */
#define BCHP_UFE_MISC_0_DPMK2                    0x0012063c /* DPM Register for Control Signals */
#define BCHP_UFE_MISC_0_DPM_DCK2I                0x00120640 /* DPM DC Canceller I Integrator Value */
#define BCHP_UFE_MISC_0_DPM_DCK2Q                0x00120644 /* DPM DC Canceller Q Integrator Value */
#define BCHP_UFE_MISC_0_CLIP_CTRL                0x00120648 /* Clip Detector Control Register */
#define BCHP_UFE_MISC_0_CLIP_THRI                0x0012064c /* Clip Detector Threshold Value for Channel I */
#define BCHP_UFE_MISC_0_CLIP_THRQ                0x00120650 /* Clip Detector Threshold Value for Channel Q */
#define BCHP_UFE_MISC_0_CLIP_CNTI                0x00120654 /* Clip Detector Counter Value for Channel I */
#define BCHP_UFE_MISC_0_CLIP_CNTQ                0x00120658 /* Clip Detector Counter Value for Channel Q */
#define BCHP_UFE_MISC_0_AGC_CTRL                 0x0012065c /* Analog AGC Control Register */
#define BCHP_UFE_MISC_0_AGC_THRES                0x00120660 /* Analog AGC Loop Threshold */
#define BCHP_UFE_MISC_0_AGC_DSFIX                0x00120664 /* Analog AGC Delta Sigma Fixed Control Word */
#define BCHP_UFE_MISC_0_AGC_INT_UT               0x00120668 /* Analog AGC Integrator Upper Limit */
#define BCHP_UFE_MISC_0_AGC_INT_LT               0x0012066c /* Analog AGC Integrator Lower Limit */
#define BCHP_UFE_MISC_0_AGC_INT                  0x00120670 /* Analog AGC Integrator */
#define BCHP_UFE_MISC_0_AGC_INT_DS               0x00120674 /* Analog AGC Delta Sigma Integrator */
#define BCHP_UFE_MISC_0_AGC_STS                  0x00120678 /* Analog AGC Status Register */
#define BCHP_UFE_MISC_0_CRC_EN                   0x00120694 /* CRC enable register */
#define BCHP_UFE_MISC_0_CRC                      0x00120698 /* CRC signature analyzer register */
#define BCHP_UFE_MISC_0_TP                       0x0012069c /* Master TP control */
#define BCHP_UFE_MISC_0_TP2                      0x001206a0 /* Master TP control2 */
#define BCHP_UFE_MISC_0_TP_THRES                 0x001206a4 /* Threshold levels for testport output comparator */
#define BCHP_UFE_MISC_0_TP_PWR                   0x001206a8 /* Avgerage power selected testport output (only for 540 MHz signals) */
#define BCHP_UFE_MISC_0_DS_VID_CTRL              0x001206c0 /* VID control register for driving DS_core in fast channel scan mode */

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* UFE_MISC_0 :: REVID :: reserved0 [31:16] */
#define BCHP_UFE_MISC_0_REVID_reserved0_MASK                       0xffff0000
#define BCHP_UFE_MISC_0_REVID_reserved0_SHIFT                      16

/* UFE_MISC_0 :: REVID :: REVID [15:00] */
#define BCHP_UFE_MISC_0_REVID_REVID_MASK                           0x0000ffff
#define BCHP_UFE_MISC_0_REVID_REVID_SHIFT                          0
#define BCHP_UFE_MISC_0_REVID_REVID_DEFAULT                        0x00000103

/***************************************************************************
 *CTRL - Master clkgen/datapath resets & Misc control bits for final VID/HBU
 ***************************************************************************/
/* UFE_MISC_0 :: CTRL :: CLKGEN_RESET [31:31] */
#define BCHP_UFE_MISC_0_CTRL_CLKGEN_RESET_MASK                     0x80000000
#define BCHP_UFE_MISC_0_CTRL_CLKGEN_RESET_SHIFT                    31
#define BCHP_UFE_MISC_0_CTRL_CLKGEN_RESET_DEFAULT                  0x00000000

/* UFE_MISC_0 :: CTRL :: DATA_RESET [30:30] */
#define BCHP_UFE_MISC_0_CTRL_DATA_RESET_MASK                       0x40000000
#define BCHP_UFE_MISC_0_CTRL_DATA_RESET_SHIFT                      30
#define BCHP_UFE_MISC_0_CTRL_DATA_RESET_DEFAULT                    0x00000001

/* UFE_MISC_0 :: CTRL :: reserved0 [29:29] */
#define BCHP_UFE_MISC_0_CTRL_reserved0_MASK                        0x20000000
#define BCHP_UFE_MISC_0_CTRL_reserved0_SHIFT                       29

/* UFE_MISC_0 :: CTRL :: ENABLE_DS_FAST_CHAN_SCAN [28:28] */
#define BCHP_UFE_MISC_0_CTRL_ENABLE_DS_FAST_CHAN_SCAN_MASK         0x10000000
#define BCHP_UFE_MISC_0_CTRL_ENABLE_DS_FAST_CHAN_SCAN_SHIFT        28
#define BCHP_UFE_MISC_0_CTRL_ENABLE_DS_FAST_CHAN_SCAN_DEFAULT      0x00000000

/* UFE_MISC_0 :: CTRL :: FRZ_IQ_PHS [27:27] */
#define BCHP_UFE_MISC_0_CTRL_FRZ_IQ_PHS_MASK                       0x08000000
#define BCHP_UFE_MISC_0_CTRL_FRZ_IQ_PHS_SHIFT                      27
#define BCHP_UFE_MISC_0_CTRL_FRZ_IQ_PHS_DEFAULT                    0x00000001

/* UFE_MISC_0 :: CTRL :: FRZ_IQ_AMP [26:26] */
#define BCHP_UFE_MISC_0_CTRL_FRZ_IQ_AMP_MASK                       0x04000000
#define BCHP_UFE_MISC_0_CTRL_FRZ_IQ_AMP_SHIFT                      26
#define BCHP_UFE_MISC_0_CTRL_FRZ_IQ_AMP_DEFAULT                    0x00000001

/* UFE_MISC_0 :: CTRL :: RST_IQ_PHS [25:25] */
#define BCHP_UFE_MISC_0_CTRL_RST_IQ_PHS_MASK                       0x02000000
#define BCHP_UFE_MISC_0_CTRL_RST_IQ_PHS_SHIFT                      25
#define BCHP_UFE_MISC_0_CTRL_RST_IQ_PHS_DEFAULT                    0x00000001

/* UFE_MISC_0 :: CTRL :: RST_IQ_AMP [24:24] */
#define BCHP_UFE_MISC_0_CTRL_RST_IQ_AMP_MASK                       0x01000000
#define BCHP_UFE_MISC_0_CTRL_RST_IQ_AMP_SHIFT                      24
#define BCHP_UFE_MISC_0_CTRL_RST_IQ_AMP_DEFAULT                    0x00000001

/* UFE_MISC_0 :: CTRL :: BYP_IQ_PHS [23:23] */
#define BCHP_UFE_MISC_0_CTRL_BYP_IQ_PHS_MASK                       0x00800000
#define BCHP_UFE_MISC_0_CTRL_BYP_IQ_PHS_SHIFT                      23
#define BCHP_UFE_MISC_0_CTRL_BYP_IQ_PHS_DEFAULT                    0x00000000

/* UFE_MISC_0 :: CTRL :: BYP_IQ_AMP [22:22] */
#define BCHP_UFE_MISC_0_CTRL_BYP_IQ_AMP_MASK                       0x00400000
#define BCHP_UFE_MISC_0_CTRL_BYP_IQ_AMP_SHIFT                      22
#define BCHP_UFE_MISC_0_CTRL_BYP_IQ_AMP_DEFAULT                    0x00000000

/* UFE_MISC_0 :: CTRL :: reserved1 [21:21] */
#define BCHP_UFE_MISC_0_CTRL_reserved1_MASK                        0x00200000
#define BCHP_UFE_MISC_0_CTRL_reserved1_SHIFT                       21

/* UFE_MISC_0 :: CTRL :: VID_QUANT [20:18] */
#define BCHP_UFE_MISC_0_CTRL_VID_QUANT_MASK                        0x001c0000
#define BCHP_UFE_MISC_0_CTRL_VID_QUANT_SHIFT                       18
#define BCHP_UFE_MISC_0_CTRL_VID_QUANT_DEFAULT                     0x00000006

/* UFE_MISC_0 :: CTRL :: BYP_HBU [17:17] */
#define BCHP_UFE_MISC_0_CTRL_BYP_HBU_MASK                          0x00020000
#define BCHP_UFE_MISC_0_CTRL_BYP_HBU_SHIFT                         17
#define BCHP_UFE_MISC_0_CTRL_BYP_HBU_DEFAULT                       0x00000000

/* UFE_MISC_0 :: CTRL :: BYP_VID [16:16] */
#define BCHP_UFE_MISC_0_CTRL_BYP_VID_MASK                          0x00010000
#define BCHP_UFE_MISC_0_CTRL_BYP_VID_SHIFT                         16
#define BCHP_UFE_MISC_0_CTRL_BYP_VID_DEFAULT                       0x00000000

/* UFE_MISC_0 :: CTRL :: BYP_HRC [15:15] */
#define BCHP_UFE_MISC_0_CTRL_BYP_HRC_MASK                          0x00008000
#define BCHP_UFE_MISC_0_CTRL_BYP_HRC_SHIFT                         15
#define BCHP_UFE_MISC_0_CTRL_BYP_HRC_DEFAULT                       0x00000000

/* UFE_MISC_0 :: CTRL :: reserved2 [14:10] */
#define BCHP_UFE_MISC_0_CTRL_reserved2_MASK                        0x00007c00
#define BCHP_UFE_MISC_0_CTRL_reserved2_SHIFT                       10

/* UFE_MISC_0 :: CTRL :: VID_DIV [09:00] */
#define BCHP_UFE_MISC_0_CTRL_VID_DIV_MASK                          0x000003ff
#define BCHP_UFE_MISC_0_CTRL_VID_DIV_SHIFT                         0
#define BCHP_UFE_MISC_0_CTRL_VID_DIV_DEFAULT                       0x00000008

/***************************************************************************
 *IQIMB_AMP_CTRL - IQ-Imbalance amplitude correction control register
 ***************************************************************************/
/* UFE_MISC_0 :: IQIMB_AMP_CTRL :: reserved0 [31:04] */
#define BCHP_UFE_MISC_0_IQIMB_AMP_CTRL_reserved0_MASK              0xfffffff0
#define BCHP_UFE_MISC_0_IQIMB_AMP_CTRL_reserved0_SHIFT             4

/* UFE_MISC_0 :: IQIMB_AMP_CTRL :: BW [03:00] */
#define BCHP_UFE_MISC_0_IQIMB_AMP_CTRL_BW_MASK                     0x0000000f
#define BCHP_UFE_MISC_0_IQIMB_AMP_CTRL_BW_SHIFT                    0
#define BCHP_UFE_MISC_0_IQIMB_AMP_CTRL_BW_DEFAULT                  0x00000000

/***************************************************************************
 *IQIMB_PHS_CTRL - IQ-Imbalance phase     correction control register
 ***************************************************************************/
/* UFE_MISC_0 :: IQIMB_PHS_CTRL :: reserved0 [31:04] */
#define BCHP_UFE_MISC_0_IQIMB_PHS_CTRL_reserved0_MASK              0xfffffff0
#define BCHP_UFE_MISC_0_IQIMB_PHS_CTRL_reserved0_SHIFT             4

/* UFE_MISC_0 :: IQIMB_PHS_CTRL :: BW [03:00] */
#define BCHP_UFE_MISC_0_IQIMB_PHS_CTRL_BW_MASK                     0x0000000f
#define BCHP_UFE_MISC_0_IQIMB_PHS_CTRL_BW_SHIFT                    0
#define BCHP_UFE_MISC_0_IQIMB_PHS_CTRL_BW_DEFAULT                  0x00000000

/***************************************************************************
 *IQIMB_AMP_LF - IQ-Imbalance amplitude loop filter register
 ***************************************************************************/
/* UFE_MISC_0 :: IQIMB_AMP_LF :: LF [31:00] */
#define BCHP_UFE_MISC_0_IQIMB_AMP_LF_LF_MASK                       0xffffffff
#define BCHP_UFE_MISC_0_IQIMB_AMP_LF_LF_SHIFT                      0
#define BCHP_UFE_MISC_0_IQIMB_AMP_LF_LF_DEFAULT                    0x00000000

/***************************************************************************
 *IQIMB_PHS_LF - IQ-Imbalance phase     loop filter register
 ***************************************************************************/
/* UFE_MISC_0 :: IQIMB_PHS_LF :: LF [31:00] */
#define BCHP_UFE_MISC_0_IQIMB_PHS_LF_LF_MASK                       0xffffffff
#define BCHP_UFE_MISC_0_IQIMB_PHS_LF_LF_SHIFT                      0
#define BCHP_UFE_MISC_0_IQIMB_PHS_LF_LF_DEFAULT                    0x00000000

/***************************************************************************
 *DAC_CTRL - DAC control register
 ***************************************************************************/
/* UFE_MISC_0 :: DAC_CTRL :: CLKGEN_RESET [31:31] */
#define BCHP_UFE_MISC_0_DAC_CTRL_CLKGEN_RESET_MASK                 0x80000000
#define BCHP_UFE_MISC_0_DAC_CTRL_CLKGEN_RESET_SHIFT                31
#define BCHP_UFE_MISC_0_DAC_CTRL_CLKGEN_RESET_DEFAULT              0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: reserved0 [30:18] */
#define BCHP_UFE_MISC_0_DAC_CTRL_reserved0_MASK                    0x7ffc0000
#define BCHP_UFE_MISC_0_DAC_CTRL_reserved0_SHIFT                   18

/* UFE_MISC_0 :: DAC_CTRL :: BYP_HBU [17:17] */
#define BCHP_UFE_MISC_0_DAC_CTRL_BYP_HBU_MASK                      0x00020000
#define BCHP_UFE_MISC_0_DAC_CTRL_BYP_HBU_SHIFT                     17
#define BCHP_UFE_MISC_0_DAC_CTRL_BYP_HBU_DEFAULT                   0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: reserved1 [16:10] */
#define BCHP_UFE_MISC_0_DAC_CTRL_reserved1_MASK                    0x0001fc00
#define BCHP_UFE_MISC_0_DAC_CTRL_reserved1_SHIFT                   10

/* UFE_MISC_0 :: DAC_CTRL :: INPUT_SEL [09:08] */
#define BCHP_UFE_MISC_0_DAC_CTRL_INPUT_SEL_MASK                    0x00000300
#define BCHP_UFE_MISC_0_DAC_CTRL_INPUT_SEL_SHIFT                   8
#define BCHP_UFE_MISC_0_DAC_CTRL_INPUT_SEL_DEFAULT                 0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: reserved2 [07:07] */
#define BCHP_UFE_MISC_0_DAC_CTRL_reserved2_MASK                    0x00000080
#define BCHP_UFE_MISC_0_DAC_CTRL_reserved2_SHIFT                   7

/* UFE_MISC_0 :: DAC_CTRL :: LFSR_EN_POST_FIFO [06:06] */
#define BCHP_UFE_MISC_0_DAC_CTRL_LFSR_EN_POST_FIFO_MASK            0x00000040
#define BCHP_UFE_MISC_0_DAC_CTRL_LFSR_EN_POST_FIFO_SHIFT           6
#define BCHP_UFE_MISC_0_DAC_CTRL_LFSR_EN_POST_FIFO_DEFAULT         0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: LFSR_EN_PRE_FIFO [05:05] */
#define BCHP_UFE_MISC_0_DAC_CTRL_LFSR_EN_PRE_FIFO_MASK             0x00000020
#define BCHP_UFE_MISC_0_DAC_CTRL_LFSR_EN_PRE_FIFO_SHIFT            5
#define BCHP_UFE_MISC_0_DAC_CTRL_LFSR_EN_PRE_FIFO_DEFAULT          0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: EN_2TONE [04:04] */
#define BCHP_UFE_MISC_0_DAC_CTRL_EN_2TONE_MASK                     0x00000010
#define BCHP_UFE_MISC_0_DAC_CTRL_EN_2TONE_SHIFT                    4
#define BCHP_UFE_MISC_0_DAC_CTRL_EN_2TONE_DEFAULT                  0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: BYPASS_SINC [03:03] */
#define BCHP_UFE_MISC_0_DAC_CTRL_BYPASS_SINC_MASK                  0x00000008
#define BCHP_UFE_MISC_0_DAC_CTRL_BYPASS_SINC_SHIFT                 3
#define BCHP_UFE_MISC_0_DAC_CTRL_BYPASS_SINC_DEFAULT               0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: BYPASS_FIFO [02:02] */
#define BCHP_UFE_MISC_0_DAC_CTRL_BYPASS_FIFO_MASK                  0x00000004
#define BCHP_UFE_MISC_0_DAC_CTRL_BYPASS_FIFO_SHIFT                 2
#define BCHP_UFE_MISC_0_DAC_CTRL_BYPASS_FIFO_DEFAULT               0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: RESET_FIFO [01:01] */
#define BCHP_UFE_MISC_0_DAC_CTRL_RESET_FIFO_MASK                   0x00000002
#define BCHP_UFE_MISC_0_DAC_CTRL_RESET_FIFO_SHIFT                  1
#define BCHP_UFE_MISC_0_DAC_CTRL_RESET_FIFO_DEFAULT                0x00000000

/* UFE_MISC_0 :: DAC_CTRL :: ENABLE [00:00] */
#define BCHP_UFE_MISC_0_DAC_CTRL_ENABLE_MASK                       0x00000001
#define BCHP_UFE_MISC_0_DAC_CTRL_ENABLE_SHIFT                      0
#define BCHP_UFE_MISC_0_DAC_CTRL_ENABLE_DEFAULT                    0x00000000

/***************************************************************************
 *DAC_FCW - DAC frequency control word
 ***************************************************************************/
/* UFE_MISC_0 :: DAC_FCW :: FCW [31:00] */
#define BCHP_UFE_MISC_0_DAC_FCW_FCW_MASK                           0xffffffff
#define BCHP_UFE_MISC_0_DAC_FCW_FCW_SHIFT                          0
#define BCHP_UFE_MISC_0_DAC_FCW_FCW_DEFAULT                        0x00000000

/***************************************************************************
 *DAC_GAIN - DAC fixed gain
 ***************************************************************************/
/* UFE_MISC_0 :: DAC_GAIN :: reserved_for_eco0 [31:16] */
#define BCHP_UFE_MISC_0_DAC_GAIN_reserved_for_eco0_MASK            0xffff0000
#define BCHP_UFE_MISC_0_DAC_GAIN_reserved_for_eco0_SHIFT           16
#define BCHP_UFE_MISC_0_DAC_GAIN_reserved_for_eco0_DEFAULT         0x00000000

/* UFE_MISC_0 :: DAC_GAIN :: GAIN [15:00] */
#define BCHP_UFE_MISC_0_DAC_GAIN_GAIN_MASK                         0x0000ffff
#define BCHP_UFE_MISC_0_DAC_GAIN_GAIN_SHIFT                        0
#define BCHP_UFE_MISC_0_DAC_GAIN_GAIN_DEFAULT                      0x00001000

/***************************************************************************
 *DAC_FCW2 - DAC frequency control word for second tone
 ***************************************************************************/
/* UFE_MISC_0 :: DAC_FCW2 :: FCW [31:00] */
#define BCHP_UFE_MISC_0_DAC_FCW2_FCW_MASK                          0xffffffff
#define BCHP_UFE_MISC_0_DAC_FCW2_FCW_SHIFT                         0
#define BCHP_UFE_MISC_0_DAC_FCW2_FCW_DEFAULT                       0x00000000

/***************************************************************************
 *DAC_TONE_GAIN - DAC gain for the two tone test
 ***************************************************************************/
/* UFE_MISC_0 :: DAC_TONE_GAIN :: reserved_for_eco0 [31:29] */
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_reserved_for_eco0_MASK       0xe0000000
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_reserved_for_eco0_SHIFT      29
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_reserved_for_eco0_DEFAULT    0x00000000

/* UFE_MISC_0 :: DAC_TONE_GAIN :: GAIN1 [28:16] */
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_GAIN1_MASK                   0x1fff0000
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_GAIN1_SHIFT                  16
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_GAIN1_DEFAULT                0x00001000

/* UFE_MISC_0 :: DAC_TONE_GAIN :: reserved_for_eco1 [15:13] */
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_reserved_for_eco1_MASK       0x0000e000
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_reserved_for_eco1_SHIFT      13
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_reserved_for_eco1_DEFAULT    0x00000000

/* UFE_MISC_0 :: DAC_TONE_GAIN :: GAIN0 [12:00] */
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_GAIN0_MASK                   0x00001fff
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_GAIN0_SHIFT                  0
#define BCHP_UFE_MISC_0_DAC_TONE_GAIN_GAIN0_DEFAULT                0x00001000

/***************************************************************************
 *CTRL_SEL - DPM/CLIP/AAGC input source select
 ***************************************************************************/
/* UFE_MISC_0 :: CTRL_SEL :: reserved0 [31:11] */
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved0_MASK                    0xfffff800
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved0_SHIFT                   11

/* UFE_MISC_0 :: CTRL_SEL :: AAGC_DIN_SEL [10:08] */
#define BCHP_UFE_MISC_0_CTRL_SEL_AAGC_DIN_SEL_MASK                 0x00000700
#define BCHP_UFE_MISC_0_CTRL_SEL_AAGC_DIN_SEL_SHIFT                8
#define BCHP_UFE_MISC_0_CTRL_SEL_AAGC_DIN_SEL_DEFAULT              0x00000000

/* UFE_MISC_0 :: CTRL_SEL :: reserved1 [07:07] */
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved1_MASK                    0x00000080
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved1_SHIFT                   7

/* UFE_MISC_0 :: CTRL_SEL :: CLIP_DIN_SEL [06:04] */
#define BCHP_UFE_MISC_0_CTRL_SEL_CLIP_DIN_SEL_MASK                 0x00000070
#define BCHP_UFE_MISC_0_CTRL_SEL_CLIP_DIN_SEL_SHIFT                4
#define BCHP_UFE_MISC_0_CTRL_SEL_CLIP_DIN_SEL_DEFAULT              0x00000000

/* UFE_MISC_0 :: CTRL_SEL :: reserved_for_eco2 [03:03] */
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved_for_eco2_MASK            0x00000008
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved_for_eco2_SHIFT           3
#define BCHP_UFE_MISC_0_CTRL_SEL_reserved_for_eco2_DEFAULT         0x00000000

/* UFE_MISC_0 :: CTRL_SEL :: DPM_DIN_SEL [02:00] */
#define BCHP_UFE_MISC_0_CTRL_SEL_DPM_DIN_SEL_MASK                  0x00000007
#define BCHP_UFE_MISC_0_CTRL_SEL_DPM_DIN_SEL_SHIFT                 0
#define BCHP_UFE_MISC_0_CTRL_SEL_DPM_DIN_SEL_DEFAULT               0x00000000

/***************************************************************************
 *DPM - DPM register for control signals
 ***************************************************************************/
/* UFE_MISC_0 :: DPM :: DPMDC_FRZ [31:31] */
#define BCHP_UFE_MISC_0_DPM_DPMDC_FRZ_MASK                         0x80000000
#define BCHP_UFE_MISC_0_DPM_DPMDC_FRZ_SHIFT                        31
#define BCHP_UFE_MISC_0_DPM_DPMDC_FRZ_DEFAULT                      0x00000001

/* UFE_MISC_0 :: DPM :: reserved0 [30:30] */
#define BCHP_UFE_MISC_0_DPM_reserved0_MASK                         0x40000000
#define BCHP_UFE_MISC_0_DPM_reserved0_SHIFT                        30

/* UFE_MISC_0 :: DPM :: DPMDCBYP [29:29] */
#define BCHP_UFE_MISC_0_DPM_DPMDCBYP_MASK                          0x20000000
#define BCHP_UFE_MISC_0_DPM_DPMDCBYP_SHIFT                         29
#define BCHP_UFE_MISC_0_DPM_DPMDCBYP_DEFAULT                       0x00000001

/* UFE_MISC_0 :: DPM :: DPMCMULTBYP [28:28] */
#define BCHP_UFE_MISC_0_DPM_DPMCMULTBYP_MASK                       0x10000000
#define BCHP_UFE_MISC_0_DPM_DPMCMULTBYP_SHIFT                      28
#define BCHP_UFE_MISC_0_DPM_DPMCMULTBYP_DEFAULT                    0x00000000

/* UFE_MISC_0 :: DPM :: DPMFCW [27:04] */
#define BCHP_UFE_MISC_0_DPM_DPMFCW_MASK                            0x0ffffff0
#define BCHP_UFE_MISC_0_DPM_DPMFCW_SHIFT                           4
#define BCHP_UFE_MISC_0_DPM_DPMFCW_DEFAULT                         0x00000000

/* UFE_MISC_0 :: DPM :: DPMDCRST [03:03] */
#define BCHP_UFE_MISC_0_DPM_DPMDCRST_MASK                          0x00000008
#define BCHP_UFE_MISC_0_DPM_DPMDCRST_SHIFT                         3
#define BCHP_UFE_MISC_0_DPM_DPMDCRST_DEFAULT                       0x00000000

/* UFE_MISC_0 :: DPM :: DPMNOTCHBWC [02:00] */
#define BCHP_UFE_MISC_0_DPM_DPMNOTCHBWC_MASK                       0x00000007
#define BCHP_UFE_MISC_0_DPM_DPMNOTCHBWC_SHIFT                      0
#define BCHP_UFE_MISC_0_DPM_DPMNOTCHBWC_DEFAULT                    0x00000000

/***************************************************************************
 *DPM_DCI - DPM DC Canceller I Integrator Value
 ***************************************************************************/
/* UFE_MISC_0 :: DPM_DCI :: DCIVAL [31:00] */
#define BCHP_UFE_MISC_0_DPM_DCI_DCIVAL_MASK                        0xffffffff
#define BCHP_UFE_MISC_0_DPM_DCI_DCIVAL_SHIFT                       0
#define BCHP_UFE_MISC_0_DPM_DCI_DCIVAL_DEFAULT                     0x00000000

/***************************************************************************
 *DPM_DCQ - DPM DC Canceller Q Integrator Value
 ***************************************************************************/
/* UFE_MISC_0 :: DPM_DCQ :: DCQVAL [31:00] */
#define BCHP_UFE_MISC_0_DPM_DCQ_DCQVAL_MASK                        0xffffffff
#define BCHP_UFE_MISC_0_DPM_DCQ_DCQVAL_SHIFT                       0
#define BCHP_UFE_MISC_0_DPM_DCQ_DCQVAL_DEFAULT                     0x00000000

/***************************************************************************
 *DPMK2 - DPM Register for Control Signals
 ***************************************************************************/
/* UFE_MISC_0 :: DPMK2 :: reserved0 [31:04] */
#define BCHP_UFE_MISC_0_DPMK2_reserved0_MASK                       0xfffffff0
#define BCHP_UFE_MISC_0_DPMK2_reserved0_SHIFT                      4

/* UFE_MISC_0 :: DPMK2 :: DPMK2DCFRZ [03:03] */
#define BCHP_UFE_MISC_0_DPMK2_DPMK2DCFRZ_MASK                      0x00000008
#define BCHP_UFE_MISC_0_DPMK2_DPMK2DCFRZ_SHIFT                     3
#define BCHP_UFE_MISC_0_DPMK2_DPMK2DCFRZ_DEFAULT                   0x00000001

/* UFE_MISC_0 :: DPMK2 :: DPMK2DCRST [02:02] */
#define BCHP_UFE_MISC_0_DPMK2_DPMK2DCRST_MASK                      0x00000004
#define BCHP_UFE_MISC_0_DPMK2_DPMK2DCRST_SHIFT                     2
#define BCHP_UFE_MISC_0_DPMK2_DPMK2DCRST_DEFAULT                   0x00000000

/* UFE_MISC_0 :: DPMK2 :: DPMK2NOTCHBWC [01:00] */
#define BCHP_UFE_MISC_0_DPMK2_DPMK2NOTCHBWC_MASK                   0x00000003
#define BCHP_UFE_MISC_0_DPMK2_DPMK2NOTCHBWC_SHIFT                  0
#define BCHP_UFE_MISC_0_DPMK2_DPMK2NOTCHBWC_DEFAULT                0x00000000

/***************************************************************************
 *DPM_DCK2I - DPM DC Canceller I Integrator Value
 ***************************************************************************/
/* UFE_MISC_0 :: DPM_DCK2I :: DCIVAL [31:00] */
#define BCHP_UFE_MISC_0_DPM_DCK2I_DCIVAL_MASK                      0xffffffff
#define BCHP_UFE_MISC_0_DPM_DCK2I_DCIVAL_SHIFT                     0
#define BCHP_UFE_MISC_0_DPM_DCK2I_DCIVAL_DEFAULT                   0x00000000

/***************************************************************************
 *DPM_DCK2Q - DPM DC Canceller Q Integrator Value
 ***************************************************************************/
/* UFE_MISC_0 :: DPM_DCK2Q :: DCQVAL [31:00] */
#define BCHP_UFE_MISC_0_DPM_DCK2Q_DCQVAL_MASK                      0xffffffff
#define BCHP_UFE_MISC_0_DPM_DCK2Q_DCQVAL_SHIFT                     0
#define BCHP_UFE_MISC_0_DPM_DCK2Q_DCQVAL_DEFAULT                   0x00000000

/***************************************************************************
 *CLIP_CTRL - Clip Detector Control Register
 ***************************************************************************/
/* UFE_MISC_0 :: CLIP_CTRL :: reserved0 [31:02] */
#define BCHP_UFE_MISC_0_CLIP_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_UFE_MISC_0_CLIP_CTRL_reserved0_SHIFT                  2

/* UFE_MISC_0 :: CLIP_CTRL :: START_I [01:01] */
#define BCHP_UFE_MISC_0_CLIP_CTRL_START_I_MASK                     0x00000002
#define BCHP_UFE_MISC_0_CLIP_CTRL_START_I_SHIFT                    1
#define BCHP_UFE_MISC_0_CLIP_CTRL_START_I_DEFAULT                  0x00000000

/* UFE_MISC_0 :: CLIP_CTRL :: START_Q [00:00] */
#define BCHP_UFE_MISC_0_CLIP_CTRL_START_Q_MASK                     0x00000001
#define BCHP_UFE_MISC_0_CLIP_CTRL_START_Q_SHIFT                    0
#define BCHP_UFE_MISC_0_CLIP_CTRL_START_Q_DEFAULT                  0x00000000

/***************************************************************************
 *CLIP_THRI - Clip Detector Threshold Value for Channel I
 ***************************************************************************/
/* UFE_MISC_0 :: CLIP_THRI :: reserved0 [31:28] */
#define BCHP_UFE_MISC_0_CLIP_THRI_reserved0_MASK                   0xf0000000
#define BCHP_UFE_MISC_0_CLIP_THRI_reserved0_SHIFT                  28

/* UFE_MISC_0 :: CLIP_THRI :: NEG [27:16] */
#define BCHP_UFE_MISC_0_CLIP_THRI_NEG_MASK                         0x0fff0000
#define BCHP_UFE_MISC_0_CLIP_THRI_NEG_SHIFT                        16
#define BCHP_UFE_MISC_0_CLIP_THRI_NEG_DEFAULT                      0x00000000

/* UFE_MISC_0 :: CLIP_THRI :: reserved1 [15:12] */
#define BCHP_UFE_MISC_0_CLIP_THRI_reserved1_MASK                   0x0000f000
#define BCHP_UFE_MISC_0_CLIP_THRI_reserved1_SHIFT                  12

/* UFE_MISC_0 :: CLIP_THRI :: POS [11:00] */
#define BCHP_UFE_MISC_0_CLIP_THRI_POS_MASK                         0x00000fff
#define BCHP_UFE_MISC_0_CLIP_THRI_POS_SHIFT                        0
#define BCHP_UFE_MISC_0_CLIP_THRI_POS_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_THRQ - Clip Detector Threshold Value for Channel Q
 ***************************************************************************/
/* UFE_MISC_0 :: CLIP_THRQ :: reserved0 [31:28] */
#define BCHP_UFE_MISC_0_CLIP_THRQ_reserved0_MASK                   0xf0000000
#define BCHP_UFE_MISC_0_CLIP_THRQ_reserved0_SHIFT                  28

/* UFE_MISC_0 :: CLIP_THRQ :: NEG [27:16] */
#define BCHP_UFE_MISC_0_CLIP_THRQ_NEG_MASK                         0x0fff0000
#define BCHP_UFE_MISC_0_CLIP_THRQ_NEG_SHIFT                        16
#define BCHP_UFE_MISC_0_CLIP_THRQ_NEG_DEFAULT                      0x00000000

/* UFE_MISC_0 :: CLIP_THRQ :: reserved1 [15:12] */
#define BCHP_UFE_MISC_0_CLIP_THRQ_reserved1_MASK                   0x0000f000
#define BCHP_UFE_MISC_0_CLIP_THRQ_reserved1_SHIFT                  12

/* UFE_MISC_0 :: CLIP_THRQ :: POS [11:00] */
#define BCHP_UFE_MISC_0_CLIP_THRQ_POS_MASK                         0x00000fff
#define BCHP_UFE_MISC_0_CLIP_THRQ_POS_SHIFT                        0
#define BCHP_UFE_MISC_0_CLIP_THRQ_POS_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_CNTI - Clip Detector Counter Value for Channel I
 ***************************************************************************/
/* UFE_MISC_0 :: CLIP_CNTI :: reserved0 [31:24] */
#define BCHP_UFE_MISC_0_CLIP_CNTI_reserved0_MASK                   0xff000000
#define BCHP_UFE_MISC_0_CLIP_CNTI_reserved0_SHIFT                  24

/* UFE_MISC_0 :: CLIP_CNTI :: CNT [23:00] */
#define BCHP_UFE_MISC_0_CLIP_CNTI_CNT_MASK                         0x00ffffff
#define BCHP_UFE_MISC_0_CLIP_CNTI_CNT_SHIFT                        0
#define BCHP_UFE_MISC_0_CLIP_CNTI_CNT_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_CNTQ - Clip Detector Counter Value for Channel Q
 ***************************************************************************/
/* UFE_MISC_0 :: CLIP_CNTQ :: reserved0 [31:24] */
#define BCHP_UFE_MISC_0_CLIP_CNTQ_reserved0_MASK                   0xff000000
#define BCHP_UFE_MISC_0_CLIP_CNTQ_reserved0_SHIFT                  24

/* UFE_MISC_0 :: CLIP_CNTQ :: CNT [23:00] */
#define BCHP_UFE_MISC_0_CLIP_CNTQ_CNT_MASK                         0x00ffffff
#define BCHP_UFE_MISC_0_CLIP_CNTQ_CNT_SHIFT                        0
#define BCHP_UFE_MISC_0_CLIP_CNTQ_CNT_DEFAULT                      0x00000000

/***************************************************************************
 *AGC_CTRL - Analog AGC Control Register
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_CTRL :: TPOUT_SEL [31:29] */
#define BCHP_UFE_MISC_0_AGC_CTRL_TPOUT_SEL_MASK                    0xe0000000
#define BCHP_UFE_MISC_0_AGC_CTRL_TPOUT_SEL_SHIFT                   29
#define BCHP_UFE_MISC_0_AGC_CTRL_TPOUT_SEL_DEFAULT                 0x00000000

/* UFE_MISC_0 :: AGC_CTRL :: reserved0 [28:21] */
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved0_MASK                    0x1fe00000
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved0_SHIFT                   21

/* UFE_MISC_0 :: AGC_CTRL :: BW [20:16] */
#define BCHP_UFE_MISC_0_AGC_CTRL_BW_MASK                           0x001f0000
#define BCHP_UFE_MISC_0_AGC_CTRL_BW_SHIFT                          16
#define BCHP_UFE_MISC_0_AGC_CTRL_BW_DEFAULT                        0x00000000

/* UFE_MISC_0 :: AGC_CTRL :: reserved1 [15:11] */
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved1_MASK                    0x0000f800
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved1_SHIFT                   11

/* UFE_MISC_0 :: AGC_CTRL :: SEL_EN [10:10] */
#define BCHP_UFE_MISC_0_AGC_CTRL_SEL_EN_MASK                       0x00000400
#define BCHP_UFE_MISC_0_AGC_CTRL_SEL_EN_SHIFT                      10
#define BCHP_UFE_MISC_0_AGC_CTRL_SEL_EN_DEFAULT                    0x00000000

/* UFE_MISC_0 :: AGC_CTRL :: INV_MSB [09:09] */
#define BCHP_UFE_MISC_0_AGC_CTRL_INV_MSB_MASK                      0x00000200
#define BCHP_UFE_MISC_0_AGC_CTRL_INV_MSB_SHIFT                     9
#define BCHP_UFE_MISC_0_AGC_CTRL_INV_MSB_DEFAULT                   0x00000000

/* UFE_MISC_0 :: AGC_CTRL :: INV_THRC [08:08] */
#define BCHP_UFE_MISC_0_AGC_CTRL_INV_THRC_MASK                     0x00000100
#define BCHP_UFE_MISC_0_AGC_CTRL_INV_THRC_SHIFT                    8
#define BCHP_UFE_MISC_0_AGC_CTRL_INV_THRC_DEFAULT                  0x00000000

/* UFE_MISC_0 :: AGC_CTRL :: reserved2 [07:06] */
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved2_MASK                    0x000000c0
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved2_SHIFT                   6

/* UFE_MISC_0 :: AGC_CTRL :: AGCPOS [05:05] */
#define BCHP_UFE_MISC_0_AGC_CTRL_AGCPOS_MASK                       0x00000020
#define BCHP_UFE_MISC_0_AGC_CTRL_AGCPOS_SHIFT                      5
#define BCHP_UFE_MISC_0_AGC_CTRL_AGCPOS_DEFAULT                    0x00000001

/* UFE_MISC_0 :: AGC_CTRL :: OD [04:04] */
#define BCHP_UFE_MISC_0_AGC_CTRL_OD_MASK                           0x00000010
#define BCHP_UFE_MISC_0_AGC_CTRL_OD_SHIFT                          4
#define BCHP_UFE_MISC_0_AGC_CTRL_OD_DEFAULT                        0x00000000

/* UFE_MISC_0 :: AGC_CTRL :: reserved3 [03:02] */
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved3_MASK                    0x0000000c
#define BCHP_UFE_MISC_0_AGC_CTRL_reserved3_SHIFT                   2

/* UFE_MISC_0 :: AGC_CTRL :: FRZ [01:01] */
#define BCHP_UFE_MISC_0_AGC_CTRL_FRZ_MASK                          0x00000002
#define BCHP_UFE_MISC_0_AGC_CTRL_FRZ_SHIFT                         1
#define BCHP_UFE_MISC_0_AGC_CTRL_FRZ_DEFAULT                       0x00000001

/* UFE_MISC_0 :: AGC_CTRL :: RST [00:00] */
#define BCHP_UFE_MISC_0_AGC_CTRL_RST_MASK                          0x00000001
#define BCHP_UFE_MISC_0_AGC_CTRL_RST_SHIFT                         0
#define BCHP_UFE_MISC_0_AGC_CTRL_RST_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_THRES - Analog AGC Loop Threshold
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_THRES :: reserved0 [31:20] */
#define BCHP_UFE_MISC_0_AGC_THRES_reserved0_MASK                   0xfff00000
#define BCHP_UFE_MISC_0_AGC_THRES_reserved0_SHIFT                  20

/* UFE_MISC_0 :: AGC_THRES :: THRES [19:00] */
#define BCHP_UFE_MISC_0_AGC_THRES_THRES_MASK                       0x000fffff
#define BCHP_UFE_MISC_0_AGC_THRES_THRES_SHIFT                      0
#define BCHP_UFE_MISC_0_AGC_THRES_THRES_DEFAULT                    0x00000000

/***************************************************************************
 *AGC_DSFIX - Analog AGC Delta Sigma Fixed Control Word
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_DSFIX :: reserved0 [31:29] */
#define BCHP_UFE_MISC_0_AGC_DSFIX_reserved0_MASK                   0xe0000000
#define BCHP_UFE_MISC_0_AGC_DSFIX_reserved0_SHIFT                  29

/* UFE_MISC_0 :: AGC_DSFIX :: USE_FIX [28:28] */
#define BCHP_UFE_MISC_0_AGC_DSFIX_USE_FIX_MASK                     0x10000000
#define BCHP_UFE_MISC_0_AGC_DSFIX_USE_FIX_SHIFT                    28
#define BCHP_UFE_MISC_0_AGC_DSFIX_USE_FIX_DEFAULT                  0x00000000

/* UFE_MISC_0 :: AGC_DSFIX :: DELSIG [27:00] */
#define BCHP_UFE_MISC_0_AGC_DSFIX_DELSIG_MASK                      0x0fffffff
#define BCHP_UFE_MISC_0_AGC_DSFIX_DELSIG_SHIFT                     0
#define BCHP_UFE_MISC_0_AGC_DSFIX_DELSIG_DEFAULT                   0x00000000

/***************************************************************************
 *AGC_INT_UT - Analog AGC Integrator Upper Limit
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_INT_UT :: UPPER_THRES [31:00] */
#define BCHP_UFE_MISC_0_AGC_INT_UT_UPPER_THRES_MASK                0xffffffff
#define BCHP_UFE_MISC_0_AGC_INT_UT_UPPER_THRES_SHIFT               0
#define BCHP_UFE_MISC_0_AGC_INT_UT_UPPER_THRES_DEFAULT             0x7fffffff

/***************************************************************************
 *AGC_INT_LT - Analog AGC Integrator Lower Limit
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_INT_LT :: LOWER_THRES [31:00] */
#define BCHP_UFE_MISC_0_AGC_INT_LT_LOWER_THRES_MASK                0xffffffff
#define BCHP_UFE_MISC_0_AGC_INT_LT_LOWER_THRES_SHIFT               0
#define BCHP_UFE_MISC_0_AGC_INT_LT_LOWER_THRES_DEFAULT             0x80000000

/***************************************************************************
 *AGC_INT - Analog AGC Integrator
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_INT :: AGCIVAL [31:00] */
#define BCHP_UFE_MISC_0_AGC_INT_AGCIVAL_MASK                       0xffffffff
#define BCHP_UFE_MISC_0_AGC_INT_AGCIVAL_SHIFT                      0
#define BCHP_UFE_MISC_0_AGC_INT_AGCIVAL_DEFAULT                    0x00000000

/***************************************************************************
 *AGC_INT_DS - Analog AGC Delta Sigma Integrator
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_INT_DS :: reserved0 [31:28] */
#define BCHP_UFE_MISC_0_AGC_INT_DS_reserved0_MASK                  0xf0000000
#define BCHP_UFE_MISC_0_AGC_INT_DS_reserved0_SHIFT                 28

/* UFE_MISC_0 :: AGC_INT_DS :: AGCDSVAL [27:00] */
#define BCHP_UFE_MISC_0_AGC_INT_DS_AGCDSVAL_MASK                   0x0fffffff
#define BCHP_UFE_MISC_0_AGC_INT_DS_AGCDSVAL_SHIFT                  0
#define BCHP_UFE_MISC_0_AGC_INT_DS_AGCDSVAL_DEFAULT                0x00000000

/***************************************************************************
 *AGC_STS - Analog AGC Status Register
 ***************************************************************************/
/* UFE_MISC_0 :: AGC_STS :: reserved0 [31:02] */
#define BCHP_UFE_MISC_0_AGC_STS_reserved0_MASK                     0xfffffffc
#define BCHP_UFE_MISC_0_AGC_STS_reserved0_SHIFT                    2

/* UFE_MISC_0 :: AGC_STS :: SAT_UP1_LOW0 [01:01] */
#define BCHP_UFE_MISC_0_AGC_STS_SAT_UP1_LOW0_MASK                  0x00000002
#define BCHP_UFE_MISC_0_AGC_STS_SAT_UP1_LOW0_SHIFT                 1
#define BCHP_UFE_MISC_0_AGC_STS_SAT_UP1_LOW0_DEFAULT               0x00000000

/* UFE_MISC_0 :: AGC_STS :: SATD [00:00] */
#define BCHP_UFE_MISC_0_AGC_STS_SATD_MASK                          0x00000001
#define BCHP_UFE_MISC_0_AGC_STS_SATD_SHIFT                         0
#define BCHP_UFE_MISC_0_AGC_STS_SATD_DEFAULT                       0x00000000

/***************************************************************************
 *CRC_EN - CRC enable register
 ***************************************************************************/
/* UFE_MISC_0 :: CRC_EN :: ENABLE [31:31] */
#define BCHP_UFE_MISC_0_CRC_EN_ENABLE_MASK                         0x80000000
#define BCHP_UFE_MISC_0_CRC_EN_ENABLE_SHIFT                        31
#define BCHP_UFE_MISC_0_CRC_EN_ENABLE_DEFAULT                      0x00000000

/* UFE_MISC_0 :: CRC_EN :: COUNT [30:00] */
#define BCHP_UFE_MISC_0_CRC_EN_COUNT_MASK                          0x7fffffff
#define BCHP_UFE_MISC_0_CRC_EN_COUNT_SHIFT                         0
#define BCHP_UFE_MISC_0_CRC_EN_COUNT_DEFAULT                       0x00000000

/***************************************************************************
 *CRC - CRC signature analyzer register
 ***************************************************************************/
/* UFE_MISC_0 :: CRC :: VALUE [31:00] */
#define BCHP_UFE_MISC_0_CRC_VALUE_MASK                             0xffffffff
#define BCHP_UFE_MISC_0_CRC_VALUE_SHIFT                            0
#define BCHP_UFE_MISC_0_CRC_VALUE_DEFAULT                          0xaa3355cc

/***************************************************************************
 *TP - Master TP control
 ***************************************************************************/
/* UFE_MISC_0 :: TP :: TPOUT_EN [31:31] */
#define BCHP_UFE_MISC_0_TP_TPOUT_EN_MASK                           0x80000000
#define BCHP_UFE_MISC_0_TP_TPOUT_EN_SHIFT                          31
#define BCHP_UFE_MISC_0_TP_TPOUT_EN_DEFAULT                        0x00000000

/* UFE_MISC_0 :: TP :: TPOUT_SEL [30:26] */
#define BCHP_UFE_MISC_0_TP_TPOUT_SEL_MASK                          0x7c000000
#define BCHP_UFE_MISC_0_TP_TPOUT_SEL_SHIFT                         26
#define BCHP_UFE_MISC_0_TP_TPOUT_SEL_DEFAULT                       0x00000000

/* UFE_MISC_0 :: TP :: TPOUT_DC [25:23] */
#define BCHP_UFE_MISC_0_TP_TPOUT_DC_MASK                           0x03800000
#define BCHP_UFE_MISC_0_TP_TPOUT_DC_SHIFT                          23
#define BCHP_UFE_MISC_0_TP_TPOUT_DC_DEFAULT                        0x00000000

/* UFE_MISC_0 :: TP :: TPOUT_DC_SEL [22:20] */
#define BCHP_UFE_MISC_0_TP_TPOUT_DC_SEL_MASK                       0x00700000
#define BCHP_UFE_MISC_0_TP_TPOUT_DC_SEL_SHIFT                      20
#define BCHP_UFE_MISC_0_TP_TPOUT_DC_SEL_DEFAULT                    0x00000000

/* UFE_MISC_0 :: TP :: TPOUT_DIV [19:15] */
#define BCHP_UFE_MISC_0_TP_TPOUT_DIV_MASK                          0x000f8000
#define BCHP_UFE_MISC_0_TP_TPOUT_DIV_SHIFT                         15
#define BCHP_UFE_MISC_0_TP_TPOUT_DIV_DEFAULT                       0x00000000

/* UFE_MISC_0 :: TP :: reserved0 [14:12] */
#define BCHP_UFE_MISC_0_TP_reserved0_MASK                          0x00007000
#define BCHP_UFE_MISC_0_TP_reserved0_SHIFT                         12

/* UFE_MISC_0 :: TP :: WBADC_AI_SEL [11:11] */
#define BCHP_UFE_MISC_0_TP_WBADC_AI_SEL_MASK                       0x00000800
#define BCHP_UFE_MISC_0_TP_WBADC_AI_SEL_SHIFT                      11
#define BCHP_UFE_MISC_0_TP_WBADC_AI_SEL_DEFAULT                    0x00000000

/* UFE_MISC_0 :: TP :: DS_PHASE_FIX [10:10] */
#define BCHP_UFE_MISC_0_TP_DS_PHASE_FIX_MASK                       0x00000400
#define BCHP_UFE_MISC_0_TP_DS_PHASE_FIX_SHIFT                      10
#define BCHP_UFE_MISC_0_TP_DS_PHASE_FIX_DEFAULT                    0x00000000

/* UFE_MISC_0 :: TP :: DS_PHASE_VAL [09:08] */
#define BCHP_UFE_MISC_0_TP_DS_PHASE_VAL_MASK                       0x00000300
#define BCHP_UFE_MISC_0_TP_DS_PHASE_VAL_SHIFT                      8
#define BCHP_UFE_MISC_0_TP_DS_PHASE_VAL_DEFAULT                    0x00000000

/* UFE_MISC_0 :: TP :: DS_MATCH_EN [07:07] */
#define BCHP_UFE_MISC_0_TP_DS_MATCH_EN_MASK                        0x00000080
#define BCHP_UFE_MISC_0_TP_DS_MATCH_EN_SHIFT                       7
#define BCHP_UFE_MISC_0_TP_DS_MATCH_EN_DEFAULT                     0x00000000

/* UFE_MISC_0 :: TP :: DS_MATCH_RST [06:06] */
#define BCHP_UFE_MISC_0_TP_DS_MATCH_RST_MASK                       0x00000040
#define BCHP_UFE_MISC_0_TP_DS_MATCH_RST_SHIFT                      6
#define BCHP_UFE_MISC_0_TP_DS_MATCH_RST_DEFAULT                    0x00000000

/* UFE_MISC_0 :: TP :: DC_MATCH_EN [05:05] */
#define BCHP_UFE_MISC_0_TP_DC_MATCH_EN_MASK                        0x00000020
#define BCHP_UFE_MISC_0_TP_DC_MATCH_EN_SHIFT                       5
#define BCHP_UFE_MISC_0_TP_DC_MATCH_EN_DEFAULT                     0x00000000

/* UFE_MISC_0 :: TP :: DC_MATCH_RST [04:04] */
#define BCHP_UFE_MISC_0_TP_DC_MATCH_RST_MASK                       0x00000010
#define BCHP_UFE_MISC_0_TP_DC_MATCH_RST_SHIFT                      4
#define BCHP_UFE_MISC_0_TP_DC_MATCH_RST_DEFAULT                    0x00000000

/* UFE_MISC_0 :: TP :: MISO_DIS [03:03] */
#define BCHP_UFE_MISC_0_TP_MISO_DIS_MASK                           0x00000008
#define BCHP_UFE_MISC_0_TP_MISO_DIS_SHIFT                          3
#define BCHP_UFE_MISC_0_TP_MISO_DIS_DEFAULT                        0x00000000

/* UFE_MISC_0 :: TP :: CLK_DIS [02:02] */
#define BCHP_UFE_MISC_0_TP_CLK_DIS_MASK                            0x00000004
#define BCHP_UFE_MISC_0_TP_CLK_DIS_SHIFT                           2
#define BCHP_UFE_MISC_0_TP_CLK_DIS_DEFAULT                         0x00000000

/* UFE_MISC_0 :: TP :: TEST_ALIGN [01:01] */
#define BCHP_UFE_MISC_0_TP_TEST_ALIGN_MASK                         0x00000002
#define BCHP_UFE_MISC_0_TP_TEST_ALIGN_SHIFT                        1
#define BCHP_UFE_MISC_0_TP_TEST_ALIGN_DEFAULT                      0x00000000

/* UFE_MISC_0 :: TP :: LFSR_EN [00:00] */
#define BCHP_UFE_MISC_0_TP_LFSR_EN_MASK                            0x00000001
#define BCHP_UFE_MISC_0_TP_LFSR_EN_SHIFT                           0
#define BCHP_UFE_MISC_0_TP_LFSR_EN_DEFAULT                         0x00000000

/***************************************************************************
 *TP2 - Master TP control2
 ***************************************************************************/
/* UFE_MISC_0 :: TP2 :: reserved0 [31:13] */
#define BCHP_UFE_MISC_0_TP2_reserved0_MASK                         0xffffe000
#define BCHP_UFE_MISC_0_TP2_reserved0_SHIFT                        13

/* UFE_MISC_0 :: TP2 :: reserved_for_eco1 [12:09] */
#define BCHP_UFE_MISC_0_TP2_reserved_for_eco1_MASK                 0x00001e00
#define BCHP_UFE_MISC_0_TP2_reserved_for_eco1_SHIFT                9
#define BCHP_UFE_MISC_0_TP2_reserved_for_eco1_DEFAULT              0x00000000

/* UFE_MISC_0 :: TP2 :: UFE_IFC_TEST_EN [08:08] */
#define BCHP_UFE_MISC_0_TP2_UFE_IFC_TEST_EN_MASK                   0x00000100
#define BCHP_UFE_MISC_0_TP2_UFE_IFC_TEST_EN_SHIFT                  8
#define BCHP_UFE_MISC_0_TP2_UFE_IFC_TEST_EN_DEFAULT                0x00000000

/* UFE_MISC_0 :: TP2 :: reserved2 [07:06] */
#define BCHP_UFE_MISC_0_TP2_reserved2_MASK                         0x000000c0
#define BCHP_UFE_MISC_0_TP2_reserved2_SHIFT                        6

/* UFE_MISC_0 :: TP2 :: CMP_MODE [05:04] */
#define BCHP_UFE_MISC_0_TP2_CMP_MODE_MASK                          0x00000030
#define BCHP_UFE_MISC_0_TP2_CMP_MODE_SHIFT                         4
#define BCHP_UFE_MISC_0_TP2_CMP_MODE_DEFAULT                       0x00000000

/* UFE_MISC_0 :: TP2 :: reserved3 [03:03] */
#define BCHP_UFE_MISC_0_TP2_reserved3_MASK                         0x00000008
#define BCHP_UFE_MISC_0_TP2_reserved3_SHIFT                        3

/* UFE_MISC_0 :: TP2 :: CMP_SEL [02:00] */
#define BCHP_UFE_MISC_0_TP2_CMP_SEL_MASK                           0x00000007
#define BCHP_UFE_MISC_0_TP2_CMP_SEL_SHIFT                          0
#define BCHP_UFE_MISC_0_TP2_CMP_SEL_DEFAULT                        0x00000000

/***************************************************************************
 *TP_THRES - Threshold levels for testport output comparator
 ***************************************************************************/
/* UFE_MISC_0 :: TP_THRES :: UPPER [31:16] */
#define BCHP_UFE_MISC_0_TP_THRES_UPPER_MASK                        0xffff0000
#define BCHP_UFE_MISC_0_TP_THRES_UPPER_SHIFT                       16
#define BCHP_UFE_MISC_0_TP_THRES_UPPER_DEFAULT                     0x00007fff

/* UFE_MISC_0 :: TP_THRES :: LOWER [15:00] */
#define BCHP_UFE_MISC_0_TP_THRES_LOWER_MASK                        0x0000ffff
#define BCHP_UFE_MISC_0_TP_THRES_LOWER_SHIFT                       0
#define BCHP_UFE_MISC_0_TP_THRES_LOWER_DEFAULT                     0x00008000

/***************************************************************************
 *TP_PWR - Avgerage power selected testport output (only for 540 MHz signals)
 ***************************************************************************/
/* UFE_MISC_0 :: TP_PWR :: reserved0 [31:16] */
#define BCHP_UFE_MISC_0_TP_PWR_reserved0_MASK                      0xffff0000
#define BCHP_UFE_MISC_0_TP_PWR_reserved0_SHIFT                     16

/* UFE_MISC_0 :: TP_PWR :: PWR [15:00] */
#define BCHP_UFE_MISC_0_TP_PWR_PWR_MASK                            0x0000ffff
#define BCHP_UFE_MISC_0_TP_PWR_PWR_SHIFT                           0
#define BCHP_UFE_MISC_0_TP_PWR_PWR_DEFAULT                         0x00000000

/***************************************************************************
 *DS_VID_CTRL - VID control register for driving DS_core in fast channel scan mode
 ***************************************************************************/
/* UFE_MISC_0 :: DS_VID_CTRL :: ReadMEfirst [31:30] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_ReadMEfirst_MASK               0xc0000000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_ReadMEfirst_SHIFT              30
#define BCHP_UFE_MISC_0_DS_VID_CTRL_ReadMEfirst_DEFAULT            0x00000000

/* UFE_MISC_0 :: DS_VID_CTRL :: reserved0 [29:28] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved0_MASK                 0x30000000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved0_SHIFT                28

/* UFE_MISC_0 :: DS_VID_CTRL :: reserved_for_eco1 [27:22] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved_for_eco1_MASK         0x0fc00000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved_for_eco1_SHIFT        22
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved_for_eco1_DEFAULT      0x00000000

/* UFE_MISC_0 :: DS_VID_CTRL :: reserved2 [21:21] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved2_MASK                 0x00200000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved2_SHIFT                21

/* UFE_MISC_0 :: DS_VID_CTRL :: VID_QUANT [20:18] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_VID_QUANT_MASK                 0x001c0000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_VID_QUANT_SHIFT                18
#define BCHP_UFE_MISC_0_DS_VID_CTRL_VID_QUANT_DEFAULT              0x00000006

/* UFE_MISC_0 :: DS_VID_CTRL :: BYP_HBU [17:17] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_BYP_HBU_MASK                   0x00020000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_BYP_HBU_SHIFT                  17
#define BCHP_UFE_MISC_0_DS_VID_CTRL_BYP_HBU_DEFAULT                0x00000000

/* UFE_MISC_0 :: DS_VID_CTRL :: BYP_VID [16:16] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_BYP_VID_MASK                   0x00010000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_BYP_VID_SHIFT                  16
#define BCHP_UFE_MISC_0_DS_VID_CTRL_BYP_VID_DEFAULT                0x00000000

/* UFE_MISC_0 :: DS_VID_CTRL :: reserved_for_eco3 [15:15] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved_for_eco3_MASK         0x00008000
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved_for_eco3_SHIFT        15
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved_for_eco3_DEFAULT      0x00000000

/* UFE_MISC_0 :: DS_VID_CTRL :: reserved4 [14:10] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved4_MASK                 0x00007c00
#define BCHP_UFE_MISC_0_DS_VID_CTRL_reserved4_SHIFT                10

/* UFE_MISC_0 :: DS_VID_CTRL :: VID_DIV [09:00] */
#define BCHP_UFE_MISC_0_DS_VID_CTRL_VID_DIV_MASK                   0x000003ff
#define BCHP_UFE_MISC_0_DS_VID_CTRL_VID_DIV_SHIFT                  0
#define BCHP_UFE_MISC_0_DS_VID_CTRL_VID_DIV_DEFAULT                0x00000008

#endif /* #ifndef BCHP_UFE_MISC_0_H__ */

/* End of File */
