module mux_4to1 (
    input i0,i1,i2,i3,s0,s1, output reg out
);

    assign out = (i0&~s1&~s0) | (i1&~s1&s0) | (i2&s1&~s0) | (i3&s1&s0);
    
endmodule