

================================================================
== Vivado HLS Report for 'FC_1u_500u_10u_s'
================================================================
* Date:           Sat Aug  1 10:34:23 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1    |  5011|  5011|        13|          1|          1|  5000|    yes   |
        |- Loop 2    |     ?|     ?|         ?|          -|          -|     ?|    no    |
        | + L1       |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |  ++ L1.1   |   500|   500|         2|          1|          1|   500|    yes   |
        |  ++ L2_L3  |     ?|     ?|         7|          1|          1|     ?|    yes   |
        |- Loop 3    |     ?|     ?|         2|          1|          1|     ?|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|     20|       0|   1325|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     239|    160|
|Memory           |       10|      -|     160|     70|
|Multiplexer      |        -|      -|       -|    985|
|Register         |        0|      -|    1760|    192|
+-----------------+---------+-------+--------+-------+
|Total            |       10|     29|    2159|   2732|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     13|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |lenet_urem_9ns_7nc5D_U75  |lenet_urem_9ns_7nc5D  |        0|      0|  239|  160|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  239|  160|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |lenet_mac_muladd_bRq_U77  |lenet_mac_muladd_bRq  | i0 + i1 * i2 |
    |lenet_mac_muladd_bRq_U78  |lenet_mac_muladd_bRq  | i0 + i1 * i2 |
    |lenet_mac_muladd_bRq_U79  |lenet_mac_muladd_bRq  | i0 + i1 * i2 |
    |lenet_mac_muladd_bRq_U81  |lenet_mac_muladd_bRq  | i0 + i1 * i2 |
    |lenet_mac_muladd_bSr_U80  |lenet_mac_muladd_bSr  | i0 + i1 * i2 |
    |lenet_mac_muladd_bSr_U82  |lenet_mac_muladd_bSr  | i0 + i1 * i2 |
    |lenet_mac_muladd_c6D_U76  |lenet_mac_muladd_c6D  | i0 + i1 * i2 |
    |lenet_mul_mul_11nbUr_U84  |lenet_mul_mul_11nbUr  |    i0 * i1   |
    |lenet_mul_mul_9nsbTr_U83  |lenet_mul_mul_9nsbTr  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |A_V_0_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_196_U   |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_297_U   |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_398_U   |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_4_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_5_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_6_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_7_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_8_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |A_V_9_U     |FC_1u_500u_10u_s_cLz  |        0|  16|   7|    50|    8|     1|          400|
    |B_V_0_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_199_U   |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_2100_U  |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_3101_U  |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_4_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_5_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_6_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_7_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_8_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    |B_V_9_U     |FC_1u_500u_10u_s_cMA  |        1|   0|   0|   500|    8|     1|         4000|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |       10| 160|  70|  5500|  160|    20|        44000|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |A_COL_ITER_fu_1171_p2               |     *    |      3|  0|  20|          32|          32|
    |KER_bound_fu_1141_p2                |     *    |      3|  0|  20|          32|          32|
    |bound4_fu_1121_p2                   |     *    |      2|  0|  20|          32|           6|
    |ret_V_3_fu_1426_p2                  |     *    |      0|  0|  41|           8|           8|
    |ret_V_5_fu_1451_p2                  |     *    |      0|  0|  41|           8|           8|
    |ret_V_8_fu_1463_p2                  |     *    |      0|  0|  41|           8|           8|
    |ret_V_fu_1414_p2                    |     *    |      0|  0|  41|           8|           8|
    |tmp10_fu_1109_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp11_fu_1113_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp1_fu_1132_p2                     |     *    |      3|  0|  20|          32|          32|
    |tmp_111_fu_1630_p2                  |     *    |      3|  0|  20|          32|          32|
    |tmp_112_fu_1755_p2                  |     *    |      0|  0|  26|           4|           6|
    |i_10_fu_1150_p2                     |     +    |      0|  0|  39|          32|           1|
    |i_9_fu_1661_p2                      |     +    |      0|  0|  13|           4|           1|
    |ib_4_fu_1348_p2                     |     +    |      0|  0|  39|           1|          32|
    |ic_3_fu_1380_p2                     |     +    |      0|  0|  15|           1|           6|
    |indvar_flatten_next7_fu_1342_p2     |     +    |      0|  0|  45|          38|           1|
    |indvar_flatten_next_fu_1655_p2      |     +    |      0|  0|  17|          13|           1|
    |iter_4_fu_1191_p2                   |     +    |      0|  0|  38|          31|           1|
    |j_10_fu_1203_p2                     |     +    |      0|  0|  15|           9|           1|
    |j_9_fu_1722_p2                      |     +    |      0|  0|  15|           9|           1|
    |next_mul2_fu_1229_p2                |     +    |      0|  0|  26|          19|          10|
    |next_mul_fu_1223_p2                 |     +    |      0|  0|  26|          19|          10|
    |next_urem2_fu_1297_p2               |     +    |      0|  0|  15|           9|           1|
    |next_urem_fu_1317_p2                |     +    |      0|  0|  15|           9|           1|
    |num_imag_4_fu_1161_p2               |     +    |      0|  0|  39|          32|           1|
    |sum_V_9_fu_1558_p2                  |     +    |      0|  0|  31|          24|          24|
    |tmp2_fu_1516_p2                     |     +    |      0|  0|  25|          18|          18|
    |tmp6_fu_1532_p2                     |     +    |      0|  0|  25|          18|          18|
    |tmp_100_fu_1542_p2                  |     +    |      0|  0|  26|          19|          19|
    |tmp_117_fu_1809_p2                  |     +    |      0|  0|  14|          10|          10|
    |tmp_118_fu_1768_p2                  |     +    |      0|  0|  14|          10|          10|
    |p_neg_fu_1564_p2                    |     -    |      0|  0|  31|           1|          24|
    |p_neg_t_fu_1594_p2                  |     -    |      0|  0|  33|           1|          26|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp2_stage0_iter6   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1132                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1152                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1217                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1243                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_362                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_1716_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond10_fu_1354_p2               |   icmp   |      0|  0|  11|           6|           5|
    |exitcond5_fu_1156_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten8_fu_1337_p2        |   icmp   |      0|  0|  21|          38|          38|
    |exitcond_flatten_fu_1649_p2         |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_fu_1145_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ifzero_fu_1401_p2                   |   icmp   |      0|  0|  11|           6|           5|
    |tmp_113_fu_1104_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_114_fu_1644_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_115_fu_1667_p2                  |   icmp   |      0|  0|  13|           9|           5|
    |tmp_116_fu_1711_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_119_fu_1186_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_120_fu_1197_p2                  |   icmp   |      0|  0|  13|           9|           5|
    |tmp_121_fu_1217_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_122_mid1_fu_1694_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_134_fu_1303_p2                  |   icmp   |      0|  0|  13|           9|           6|
    |tmp_135_fu_1323_p2                  |   icmp   |      0|  0|  13|           9|           6|
    |tmp_s_fu_1091_p2                    |   icmp   |      0|  0|  18|          32|           3|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state39_pp3_stage0_iter12  |    or    |      0|  0|   2|           1|           1|
    |ic_mid2_fu_1360_p3                  |  select  |      0|  0|   6|           1|           1|
    |idx_urem2_fu_1309_p3                |  select  |      0|  0|   9|           1|           9|
    |idx_urem_fu_1329_p3                 |  select  |      0|  0|   9|           1|           9|
    |j_mid2_fu_1673_p3                   |  select  |      0|  0|   9|           1|           1|
    |output_data_fu_1617_p3              |  select  |      0|  0|  26|           1|          26|
    |p_1_mid2_fu_1548_p3                 |  select  |      0|  0|  24|           1|           1|
    |tmp_121_mid2_v_fu_1686_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_122_mid2_fu_1699_p3             |  select  |      0|  0|   2|           1|           1|
    |tmp_128_mid2_v_fu_1368_p3           |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     20|  0|1325|        1011|         876|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_V_0_address1                 |  15|          3|    6|         18|
    |A_V_0_d1                       |  15|          3|    8|         24|
    |A_V_196_address1               |  15|          3|    6|         18|
    |A_V_196_d1                     |  15|          3|    8|         24|
    |A_V_297_address1               |  15|          3|    6|         18|
    |A_V_297_d1                     |  15|          3|    8|         24|
    |A_V_398_address1               |  15|          3|    6|         18|
    |A_V_398_d1                     |  15|          3|    8|         24|
    |A_V_4_address1                 |  15|          3|    6|         18|
    |A_V_4_d1                       |  15|          3|    8|         24|
    |A_V_5_address1                 |  15|          3|    6|         18|
    |A_V_5_d1                       |  15|          3|    8|         24|
    |A_V_6_address1                 |  15|          3|    6|         18|
    |A_V_6_d1                       |  15|          3|    8|         24|
    |A_V_7_address1                 |  15|          3|    6|         18|
    |A_V_7_d1                       |  15|          3|    8|         24|
    |A_V_8_address1                 |  15|          3|    6|         18|
    |A_V_8_d1                       |  15|          3|    8|         24|
    |A_V_9_address1                 |  15|          3|    6|         18|
    |A_V_9_d1                       |  15|          3|    8|         24|
    |B_V_0_address1                 |  15|          3|    9|         27|
    |B_V_0_d1                       |  15|          3|    8|         24|
    |B_V_199_address1               |  15|          3|    9|         27|
    |B_V_199_d1                     |  15|          3|    8|         24|
    |B_V_2100_address1              |  15|          3|    9|         27|
    |B_V_2100_d1                    |  15|          3|    8|         24|
    |B_V_3101_address1              |  15|          3|    9|         27|
    |B_V_3101_d1                    |  15|          3|    8|         24|
    |B_V_4_address1                 |  15|          3|    9|         27|
    |B_V_4_d1                       |  15|          3|    8|         24|
    |B_V_5_address1                 |  15|          3|    9|         27|
    |B_V_5_d1                       |  15|          3|    8|         24|
    |B_V_6_address1                 |  15|          3|    9|         27|
    |B_V_6_d1                       |  15|          3|    8|         24|
    |B_V_7_address1                 |  15|          3|    9|         27|
    |B_V_7_d1                       |  15|          3|    8|         24|
    |B_V_8_address1                 |  15|          3|    9|         27|
    |B_V_8_d1                       |  15|          3|    8|         24|
    |B_V_9_address1                 |  15|          3|    9|         27|
    |B_V_9_d1                       |  15|          3|    8|         24|
    |ap_NS_fsm                      |  97|         20|    1|         20|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter6        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter12       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_1068_p4    |   9|          2|    4|          8|
    |ap_phi_mux_ib_phi_fu_1023_p4   |   9|          2|   32|         64|
    |ap_phi_mux_ic_phi_fu_1046_p4   |   9|          2|    6|         12|
    |ap_phi_mux_p_1_phi_fu_1034_p4  |   9|          2|   24|         48|
    |i3_reg_918                     |   9|          2|   32|         64|
    |i_reg_1064                     |   9|          2|    4|          8|
    |ib_reg_1019                    |   9|          2|   32|         64|
    |ic_reg_1042                    |   9|          2|    6|         12|
    |in_stream_a_V_V_blk_n          |   9|          2|    1|          2|
    |indvar_flatten6_reg_1008       |   9|          2|   38|         76|
    |indvar_flatten_reg_1053        |   9|          2|   13|         26|
    |iter_reg_940                   |   9|          2|   31|         62|
    |j2_reg_951                     |   9|          2|    9|         18|
    |j_reg_1075                     |   9|          2|    9|         18|
    |num_imag_reg_929               |   9|          2|   32|         64|
    |out_stream_V_V_blk_n           |   9|          2|    1|          2|
    |out_stream_V_V_din             |  15|          3|   32|         96|
    |p_1_reg_1030                   |   9|          2|   24|         48|
    |phi_mul2_reg_973               |   9|          2|   19|         38|
    |phi_mul_reg_962                |   9|          2|   19|         38|
    |phi_urem2_reg_996              |   9|          2|    9|         18|
    |phi_urem_reg_984               |   9|          2|    9|         18|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 985|        203|  705|       1772|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |A_COL_ITER_reg_1994         |  32|   0|   32|          0|
    |A_ROW_3                     |  32|   0|   32|          0|
    |A_V_196_load_reg_2246       |   8|   0|    8|          0|
    |A_V_297_load_reg_2256       |   8|   0|    8|          0|
    |A_V_398_load_reg_2211       |   8|   0|    8|          0|
    |A_V_6_load_reg_2271         |   8|   0|    8|          0|
    |A_V_7_load_reg_2281         |   8|   0|    8|          0|
    |A_V_8_load_reg_2226         |   8|   0|    8|          0|
    |B_COL_3                     |  32|   0|   32|          0|
    |B_ROW_3                     |  32|   0|   32|          0|
    |B_ROW_3_load_reg_1943       |  32|   0|   32|          0|
    |B_V_199_load_reg_2251       |   8|   0|    8|          0|
    |B_V_2100_load_reg_2261      |   8|   0|    8|          0|
    |B_V_3101_load_reg_2216      |   8|   0|    8|          0|
    |B_V_4_load_reg_2221         |   8|   0|    8|          0|
    |B_V_6_load_reg_2276         |   8|   0|    8|          0|
    |B_V_7_load_reg_2286         |   8|   0|    8|          0|
    |B_V_8_load_reg_2231         |   8|   0|    8|          0|
    |B_V_9_load_reg_2236         |   8|   0|    8|          0|
    |KER_bound_reg_1972          |  32|   0|   32|          0|
    |OFMDim_current_3            |  32|   0|   32|          0|
    |ap_CS_fsm                   |  19|   0|   19|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9     |   1|   0|    1|          0|
    |bound4_reg_1962             |  37|   0|   38|          1|
    |exitcond10_reg_2058         |   1|   0|    1|          0|
    |exitcond_flatten8_reg_2049  |   1|   0|    1|          0|
    |exitcond_flatten_reg_2323   |   1|   0|    1|          0|
    |exitcond_reg_1977           |   1|   0|    1|          0|
    |i3_reg_918                  |  32|   0|   32|          0|
    |i_reg_1064                  |   4|   0|    4|          0|
    |ib_reg_1019                 |  32|   0|   32|          0|
    |ic3_reg_2085                |   6|   0|   64|         58|
    |ic_3_reg_2079               |   6|   0|    6|          0|
    |ic_mid2_reg_2063            |   6|   0|    6|          0|
    |ic_reg_1042                 |   6|   0|    6|          0|
    |ifzero_reg_2137             |   1|   0|    1|          0|
    |indvar_flatten6_reg_1008    |  38|   0|   38|          0|
    |indvar_flatten_reg_1053     |  13|   0|   13|          0|
    |iter_4_reg_2003             |  31|   0|   31|          0|
    |iter_reg_940                |  31|   0|   31|          0|
    |j2_reg_951                  |   9|   0|    9|          0|
    |j_mid2_reg_2332             |   9|   0|    9|          0|
    |j_reg_1075                  |   9|   0|    9|          0|
    |num_imag_4_reg_1989         |  32|   0|   32|          0|
    |num_imag_reg_929            |  32|   0|   32|          0|
    |or_cond_reg_2345            |   1|   0|    1|          0|
    |p_1_reg_1030                |  24|   0|   24|          0|
    |phi_mul2_reg_973            |  19|   0|   19|          0|
    |phi_mul_reg_962             |  19|   0|   19|          0|
    |phi_urem2_reg_996           |   9|   0|    9|          0|
    |phi_urem_reg_984            |   9|   0|    9|          0|
    |ret_V_5_reg_2266            |  16|   0|   16|          0|
    |ret_V_reg_2241              |  16|   0|   16|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |sum_V_9_reg_2306            |  24|   0|   24|          0|
    |tmp10_reg_1952              |  32|   0|   32|          0|
    |tmp11_reg_1957              |  32|   0|   32|          0|
    |tmp1_reg_1967               |  32|   0|   32|          0|
    |tmp5_reg_2291               |  17|   0|   17|          0|
    |tmp9_reg_2296               |  17|   0|   17|          0|
    |tmp_100_reg_2301            |  19|   0|   19|          0|
    |tmp_111_reg_2318            |  32|   0|   32|          0|
    |tmp_120_reg_2008            |   1|   0|    1|          0|
    |tmp_121_mid2_v_reg_2339     |   4|   0|    4|          0|
    |tmp_121_reg_2017            |   1|   0|    1|          0|
    |tmp_124_cast_reg_2107       |  64|   0|   64|          0|
    |tmp_127_reg_2359            |   5|   0|    5|          0|
    |tmp_128_mid2_v_reg_2069     |  32|   0|   32|          0|
    |tmp_128_reg_2354            |   5|   0|    5|          0|
    |tmp_130_reg_2035            |   4|   0|    4|          0|
    |tmp_131_reg_2031            |   4|   0|    4|          0|
    |tmp_132_reg_2074            |  10|   0|   10|          0|
    |tmp_95_reg_2313             |  17|   0|   17|          0|
    |tmp_V_180_reg_1907          |  32|   0|   32|          0|
    |tmp_V_182_reg_1912          |  32|   0|   32|          0|
    |tmp_V_184_reg_1920          |  32|   0|   32|          0|
    |tmp_V_188_reg_1926          |  32|   0|   32|          0|
    |tmp_V_190_reg_1934          |  32|   0|   32|          0|
    |tmp_V_reg_1901              |  32|   0|   32|          0|
    |exitcond10_reg_2058         |  64|  32|    1|          0|
    |exitcond_flatten8_reg_2049  |  64|  32|    1|          0|
    |ifzero_reg_2137             |  64|  32|    1|          0|
    |j_mid2_reg_2332             |  64|  32|    9|          0|
    |or_cond_reg_2345            |  64|  32|    1|          0|
    |tmp_121_mid2_v_reg_2339     |  64|  32|    4|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1760| 192| 1452|         59|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|start_out                | out |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|start_write              | out |    1| ap_ctrl_hs | FC<1u, 500u, 10u> | return value |
|in_stream_a_V_V_dout     |  in |   32|   ap_fifo  |  in_stream_a_V_V  |    pointer   |
|in_stream_a_V_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_a_V_V  |    pointer   |
|in_stream_a_V_V_read     | out |    1|   ap_fifo  |  in_stream_a_V_V  |    pointer   |
|out_stream_V_V_din       | out |   32|   ap_fifo  |   out_stream_V_V  |    pointer   |
|out_stream_V_V_full_n    |  in |    1|   ap_fifo  |   out_stream_V_V  |    pointer   |
|out_stream_V_V_write     | out |    1|   ap_fifo  |   out_stream_V_V  |    pointer   |
+-------------------------+-----+-----+------------+-------------------+--------------+

