Clocking
========

This section describes how and where clock signals are routed.

.. figure:: img/clk.eps

Clocks

* OSC2 - 50MHz main clock source for FPGA resources
* OSC3 - place-holder
* OSC4 dedicated 200MHz clock source to gigabit transceivers

