//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\impl\gwsynthesis\scarf_block_ram_pat_gen_and_edge_counters.vg
  <Physical Constraints File>: C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram_and_pat_gen.cst
  <Timing Constraints File>: ---
  <PnR Version>: V1.9.8.01
  <Part Number>: GW1N-LV1QN48C6/I5
  <Device>: GW1N-1
  <Created Time>:Sat Jan 22 18:55:09 2022


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.104s, Elapsed time = 0h 0m 0.106s
    Placement Phase 1: CPU time = 0h 0m 0.04s, Elapsed time = 0h 0m 0.037s
    Placement Phase 2: CPU time = 0h 0m 0.047s, Elapsed time = 0h 0m 0.049s
    Placement Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
    Total Placement: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.016s, Elapsed time = 0h 0m 0.022s
    Routing Phase 2: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.502s
    Total Routing: CPU time = 0h 0m 0.516s, Elapsed time = 0h 0m 0.524s
 Generate output files:
    CPU time = 0h 0m 0.303s, Elapsed time = 0h 0m 0.303s

 Total Time and Memory Usage: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 140MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 1113/1152  96%
    --LUT,ALU,ROM16           | 1113(1092 LUT, 21 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 481/945  50%
    --Logic Register as Latch | 0/864  0%
    --Logic Register as FF    | 477/864  55%
    --I/O Register as Latch   | 0/81  0%
    --I/O Register as FF      | 4/81  4%
  CLS                         | 564/576  97%
  I/O Port                    | 17
  I/O Buf                     | 17
    --Input Buf               | 7
    --Output Buf              | 10
    --Inout Buf               | 0
  IOLOGIC                     | 0%
  BSRAM                       | 100%
    --SDPB                    | 4
  PLL                         | 1/1  100%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  User Flash                  | 0/1  0%
  CLKDIV                      | 0/2  0%
  DLLDLY                      | 0/2  0%
  DHCEN                       | 0/4  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 6/11(54%)   
  bank 1   | 9/9(100%)   
  bank 2   | 2/12(16%)   
  bank 3   | 0/9(0%)     
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 2/8(25%)
  SECONDARY     | 1/8(12%)
  GCLK_PIN      | 1/4(25%)
  PLL           | 1/1(100%)
  CLKDIV        | 0/2(0%)
  DLLDLY        | 0/2(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  sclk_d         | PRIMARY        |  RIGHT
  clk_100mhz     | PRIMARY        |  LEFT RIGHT
  rst_n_100mhz_sync| SECONDARY      |  -
  ===========================================


7. Pinout by Port Name

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name            | Diff Pair | Loc./Bank | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | BankVccio 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_24mhz            |           | 35/1      | Y          | in    | IOR5[A]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3       
button_b             |           | 14/2      | Y          | in    | IOB3[B]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
sclk                 |           | 39/0      | Y          | in    | IOT17[A] | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
ss_n                 |           | 38/0      | Y          | in    | IOT17[B] | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
mosi                 |           | 40/0      | Y          | in    | IOT14[B] | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
gpio_0_in            |           | 42/0      | Y          | in    | IOT10[B] | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
gpio_1_in            |           | 43/0      | Y          | in    | IOT10[A] | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
miso                 |           | 41/0      | Y          | out   | IOT14[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
gpio_pat_gen_out[0]  |           | 27/1      | Y          | out   | IOR7[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[1]  |           | 28/1      | Y          | out   | IOR6[H]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[2]  |           | 29/1      | Y          | out   | IOR6[G]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[3]  |           | 30/1      | Y          | out   | IOR6[F]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[4]  |           | 31/1      | Y          | out   | IOR6[D]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[5]  |           | 32/1      | Y          | out   | IOR6[C]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[6]  |           | 33/1      | Y          | out   | IOR6[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
gpio_pat_gen_out[7]  |           | 34/1      | Y          | out   | IOR6[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
pattern_done         |           | 16/2      | Y          | out   | IOB7[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
============================================================================================================================================================================================================================




8. All Package Pins

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal               | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | Bank Vccio
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
48/0     | -                    | in    | IOT2[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
47/0     | -                    | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
46/0     | -                    | in    | IOT5[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
45/0     | -                    | in    | IOT7[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
44/0     | -                    | in    | IOT7[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
43/0     | gpio_1_in            | in    | IOT10[A] | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
42/0     | gpio_0_in            | in    | IOT10[B] | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
41/0     | miso                 | out   | IOT14[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
40/0     | mosi                 | in    | IOT14[B] | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
39/0     | sclk                 | in    | IOT17[A] | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
38/0     | ss_n                 | in    | IOT17[B] | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/2     | -                    | in    | IOB3[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
14/2     | button_b             | in    | IOB3[B]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
15/2     | -                    | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
16/2     | pattern_done         | out   | IOB7[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
17/2     | -                    | in    | IOB10[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
18/2     | -                    | in    | IOB10[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
19/2     | -                    | in    | IOB11[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
20/2     | -                    | in    | IOB11[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
21/2     | -                    | in    | IOB14[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
22/2     | -                    | in    | IOB14[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
23/2     | -                    | in    | IOB16[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
24/2     | -                    | in    | IOB16[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/3      | -                    | in    | IOL6[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
4/3      | -                    | in    | IOL6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
5/3      | -                    | in    | IOL6[C]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
6/3      | -                    | in    | IOL6[D]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
7/3      | -                    | out   | IOL6[E]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | -    
8/3      | -                    | in    | IOL6[F]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
9/3      | -                    | in    | IOL6[G]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
10/3     | -                    | in    | IOL7[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
11/3     | -                    | in    | IOL7[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/1     | clk_24mhz            | in    | IOR5[A]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3  
34/1     | gpio_pat_gen_out[7]  | out   | IOR6[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
33/1     | gpio_pat_gen_out[6]  | out   | IOR6[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
32/1     | gpio_pat_gen_out[5]  | out   | IOR6[C]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
31/1     | gpio_pat_gen_out[4]  | out   | IOR6[D]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
30/1     | gpio_pat_gen_out[3]  | out   | IOR6[F]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
29/1     | gpio_pat_gen_out[2]  | out   | IOR6[G]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
28/1     | gpio_pat_gen_out[1]  | out   | IOR6[H]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
27/1     | gpio_pat_gen_out[0]  | out   | IOR7[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=================================================================================================================================================================================================


