module DATA_IN_VAR_TEENSY(
	//
	input [7:0] FPGA_TO_TEENSY_8BIT_01,
	input [7:0] FPGA_TO_TEENSY_8BIT_02,
	input [7:0] FPGA_TO_TEENSY_8BIT_03,
	input [7:0] FPGA_TO_TEENSY_8BIT_04,
	input [7:0] FPGA_TO_TEENSY_8BIT_05,
	input [7:0] FPGA_TO_TEENSY_8BIT_06,
	input [7:0] FPGA_TO_TEENSY_8BIT_07,
	input [7:0] FPGA_TO_TEENSY_8BIT_08,
	input [7:0] FPGA_TO_TEENSY_8BIT_09,
	input [7:0] FPGA_TO_TEENSY_8BIT_10,
	//
	input [15:0] FPGA_TO_TEENSY_16BIT_01,
	input [15:0] FPGA_TO_TEENSY_16BIT_02,
	input [15:0] FPGA_TO_TEENSY_16BIT_03,
	input [15:0] FPGA_TO_TEENSY_16BIT_04,
	input [15:0] FPGA_TO_TEENSY_16BIT_05,
	input [15:0] FPGA_TO_TEENSY_16BIT_06,
	input [15:0] FPGA_TO_TEENSY_16BIT_07,
	input [15:0] FPGA_TO_TEENSY_16BIT_08,
	input [15:0] FPGA_TO_TEENSY_16BIT_09,
	input [15:0] FPGA_TO_TEENSY_16BIT_10,
	input [15:0] FPGA_TO_TEENSY_16BIT_11,
	input [15:0] FPGA_TO_TEENSY_16BIT_12,
	input [15:0] FPGA_TO_TEENSY_16BIT_13,
	input [15:0] FPGA_TO_TEENSY_16BIT_14,
	input [15:0] FPGA_TO_TEENSY_16BIT_15,
	input [15:0] FPGA_TO_TEENSY_16BIT_16,
	input [15:0] FPGA_TO_TEENSY_16BIT_17,
	input [15:0] FPGA_TO_TEENSY_16BIT_18,
	input [15:0] FPGA_TO_TEENSY_16BIT_19,
	input [15:0] FPGA_TO_TEENSY_16BIT_20,
	input [15:0] FPGA_TO_TEENSY_16BIT_21,
	input [15:0] FPGA_TO_TEENSY_16BIT_22,
	input [15:0] FPGA_TO_TEENSY_16BIT_23,
	input [15:0] FPGA_TO_TEENSY_16BIT_24,
	input [15:0] FPGA_TO_TEENSY_16BIT_25,
	input [15:0] FPGA_TO_TEENSY_16BIT_26,
	input [15:0] FPGA_TO_TEENSY_16BIT_27,
	//
	output [1023:0] DATA
	);
	//
	TEENSY_8BIT  teensy_8bit_01(FPGA_TO_TEENSY_8BIT_01[7:0],    DATA[007:000]);
	TEENSY_8BIT  teensy_8bit_02(FPGA_TO_TEENSY_8BIT_02[7:0],    DATA[015:008]);
	TEENSY_8BIT  teensy_8bit_03(FPGA_TO_TEENSY_8BIT_03[7:0],    DATA[023:016]);
	TEENSY_8BIT  teensy_8bit_04(FPGA_TO_TEENSY_8BIT_04[7:0],    DATA[031:024]);
	TEENSY_8BIT  teensy_8bit_05(FPGA_TO_TEENSY_8BIT_05[7:0],    DATA[039:032]);
	TEENSY_8BIT  teensy_8bit_06(FPGA_TO_TEENSY_8BIT_06[7:0],    DATA[047:040]);
	TEENSY_8BIT  teensy_8bit_07(FPGA_TO_TEENSY_8BIT_07[7:0],    DATA[055:048]);
	TEENSY_8BIT  teensy_8bit_08(FPGA_TO_TEENSY_8BIT_08[7:0],    DATA[063:056]);
	TEENSY_8BIT  teensy_8bit_09(FPGA_TO_TEENSY_8BIT_09[7:0],    DATA[071:064]);
	TEENSY_8BIT  teensy_8bit_10(FPGA_TO_TEENSY_8BIT_10[7:0],    DATA[079:072]);
	//
	TEENSY_16BIT teensy_16bit_01(FPGA_TO_TEENSY_16BIT_01[15:0], DATA[095:080]);
	TEENSY_16BIT teensy_16bit_02(FPGA_TO_TEENSY_16BIT_02[15:0], DATA[111:096]);
	TEENSY_16BIT teensy_16bit_03(FPGA_TO_TEENSY_16BIT_03[15:0], DATA[127:112]);
	TEENSY_16BIT teensy_16bit_04(FPGA_TO_TEENSY_16BIT_04[15:0], DATA[143:128]);
	TEENSY_16BIT teensy_16bit_05(FPGA_TO_TEENSY_16BIT_05[15:0], DATA[159:144]);
	TEENSY_16BIT teensy_16bit_06(FPGA_TO_TEENSY_16BIT_06[15:0], DATA[175:160]);
	TEENSY_16BIT teensy_16bit_07(FPGA_TO_TEENSY_16BIT_07[15:0], DATA[191:176]);
	TEENSY_16BIT teensy_16bit_08(FPGA_TO_TEENSY_16BIT_08[15:0], DATA[207:192]);
	TEENSY_16BIT teensy_16bit_09(FPGA_TO_TEENSY_16BIT_09[15:0], DATA[223:208]);
	TEENSY_16BIT teensy_16bit_10(FPGA_TO_TEENSY_16BIT_10[15:0], DATA[239:224]);
	TEENSY_16BIT teensy_16bit_11(FPGA_TO_TEENSY_16BIT_11[15:0], DATA[255:240]);
	TEENSY_16BIT teensy_16bit_12(FPGA_TO_TEENSY_16BIT_12[15:0], DATA[271:256]);
	TEENSY_16BIT teensy_16bit_13(FPGA_TO_TEENSY_16BIT_13[15:0], DATA[287:272]);
	TEENSY_16BIT teensy_16bit_14(FPGA_TO_TEENSY_16BIT_14[15:0], DATA[303:288]);
	TEENSY_16BIT teensy_16bit_15(FPGA_TO_TEENSY_16BIT_15[15:0], DATA[319:304]);
	TEENSY_16BIT teensy_16bit_16(FPGA_TO_TEENSY_16BIT_16[15:0], DATA[335:320]);
	TEENSY_16BIT teensy_16bit_17(FPGA_TO_TEENSY_16BIT_17[15:0], DATA[351:336]);
	TEENSY_16BIT teensy_16bit_18(FPGA_TO_TEENSY_16BIT_18[15:0], DATA[367:352]);
	TEENSY_16BIT teensy_16bit_19(FPGA_TO_TEENSY_16BIT_19[15:0], DATA[383:368]);
	TEENSY_16BIT teensy_16bit_20(FPGA_TO_TEENSY_16BIT_20[15:0], DATA[399:384]);
	TEENSY_16BIT teensy_16bit_21(FPGA_TO_TEENSY_16BIT_21[15:0], DATA[415:400]);
	TEENSY_16BIT teensy_16bit_22(FPGA_TO_TEENSY_16BIT_22[15:0], DATA[431:416]);
	TEENSY_16BIT teensy_16bit_23(FPGA_TO_TEENSY_16BIT_23[15:0], DATA[447:432]);
	TEENSY_16BIT teensy_16bit_24(FPGA_TO_TEENSY_16BIT_24[15:0], DATA[463:448]);
	TEENSY_16BIT teensy_16bit_25(FPGA_TO_TEENSY_16BIT_25[15:0], DATA[479:464]);
	TEENSY_16BIT teensy_16bit_26(FPGA_TO_TEENSY_16BIT_26[15:0], DATA[495:480]);
	TEENSY_16BIT teensy_16bit_27(FPGA_TO_TEENSY_16BIT_27[15:0], DATA[511:496]);
	//
	//Prozessabbild: 64 Bytes
endmodule
