$date
	Thu Jul 31 10:09:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module equality4bit_tb $end
$var wire 1 ! eq $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! eq $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
b10 #
b10 %
1!
b10 "
b10 $
#20
b0 #
b0 %
0!
b1001 "
b1001 $
#30
b1000 #
b1000 %
b1 "
b1 $
#40
1!
b1111 #
b1111 %
b1111 "
b1111 $
#50
