<!DOCTYPE html>
<html>
<head>
    <meta charset="UTF-8">
    <title>Verilog Tutorial</title>
    <link id="theme-stylesheet" rel="stylesheet" type="text/css" href="../theme.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.24.1/themes/prism.min.css">
</head>
<body>
    <header>
        <h1><a href="../index.html">Verilog Tutorial</a></h1>
        <h2>Section 3: Basics of Digital Design</h2>
    </header>

    <div class="wrapper">
        <nav class="sticky">
            <ul>
                <li>
                    <span class="section-title">Section 1: Introduction</span>
                    <ul class="subsection">
                        <li><a href="../section-1/section-1.html">1.1 Why We Need Verilog?</a></li>
                        <li><a href="../section-1/section-1.html">1.2 What is Verilog?</a></li>
                        <li><a href="../section-1/section-1.html">1.3 Current Trends</a></li>
                        <li><a href="../section-1/section-1.html">1.4 Differences Between HDLs</a></li>
                        <li><a href="../section-1/section-1.html">1.5 The General Idea</a></li>
                        <li><a href="../section-1/section-1.html">1.6 The Block Design</a></li>
                    </ul>
                </li>
                <li>
                    <span class="section-title">Section 2: Environment and Tools</span>
                    <ul class="subsection">
                        <li><a href="../section-2/section-2.html">2.1 Editors</a></li>
                        <li><a href="../section-2/section-2.html">2.2 Tools for Simulation</a></li>
                        <li><a href="../section-2/section-2.html">2.3 Basic Example for Each Tool</a></li>
                    </ul>
                </li>
                <li>
                    <span class="section-title">Section 3: Basics of Digital Design</span>
                    <ul class="subsection">
                        <li><a href="#section-3">3.1 Verilog Resources</a></li>
                        <li><a href="#section-3">3.2 Verilog Syntax</a></li>
                        <li><a href="#section-3">3.3 Combinational Logic</a></li>
                        <li><a href="#section-3">3.4 Synchronous Sequential Logic</a></li>
                        <li><a href="#section-3">3.5 Aynchronous Sequential Logic</a></li>
                    </ul>
                </li>
                <li>
                    <span class="section-title">Section 4: Examples with Testbenches</span>
                    <ul class="subsection">
                        <li><a href="../section-4/section-4.html">4.1 Verification and Testbenches</a></li>
                        <li><a href="../section-4/section-4.html">4.2 Examples for Combinational Logic</a></li>
                        <li><a href="../section-4/section-4.html">4.3 Examples for Synchronous Logic</a></li>
                    </ul>
                </li>
            </ul>
        </nav>
        <main>
            <section id="section-3">
                <section id="section-3-1" class="collapsible">
                    <div class="header">
                        <h2>3.1 Verilog Resources </h2>
                    </div>
                    <!-- Content for section 3.1 -->
                    <div class="contents">
                        <p>
                            To deepen your understanding of Verilog and gain more insights into its usage, there is a wealth of resources available online. Below, you'll find a curated list of Verilog manuals, tutorials, videos, and articles to aid your learning journey: 
                        </p>
                        <h3>Verilog Manuals and Official Documentation: </h3>
                        <ul>
                            <li><a href="https://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf" target="_blank">Verilog HDL Quick Reference Guide</a> by <a href="https://www.sutherland-hdl.com/" target="_blank">Sutherland HDL</a></li>
                        </ul>
                        <h3>Articles and Blog Posts: </h3>
                        <ul>
                            <li><a href="https://fpgatutorial.com/" target="_blank">FPGA Tutorial</a> by <a href="https://www.sutherland-hdl.com/" target="_blank">Sutherland HDL</a></li>
                            <li><a href="https://www.chipverify.com/" target="_blank">Verilog HDL intro</a>
                            <li><a href="https://www.fpga4student.com/" target="_blank">FPGA for Students</a>
                            <li><a href="https://github.com/JeffDeCola/my-verilog-examples" target="_blank">Verilog HDL Examples</a> by <a href="https://github.com/JeffDeCola" target="_blank">JeffDeCola</a></li>
                        </ul>
                        <h3>Books:</h3>
                        <ul>
                            <li>Digital Design , M. Morris Mano and Michael Ciletti , 6th Ed. </li>
                            <li>Digital Design , William J. Dally and R. Curtis Harting </li>
                        </ul>
                        <p>
                            These resources offer a well-rounded perspective on Verilog, from official documentation to tutorials and practical examples. You can explore them to deepen your knowledge, address specific topics, and gain hands-on experience with Verilog. 
                        </p>
                    </div>
                </section>

                <section id="section-3-2" class="collapsible">
                    <div class="header">
                        <h2>3.2 Verilog Syntax</h2>
                    </div>
                    <!-- Content for section 3.2 -->
                    <div class="contents">
                        <p>
                            Before diving deeper into Verilog design, it's essential to understand some fundamental keywords and data structures. In this section, we'll explore key Verilog concepts and provide examples to illustrate their usage. 
                        </p>
                        <ol>
                            <li>
                                <h3><i>module</i>:</h3>
                                <p>
                                    <i>module</i> is a fundamental keyword in Verilog used to define hardware modules or blocks. 
                                    Modules encapsulate specific functionality or components of a design. 
                                    Example:
                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename">and_gate.v</span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">View on GitHub</button>
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-1">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-1">
// Code block 1
module and_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = A & B;
endmodule
                                        </code></pre>
                                    </div>
                                </p>
                            </li>
                            <li>
                                <h3><i>input</i> and <i>output</i>:</h3>
                                <p>
                                    <i>input</i> and <i>output</i> are used to declare ports in a Verilog module. 

                                    input ports receive signals from external sources, while output ports transmit signals to other modules. 
                                    
                                    Example: 
                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename">or_gate.v</span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">View on GitHub</button>
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-2">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-2">
// Code block 2
module or_gate (
    input wire A,
    input wire B,
    output wire Y
);
    assign Y = A | B;
endmodule
                                        </code></pre>
                                    </div>
                                </p>
                            </li>
                            <li>
                                <h3><i>assign</i>:</h3>
                                <p>
                                    The <i>assign</i> keyword is used to make continuous assignments in Verilog. 

                                    It assigns a value to an output port based on combinational logic. 
                                </p>
                                <p>
                                    Example: 
                                    
                                    <i>assign Y = A & B; </i>
                                </p>
                            </li>
                            <li>
                                <h3><i>always</i> and <i>begin</i>/<i>end</i>:</h3>
                                <p>
                                    <i>always</i> blocks define processes or events in Verilog. 

                                    The <i>begin</i>/<i>end</i> block is used to encapsulate a series of statements to execute within the always block. 
                                </p>
                                <p>
                                    Example: 

                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename"></span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <!--<button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">View on GitHub</button>-->
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-3">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-3">
always @(posedge clk) begin 
    if (reset) begin 
        // Reset logic 
    end else begin 
        // Normal operation 
    end 
end 
                                        </code></pre>
                                    </div>
                                </p>
                            </li>
                            <li>
                                <h3><i>if</i>/<i>else</i>:</h3>
                                <p>
                                    <i>if</i>/<i>else</i> statements are used for conditional execution of code. 
                                    They allow you to specify different actions based on conditions. 
                                    Example: 
                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename"></span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <!--<button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">View on GitHub</button>-->
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-4">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-4">
always @(posedge clk) begin 
    if (reset) begin 
        // Reset logic 
    end else begin 
        // Normal operation 
    end 
end 
                                        </code></pre>
                                    </div>
                                </p> 
                            </li>
                            <li>
                                <h3>Data Types (<i>reg</i> and <i>wire</i>):</h3>
                                <p>
                                    <i>reg</i> represents registers and is used for storing values. 

                                    <i>wire</i> represents wires and is used for connecting signals. 

                                    Example: 
                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename"></span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <!--<button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">View on GitHub</button>-->
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-5">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-5">
reg [7:0] counter; 
wire result; 
                                        </code></pre>
                                    </div>
                                </p>
                            </li>
                        </ol>
                        <p>
                            These basic Verilog keywords and data structures provide the foundation for describing digital hardware. Understanding their usage and how to combine them is essential for creating more complex designs. In the examples provided, we've demonstrated the syntax and usage of these elements. 
                        </p>
                    </div>
                </section>

                <section id="section-3-3" class="collapsible">
                    <div class="header">
                        <h2>3.3 Combinational Logic </h2>
                    </div>
                    <!-- Content for section 3.3 -->
                    <div class="contents">
                        <p>
                            Combinational logic forms the foundation of digital circuit design, enabling you to create circuits where the output depends solely on the current inputs. In this section, we'll delve into combinational logic using Verilog and provide examples to illustrate various combinational circuits. 
                        </p>
                        <ol>
                            <li>
                                <h3>Basic Logic Gates: </h3>
                                <p>
                                    Verilog allows you to model basic logic gates like AND, OR, and XOR gates. These gates are the building blocks of more complex digital circuits. 
                                    
                                    Example: AND Gate 

                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename">and_gate.v</span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">View on GitHub</button>
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-6">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-6">
module and_gate (
input wire A,
input wire B,
output wire Y
);
assign Y = A & B;
endmodule
                                        </code></pre>
                                    </div>
                                </p>
                            </li>
                            <li>
                                <h3>Multiplexers (MUX): </h3>
                                <p>
                                    Multiplexers are combinational circuits that select one of several inputs and route it to the output based on control signals. 
                                    
                                    Example: 2-to-1 Multiplexer 

                                    <div class="code-box">
                                        <div class="code-header">
                                            <span class="filename">mux_2to1.v</span>
                                            <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                            <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/mux_2to1.v')">View on GitHub</button>
                                            <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                            <button class="copy-button" data-code-id="code-7">Copy</button>
                                        </div>
                                        <pre><code class="language-verilog" id="code-7">
module mux_2to1 ( 
    input A, 
    input B, 
    input select, 
    output Y 
    ); 
    assign Y = (select) ? B : A; 
endmodule 
                                        </code></pre>
                                    </div>
                                </p>
                            </li>
                            <li>
                                <h3>Demultiplexers (DeMUX): </h3>
                                <p>Demultiplexers are combinational circuits that select one of several outputs and route it to the input based on control signals. </p>
                                <p>Example: 1-to-2 Demultiplexer </p>
                                <div class="code-box">
                                    <div class="code-header">
                                        <span class="filename">demux_1to2.v</span>
                                        <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                        <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/demux_1to2.v')">View on GitHub</button>
                                        <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                        <button class="copy-button" data-code-id="code-8">Copy</button>
                                    </div>
                                    <pre><code class="language-verilog" id="code-8">
module demux_1to2 ( 
    input A, 
    input select, 
    output Y0, 
    output Y1, 
); 
    assign y0 = (select) ? 1'b0 : a; // Output 0 when select is 1, else input a  
    
    assign y1 = (select) ? a : 1'b0; // Output 1 when select is 1, else 0  
    
endmodule 
                                    </code></pre>
                                </div>
                            </li>
                            <li>
                                <h3>Decoders: </h3>
                                <p>Decoders take an n-bit input and activate one of 2^n output lines based on the input value. </p>
                                <p>Example: 3-to-8 Decoder </p>
                                <div class="code-box">
                                    <div class="code-header">
                                        <span class="filename">decoder_3to8_1.v</span>
                                        <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                        <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/decoder_3to8_1.v')">View on GitHub</button>
                                        <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                        <button class="copy-button" data-code-id="code-9">Copy</button>
                                    </div>
                                    <pre><code class="language-verilog" id="code-9">
module decoder_3to8_1 ( 
input [2:0] A, 
output [7:0] Y 
); 
assign Y = (A == 3'b000) ? 8'b00000001 : 
    (A == 3'b001) ? 8'b00000010 : 
    (A == 3'b010) ? 8'b00000100 : 
    (A == 3'b011) ? 8'b00001000 : 
    (A == 3'b100) ? 8'b00010000 : 
    (A == 3'b101) ? 8'b00100000 : 
    (A == 3'b110) ? 8'b01000000 : 
                    8'b10000000; 
endmodule 
                                    </code></pre>
                                </div>
                                <p>Example: 3-to-8 Decoder using <i>case</i></p>
                                <div class="code-box">
                                    <div class="code-header">
                                        <span class="filename">decoder_3to8_2.v</span>
                                        <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                        <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/decoder_3to8_2.v')">View on GitHub</button>
                                        <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                        <button class="copy-button" data-code-id="code-10">Copy</button>
                                    </div>
                                    <pre><code class="language-verilog" id="code-10">
module decoder_3to8_2 ( 
input [2:0] A, 
output [7:0] Y 
); 
always @(*) begin 
    case (A)
        3'b000: Y = 8'b00000001;
        3'b001: Y = 8'b00000010;
        3'b010: Y = 8'b00000100;
        3'b011: Y = 8'b00001000;
        3'b100: Y = 8'b00010000;
        3'b101: Y = 8'b00100000;
        3'b110: Y = 8'b01000000;
        3'b111: Y = 8'b10000000;
        default:Y = 8'b00000000;
    endcase
end
endmodule 
                                    </code></pre>
                                </div>
                            </li>
                            <li>
                                <h3>Encoders: </h3>
                                <p>Encoders take an 2^n - bit input and activate one of n output lines based on the input value. </p>
                                <p>Example: 2-to-4 Priority Encoder: </p>
                                <div class="code-box">
                                    <div class="code-header">
                                        <span class="filename">priority_encoder_2to4.v</span>
                                        <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                        <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/priority_encoder_2to4.v')">View on GitHub</button>
                                        <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                        <button class="copy-button" data-code-id="code-12">Copy</button>
                                    </div>
                                    <pre><code class="language-verilog" id="code-12">
module priority_encoder_2to4 ( 
    input wire [1:0] a,     // 2-bit Input 
    output wire [3:0] y     // 4-bit Output 
); 
    assign y[0] = (a[0] == 1'b1) ? 1'b1 : 1'b0; 
    assign y[1] = (a[1] == 1'b1) ? 1'b1 : (a[0] == 1'b1) ? 1'b0 : 1'b0; 
    assign y[2] = (a[1] == 1'b1 && a[0] == 1'b1) ? 1'b1 : 1'b0; 
    assign y[3] = (a[1] == 1'b0 && a[0] == 1'b0) ? 1'b1 : 1'b0; 
endmodule 
                                    </code></pre>
                                </div>
                            </li>
                            <li>
                                <h3>Arithmetic Logic Units (ALU): </h3>
                                <p>ALUs perform arithmetic and logic operations, such as addition, subtraction, AND, OR, and more, based on control signals. </p>
                                <p>Example: 4-bit ALU </p>
                                <div class="code-box">
                                    <div class="code-header">
                                        <span class="filename">alu_4bit.v</span>
                                        <!--<p class="file-name" onclick="openImageViewer('image1.jpg')">Image 1</p>-->
                                        <button class="copy-button" onclick="openGitHubLink('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/alu_4bit.v')">View on GitHub</button>
                                        <!--<button class="download-button" onclick="downloadGitHubFile('https://github.com/PavlosTzitzos/Verilog-Code/blob/main/Verilog/and_gate.v')">Download</button>-->
                                        <button class="copy-button" data-code-id="code-11">Copy</button>
                                    </div>
                                    <pre><code class="language-verilog" id="code-11">
module alu_4bit ( 
    input [3:0] A, 
    input [3:0] B, 
    input [2:0] opcode, 
    output [3:0] Y 
); 
always @(*) begin 
    case (opcode) 
        3'b000: Y = A + B; // Add 
        3'b001: Y = A - B; // Subtract 
        3'b010: Y = A & B; // AND 
        3'b011: Y = A | B; // OR 
        // Add more operations as needed 
        default: Y = 4'bxxxx; // Output 'x' for unsupported opcode 
    endcase 
end 
endmodule 
                                    </code></pre>
                                </div>
                            </li>
                        </ol>
                        <p>
                            These examples provide a glimpse into the world of combinational logic in Verilog. Combinational circuits are essential for performing operations where the output depends only on the current input values. As you explore more complex designs, you'll build upon these basic building blocks to create intricate digital systems. 
                        </p>
                    </div>
                </section>

                <section id="section-3-4" class="collapsible">
                    <div class="header">
                        <h2>3.4 Synchronous Sequential Logic</h2>
                    </div>
                    <!-- Content for section 3.4 -->
                    <div class="contents">
                        <p>In this section, we will explore synchronous logic components that are integral to digital design. These components play a crucial role in sequential logic circuits and are widely used in various applications.</p>

                        <ol>
                            <li>
                                <h3>Flip-Flops (FFs):</h3>
                                <p>Flip-flops are the fundamental building blocks of synchronous digital circuits. They are used for storing binary information and synchronizing signals with a clock. They are crucial for sequential logic circuits, where the output depends not only on the current input but also on the previous state. Flip-flops are synchronous devices, meaning they operate based on clock signals, ensuring precise timing and synchronization.</p>
                                <h4>Types of Flip-Flops:</h4>
                                <ul>
                                    <li>D Flip-Flops: These are the simplest type of flip-flops and are often used for data storage and synchronization. A D flip-flop has a data input (D), a clock input (CLK), and an output (Q). It stores the value of D at the rising (or falling) edge of the clock.</li>
                                    <li>JK Flip-Flops: JK flip-flops offer more flexibility than D flip-flops. They have two inputs: J (Set) and K (Reset). Depending on the inputs and clock edge, JK flip-flops can toggle, set, or reset their outputs.</li>
                                    <li>T Flip-Flops: T flip-flops have a toggle input (T) that, when activated, toggles the output state. They are often used in frequency dividers and binary counters.</li>
                                </ul>
                                <h4>Clock Edge-Triggered Operation:</h4>
                                <p>One of the defining characteristics of flip-flops is their clock edge-triggered operation. Flip-flops are sensitive to either the rising (positive) edge or falling (negative) edge of the clock signal, ensuring that changes in the input are captured precisely at the desired moment. This synchronization ensures the correct behavior of sequential circuits.</p>

                                <h4>Applications:</h4>
                                <p>Flip-flops have diverse applications in digital circuits:</p>
                                <ul>
                                    <li>Registers: They are used to create registers for storing data temporarily.</li>
                                    <li>Memory Elements: In combination, flip-flops create memory elements, such as RAM cells.</li>
                                    <li>State Machines: Flip-flops are the core components of finite state machines (FSMs), used in control units, protocol implementations, and more.</li>
                                    <li>Clock Domain Crossing: In systems with multiple clock domains, flip-flops are employed for synchronization.</li>
                                </ul>

                                <p>Understanding flip-flops is essential for digital designers, as they form the basis for more complex sequential circuits and provide the necessary building blocks for designing processors, controllers, and other digital systems.</p>
                            </li>
                            <li>
                                <h3>Counters:</h3>

                                <p>Counters are essential components for counting and sequencing operations in digital systems. They find applications in frequency division, event counting, and more.</p>

                                <h4>Types of Counters:</h4>
                                <ul>
                                    <li>Up Counters: Describe up counters and their functionality.</li>
                                    <li>Down Counters: Explain down counters and how they operate.</li>
                                </ul>

                                <h4>Modulo-N Counters:</h4>
                                <p>Modulo-N counters are a vital component in digital circuits designed for counting and sequencing operations. Unlike standard counters that continue counting indefinitely, modulo-N counters have the unique capability to count up to a specified value, N, before automatically resetting themselves to zero. This feature makes them exceptionally useful in scenarios where precise counting cycles are required. When the count reaches N, the counter resets, allowing for cyclic counting patterns. </p>

                                <h4>Applications:</h4>
                                <p>
                                    Modulo-N counters find extensive applications in various fields, including frequency division, event counting, digital timers, and clock dividers, where precise control over counting ranges is essential.
                                    Counters are versatile digital components that play a crucial role in a wide range of applications, demonstrating their importance in digital design. One common application is in clock dividers, where counters are used to divide the frequency of an input clock signal by a specific factor. This division process is essential in microprocessor design, ensuring that various components of a CPU operate at different clock speeds. Counters are also the heart of digital timers, used to measure time intervals with precision. Whether it's in a stopwatch, a countdown timer, or any timekeeping device, counters keep track of elapsed time by incrementing their counts. Their ability to count and sequence events accurately makes counters indispensable in creating time-based functions in digital systems.
                                </p>
                            </li>
                            <li>
                                <h3>3. Memories:</h3>

                                <p>Memory elements are pivotal for data storage in digital systems. </p>
        
                                <h4>Memory Types:</h4>
                                <p>Static RAM (SRAM) and Dynamic RAM (DRAM)</p>
        
                                <h4>Memory Interfaces:</h4>
                                <p>We will discuss about the interface of a memory with an example in Section 4.</p>
                            </li>
                            <li>
                                <h3>Finite State Machines (FSMs):</h3>
        
                                <p>Finite State Machines are critical for controlling sequential logic and managing complex operations.</p>
        
                                <h4>Synchronous FSMs:</h4>
                                <p>Synchronous Finite State Machines (FSMs) represent a fundamental concept in digital logic and control systems. These FSMs are designed to synchronize their state transitions with clock signals, ensuring precise timing and coordination in digital circuits. The design and operation of synchronous FSMs revolve around the concept of clock-driven state changes. Each state in the machine corresponds to a unique condition or operation within the digital system. When the clock signal's edge triggers a state transition, the FSM moves to the next state based on its current state and the inputs it receives. This synchronization mechanism guarantees that state changes occur at well-defined moments in time, allowing for predictable and reliable behavior in digital systems. Synchronous FSMs are widely used in various applications, including digital controllers, protocol implementations, and complex control units, where precise timing and ordered state transitions are paramount for successful operation.</p>
        
                                <h4>State Diagrams:</h4>
                                <p>Before writing your verilog code make sure you have a good representaion of your FSM in a state diagram. It will help during the implementation.</p>
        
                                <h4>Applications:</h4>
                                <p>Synchronous Finite State Machines (FSMs) find diverse and crucial applications across various domains of digital design and control systems. One prominent application lies in digital controllers, where FSMs are used to manage and orchestrate complex processes. These controllers govern the behavior of systems like industrial automation, robotics, and embedded systems, ensuring precise control and real-time responsiveness. Additionally, synchronous FSMs play a pivotal role in protocol implementations, where they dictate the communication sequence between devices or networks. They enable error detection, data packet routing, and the establishment of secure connections. Beyond these applications, synchronous FSMs are employed in digital design scenarios that require precise timing, such as clock domain crossing, state machines for video processing, and even in creating specialized arithmetic units. Their versatility and ability to synchronize state transitions with clock signals make synchronous FSMs indispensable in modern digital systems, powering innovations in technology and automation.</p>
                            </li>
                        </ol>
                        <p>By understanding these advanced synchronous logic components, you'll gain valuable insights into the inner workings of digital systems and be well-equipped to design and implement complex digital circuits.</p>
                    </div>
                </section>

                <section id="section-3-5" class="collapsible">
                    <div class="header">
                        <h2>3.5 Asynchronous Sequential Logic</h2>
                    </div>
                    <!-- Content for section 3.5 -->
                    <div class="contents">
                        <p>
                            Asynchronous logic plays a critical role in digital circuit design, particularly when dealing with events that don't rely on a clock signal for synchronization. In this section, we'll explore asynchronous logic concepts in Verilog and provide examples to illustrate their usage. 
                        </p>
                        <ol>
                            <li>
                                <h3>Latches: </h3>
                                <p>Latches are simple asynchronous storage elements that store data when enabled. They are level-sensitive and can lead to timing hazards if not used carefully. </p>
                            </li>
                            <li>
                                <h3>Flip-Flops</h3>
                                <p>Flip-flops are edge-triggered storage elements that are commonly used in synchronous designs to store data on clock edges. However, they can also be used asynchronously. </p>
                            </li>
                            <li>
                                <h3>Metastability:</h3>
                                <p>Metastability is a phenomenon where a flip-flop's output becomes unpredictable when it samples an input that changes near the clock edge. Proper synchronization techniques, like double synchronization with flip-flops, are used to mitigate metastability. </p>
                            </li>
                            <li>
                                <h3>Asynchronous Input Handling: </h3>
                                <p>In Verilog, asynchronous inputs, such as button presses or external signals, can be used to trigger specific actions or affect circuit behavior. </p>
                            </li>
                        </ol>
                        <p>
                            Asynchronous logic is crucial when dealing with external events that do not align with the clock signal, and understanding its behavior is essential for robust digital designs. 
                        </p>
                    </div>
                </section>
            </section>
            
            <section class="pages">
                <!-- Content of your section goes here -->
                <a href="../section-2/section-2.html" id="prevLink">Previous</a>
                <a href="../section-4/section-4.html" id="nextLink">Next</a>
            </section>
        </main>
    </div>
    
    <footer class="footer">
        <!-- Theme Selection Dropdown -->
        <div class="theme-selector">
            <label for="theme-select">Theme:</label>
            <select id="theme-select">
                <option value="light">Light</option>
                <option value="green">Green</option>
                <option value="blue">Blue</option>
                <option value="dark">Dark</option>
                <!-- Add more theme options as needed -->
            </select>
        </div>
        <!-- Footer content goes here -->
        <a href="https://github.com/PavlosTzitzos/Verilog-Code" target="_blank">
            <img src="https://github.githubassets.com/images/modules/logos_page/GitHub-Mark.png" alt="GitHub Repository" class="github-logo">
        </a>

        <a href="https://cimi.gr/" target="_blank">CIMI</a>

        <p>&copy; 2023 Verilog Tutorial</p>
    </footer>

    <script src="../theme.js"></script>
    <script src="../navigation.js"></script>
    <!-- Include Prism.js script for syntax highlighting -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.24.1/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.24.1/components/prism-verilog.min.js"></script>
    <script src="../copy.js"></script>
    <script>
        // JavaScript to show/hide section contents on header click
        const sections = document.querySelectorAll('.collapsible');
        
        sections.forEach((section) => {
            const header = section.querySelector('.header');
            const contents = section.querySelector('.contents');
            
            // Hide contents by default
            contents.style.display = 'none';

            header.addEventListener('click', () => {
                contents.style.display = contents.style.display === 'none' ? 'block' : 'none';
            });
        });
        // JavaScript to toggle subsections on click
        const sectionTitles = document.querySelectorAll('.section-title');

        sectionTitles.forEach((title) => {
            const subsection = title.nextElementSibling;
            subsection.style.display = 'none'; // Initially hide the subsections

            title.addEventListener('click', () => {
                subsection.style.display = subsection.style.display === 'none' ? 'block' : 'none';
            });
        });

        // Function to open the GitHub link in a new tab
        function openGitHubLink(gitHubLink) {
            window.open(gitHubLink, '_blank');
        }
        /*
        // Function to trigger the download of a GitHub file
        function downloadGitHubFile(gitHubLink) {
            // Create an anchor element to trigger the download
            var downloadLink = document.createElement('a');
            downloadLink.href = gitHubLink;
            downloadLink.download = gitHubLink.split('/').pop(); // Extract the file name from the GitHub URL
            downloadLink.style.display = 'none';
            document.body.appendChild(downloadLink);
            downloadLink.click();
            document.body.removeChild(downloadLink);
        }
        */
    </script>
</body>
</html>