{
    "hard_logic/bfly/hard_fpu_arch_timing": {
        "test_name": "hard_logic/bfly/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module bfly because it contains processes (run 'proc' command first).",
            "Ignoring module bfly because it contains processes (run 'proc' command first).",
            "Ignoring module bfly because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 68.7,
        "exec_time(ms)": 90.4,
        "elaboration_time(ms)": 29.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 28.7,
        "Pi": 193,
        "Po": 64,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 356,
        "Total Node": 20,
        "Wires": 962,
        "Wire Bits": 962,
        "Public Wires": 578,
        "Public Wire Bits": 578,
        "Total Cells": 392,
        "DFF_P": 384,
        "fpu_add": 4,
        "fpu_mul": 4
    },
    "hard_logic/bgm/hard_fpu_arch_timing": {
        "test_name": "hard_logic/bgm/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module delay5 because it contains processes (run 'proc' command first).",
            "Ignoring module delay5 because it contains processes (run 'proc' command first).",
            "Ignoring module delay5 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 81.3,
        "exec_time(ms)": 152.5,
        "elaboration_time(ms)": 60.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 90.8,
        "Pi": 257,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 656,
        "Total Node": 32,
        "Wires": 1474,
        "Wire Bits": 1474,
        "Public Wires": 1090,
        "Public Wire Bits": 1090,
        "Total Cells": 404,
        "DFF_P": 384,
        "fpu_add": 9,
        "fpu_mul": 11
    },
    "hard_logic/dscg/hard_fpu_arch_timing": {
        "test_name": "hard_logic/dscg/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module dscg because it contains processes (run 'proc' command first).",
            "Ignoring module dscg because it contains processes (run 'proc' command first).",
            "Ignoring module dscg because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 158.4,
        "elaboration_time(ms)": 17.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48,
        "Pi": 129,
        "Po": 64,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 356,
        "Total Node": 20,
        "Wires": 898,
        "Wire Bits": 898,
        "Public Wires": 514,
        "Public Wire Bits": 514,
        "Total Cells": 392,
        "DFF_P": 384,
        "fpu_add": 4,
        "fpu_mul": 4
    },
    "hard_logic/fir/hard_fpu_arch_timing": {
        "test_name": "hard_logic/fir/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module fir because it contains processes (run 'proc' command first).",
            "Ignoring module fir because it contains processes (run 'proc' command first).",
            "Ignoring module fir because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 72.1,
        "exec_time(ms)": 170.5,
        "elaboration_time(ms)": 31.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 59.8,
        "Pi": 161,
        "Po": 32,
        "logic element": 26,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 10,
        "Estimated LUTs": 422,
        "Total Node": 26,
        "Wires": 1050,
        "Wire Bits": 1050,
        "Public Wires": 474,
        "Public Wire Bits": 474,
        "Total Cells": 615,
        "DFF_P": 608,
        "fpu_add": 3,
        "fpu_mul": 4
    },
    "hard_logic/mm3/hard_fpu_arch_timing": {
        "test_name": "hard_logic/mm3/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module mm3 because it contains processes (run 'proc' command first).",
            "Ignoring module mm3 because it contains processes (run 'proc' command first).",
            "Ignoring module mm3 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 78.3,
        "elaboration_time(ms)": 16.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 16.4,
        "Pi": 193,
        "Po": 32,
        "logic element": 11,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 203,
        "Total Node": 11,
        "Wires": 618,
        "Wire Bits": 618,
        "Public Wires": 426,
        "Public Wire Bits": 426,
        "Total Cells": 197,
        "DFF_P": 192,
        "fpu_add": 2,
        "fpu_mul": 3
    },
    "hard_logic/ode/hard_fpu_arch_timing": {
        "test_name": "hard_logic/ode/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module ode because it contains processes (run 'proc' command first).",
            "Ignoring module ode because it contains processes (run 'proc' command first).",
            "Ignoring module ode because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 178.4,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 68.2,
        "Pi": 130,
        "Po": 72,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 500,
        "Total Node": 32,
        "Wires": 1203,
        "Wire Bits": 1203,
        "Public Wires": 403,
        "Public Wire Bits": 403,
        "Total Cells": 869,
        "MUX": 64,
        "DFF_P": 800,
        "fpu_add": 3,
        "fpu_mul": 2
    },
    "hard_logic/syn2/hard_fpu_arch_timing": {
        "test_name": "hard_logic/syn2/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module syn2 because it contains processes (run 'proc' command first).",
            "Ignoring module syn2 because it contains processes (run 'proc' command first).",
            "Ignoring module syn2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 157.4,
        "elaboration_time(ms)": 27.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.1,
        "Pi": 161,
        "Po": 128,
        "logic element": 15,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 303,
        "Total Node": 15,
        "Wires": 842,
        "Wire Bits": 842,
        "Public Wires": 650,
        "Public Wire Bits": 650,
        "Total Cells": 201,
        "DFF_P": 192,
        "fpu_add": 5,
        "fpu_mul": 4
    },
    "hard_logic/syn7/hard_fpu_arch_timing": {
        "test_name": "hard_logic/syn7/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module syn7 because it contains processes (run 'proc' command first).",
            "Ignoring module syn7 because it contains processes (run 'proc' command first).",
            "Ignoring module syn7 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 83.8,
        "exec_time(ms)": 158.8,
        "elaboration_time(ms)": 98.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 98.4,
        "Pi": 161,
        "Po": 128,
        "logic element": 55,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 13,
        "Estimated LUTs": 1315,
        "Total Node": 55,
        "Wires": 2449,
        "Wire Bits": 2449,
        "Public Wires": 2289,
        "Public Wire Bits": 2289,
        "Total Cells": 210,
        "DFF_P": 160,
        "fpu_add": 25,
        "fpu_mul": 25
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0,
        "Wires": 0,
        "Wire Bits": 0,
        "Public Wires": 0,
        "Public Wire Bits": 0,
        "Memories": 0,
        "Memory Bits": 0,
        "Processes": 0,
        "Total Cells": 0,
        "TBUF": 0,
        "OAI4": 0,
        "AOI4": 0,
        "OAI3": 0,
        "AOI3": 0,
        "MUX16": 0,
        "MUX8": 0,
        "MUX4": 0,
        "NMUX": 0,
        "MUX": 0,
        "ORNOT": 0,
        "ANDNOT": 0,
        "XNOR": 0,
        "XOR": 0,
        "NOR": 0,
        "OR": 0,
        "NAND": 0,
        "AND": 0,
        "NOT": 0,
        "BUF": 0,
        "DLATCHSR_PPP": 0,
        "DLATCHSR_PPN": 0,
        "DLATCHSR_PNP": 0,
        "DLATCHSR_PNN": 0,
        "DLATCHSR_NPP": 0,
        "DLATCHSR_NPN": 0,
        "DLATCHSR_NNP": 0,
        "DLATCHSR_NNN": 0,
        "DLATCH_PP1": 0,
        "DLATCH_PP0": 0,
        "DLATCH_PN1": 0,
        "DLATCH_PN0": 0,
        "DLATCH_NP1": 0,
        "DLATCH_NP0": 0,
        "DLATCH_NN1": 0,
        "DLATCH_NN0": 0,
        "DLATCH_P": 0,
        "DLATCH_N": 0,
        "SDFFCE_PP1P": 0,
        "SDFFCE_PP1N": 0,
        "SDFFCE_PP0P": 0,
        "SDFFCE_PP0N": 0,
        "SDFFCE_PN1P": 0,
        "SDFFCE_PN1N": 0,
        "SDFFCE_PN0P": 0,
        "SDFFCE_PN0N": 0,
        "SDFFCE_NP1P": 0,
        "SDFFCE_NP1N": 0,
        "SDFFCE_NP0P": 0,
        "SDFFCE_NP0N": 0,
        "SDFFCE_NN1P": 0,
        "SDFFCE_NN1N": 0,
        "SDFFCE_NN0P": 0,
        "SDFFCE_NN0N": 0,
        "SDFFE_PP1P": 0,
        "SDFFE_PP1N": 0,
        "SDFFE_PP0P": 0,
        "SDFFE_PP0N": 0,
        "SDFFE_PN1P": 0,
        "SDFFE_PN1N": 0,
        "SDFFE_PN0P": 0,
        "SDFFE_PN0N": 0,
        "SDFFE_NP1P": 0,
        "SDFFE_NP1N": 0,
        "SDFFE_NP0P": 0,
        "SDFFE_NP0N": 0,
        "SDFFE_NN1P": 0,
        "SDFFE_NN1N": 0,
        "SDFFE_NN0P": 0,
        "SDFFE_NN0N": 0,
        "SDFF_PP1": 0,
        "SDFF_PP0": 0,
        "SDFF_PN1": 0,
        "SDFF_PN0": 0,
        "SDFF_NP1": 0,
        "SDFF_NP0": 0,
        "SDFF_NN1": 0,
        "SDFF_NN0": 0,
        "DFFSRE_PPPP": 0,
        "DFFSRE_PPPN": 0,
        "DFFSRE_PPNP": 0,
        "DFFSRE_PPNN": 0,
        "DFFSRE_PNPP": 0,
        "DFFSRE_PNPN": 0,
        "DFFSRE_PNNP": 0,
        "DFFSRE_PNNN": 0,
        "DFFSRE_NPPP": 0,
        "DFFSRE_NPPN": 0,
        "DFFSRE_NPNP": 0,
        "DFFSRE_NPNN": 0,
        "DFFSRE_NNPP": 0,
        "DFFSRE_NNPN": 0,
        "DFFSRE_NNNP": 0,
        "DFFSRE_NNNN": 0,
        "DFFSR_PPP": 0,
        "DFFSR_PPN": 0,
        "DFFSR_PNP": 0,
        "DFFSR_PNN": 0,
        "DFFSR_NPP": 0,
        "DFFSR_NPN": 0,
        "DFFSR_NNP": 0,
        "DFFSR_NNN": 0,
        "ALDFFE_PPP": 0,
        "ALDFFE_PPN": 0,
        "ALDFFE_PNP": 0,
        "ALDFFE_PNN": 0,
        "ALDFFE_NPP": 0,
        "ALDFFE_NPN": 0,
        "ALDFFE_NNP": 0,
        "ALDFFE_NNN": 0,
        "ALDFF_PP": 0,
        "ALDFF_PN": 0,
        "ALDFF_NP": 0,
        "ALDFF_NN": 0,
        "DFFE_PP1P": 0,
        "DFFE_PP1N": 0,
        "DFFE_PP0P": 0,
        "DFFE_PP0N": 0,
        "DFFE_PN1P": 0,
        "DFFE_PN1N": 0,
        "DFFE_PN0P": 0,
        "DFFE_PN0N": 0,
        "DFFE_NP1P": 0,
        "DFFE_NP1N": 0,
        "DFFE_NP0P": 0,
        "DFFE_NP0N": 0,
        "DFFE_NN1P": 0,
        "DFFE_NN1N": 0,
        "DFFE_NN0P": 0,
        "DFFE_NN0N": 0,
        "DFF_PP1": 0,
        "DFF_PP0": 0,
        "DFF_PN1": 0,
        "DFF_PN0": 0,
        "DFF_NP1": 0,
        "DFF_NP0": 0,
        "DFF_NN1": 0,
        "DFF_NN0": 0,
        "DFFE_PP": 0,
        "DFFE_PN": 0,
        "DFFE_NP": 0,
        "DFFE_NN": 0,
        "DFF_P": 0,
        "DFF_N": 0,
        "FF": 0,
        "SR_PP": 0,
        "SR_PN": 0,
        "SR_NP": 0,
        "SR_NN": 0,
        "adder": 0,
        "addition_fp_16": 0,
        "addition_fp_32": 0,
        "addition_fp_clk_16": 0,
        "addition_fp_clk_32": 0,
        "BUFGCE": 0,
        "bufgctrl": 0,
        "CARRY": 0,
        "CARRY0": 0,
        "CARRY8": 0,
        "carry_follower": 0,
        "DFF": 0,
        "DFFE": 0,
        "dffeas": 0,
        "DFFN": 0,
        "DFFNE": 0,
        "DRAM_2_OUTPUT_STUB": 0,
        "DRAM_4_OUTPUT_STUB": 0,
        "DSP48E2": 0,
        "dual_port_ram": 0,
        "FDRE": 0,
        "fp16_mult_add": 0,
        "fp16_mult_fp32_accum": 0,
        "fp16_mult_fp32_add": 0,
        "fp16_sop2_accum": 0,
        "fp16_sop2_mult": 0,
        "fp32_mult_add": 0,
        "fp32_mult_then_add": 0,
        "fpu_add": 0,
        "fpu_mul": 0,
        "frac_lut4": 0,
        "IBUF": 0,
        "int_sop_2": 0,
        "int_sop_4": 0,
        "int_sop_accum_4": 0,
        "io": 0,
        "IO_0": 0,
        "IO_1": 0,
        "IO_2": 0,
        "IO_3": 0,
        "LUT1": 0,
        "LUT2": 0,
        "LUT3": 0,
        "LUT4": 0,
        "LUT5": 0,
        "LUT6": 0,
        "mac_fp_16": 0,
        "mac_fp_32": 0,
        "mac_int_18x19": 0,
        "mac_int_27x27": 0,
        "mac_int_9x9": 0,
        "mult_add_int_18x19": 0,
        "mult_add_int_27x27": 0,
        "mult_fp_16": 0,
        "mult_fp_32": 0,
        "mult_fp_clk_16": 0,
        "mult_fp_clk_32": 0,
        "multiply": 0,
        "noc_router_adapter_block": 0,
        "OBUF": 0,
        "pcie": 0,
        "PRIMITIVE": 0,
        "RAMB36E2": 0,
        "router": 0,
        "scff": 0,
        "single_port_ram": 0,
        "xadder": 0,
        "mult_1_1_2": 0,
        "mult_1_2_3": 0,
        "mult_1_3_4": 0,
        "mult_2_1_3": 0,
        "mult_2_2_4": 0,
        "mult_2_3_5": 0,
        "mult_2_4_6": 0,
        "mult_3_1_4": 0,
        "mult_3_2_5": 0,
        "mult_3_3_6": 0,
        "mult_3_4_7": 0,
        "mult_3_5_8": 0,
        "mult_4_2_6": 0,
        "mult_4_3_7": 0,
        "mult_4_4_8": 0,
        "mult_4_5_9": 0,
        "mult_4_6_10": 0,
        "mult_5_3_8": 0,
        "mult_5_4_9": 0,
        "mult_5_5_10": 0,
        "mult_5_6_11": 0,
        "mult_5_7_12": 0,
        "mult_6_4_10": 0,
        "mult_6_5_11": 0,
        "mult_6_6_12": 0,
        "mult_6_7_13": 0,
        "mult_6_8_14": 0,
        "mult_7_5_12": 0,
        "mult_7_6_13": 0,
        "mult_7_7_14": 0,
        "mult_7_8_15": 0,
        "mult_7_9_16": 0,
        "mult_8_6_14": 0,
        "mult_8_7_15": 0,
        "mult_8_8_16": 0,
        "mult_8_9_17": 0,
        "mult_8_10_18": 0,
        "mult_9_7_16": 0,
        "mult_9_8_17": 0,
        "mult_9_9_18": 0,
        "mult_9_10_19": 0,
        "mult_9_11_20": 0,
        "mult_10_8_18": 0,
        "mult_10_9_19": 0,
        "mult_10_10_20": 0,
        "mult_10_11_21": 0,
        "mult_10_12_22": 0,
        "mult_11_9_20": 0,
        "mult_11_10_21": 0,
        "mult_11_11_22": 0,
        "mult_11_12_23": 0,
        "mult_11_13_24": 0,
        "mult_12_10_22": 0,
        "mult_12_11_23": 0,
        "mult_12_12_24": 0,
        "mult_12_13_25": 0,
        "mult_12_14_26": 0,
        "mult_13_11_24": 0,
        "mult_13_12_25": 0,
        "mult_13_13_26": 0,
        "mult_13_14_27": 0,
        "mult_13_15_28": 0,
        "mult_14_12_26": 0,
        "mult_14_13_27": 0,
        "mult_14_14_28": 0,
        "mult_14_15_29": 0,
        "mult_14_16_30": 0,
        "mult_15_13_28": 0,
        "mult_15_14_29": 0,
        "mult_15_15_30": 0,
        "mult_15_16_31": 0,
        "mult_15_17_32": 0,
        "mult_16_14_30": 0,
        "mult_16_15_31": 0,
        "mult_16_16_32": 0,
        "mult_16_17_33": 0,
        "mult_16_18_34": 0,
        "mult_17_15_32": 0,
        "mult_17_16_33": 0,
        "mult_17_17_34": 0,
        "mult_17_18_35": 0,
        "mult_17_19_36": 0,
        "mult_18_16_34": 0,
        "mult_18_17_35": 0,
        "mult_18_18_36": 0,
        "mult_18_19_37": 0,
        "mult_18_20_38": 0,
        "mult_19_17_36": 0,
        "mult_19_18_37": 0,
        "mult_19_19_38": 0,
        "mult_19_20_39": 0,
        "mult_19_21_40": 0,
        "mult_20_18_38": 0,
        "mult_20_19_39": 0,
        "mult_20_20_40": 0,
        "mult_20_21_41": 0,
        "mult_20_22_42": 0,
        "mult_21_19_40": 0,
        "mult_21_20_41": 0,
        "mult_21_21_42": 0,
        "mult_21_22_43": 0,
        "mult_21_23_44": 0,
        "mult_22_20_42": 0,
        "mult_22_21_43": 0,
        "mult_22_22_44": 0,
        "mult_22_23_45": 0,
        "mult_22_24_46": 0,
        "mult_23_21_44": 0,
        "mult_23_22_45": 0,
        "mult_23_23_46": 0,
        "mult_23_24_47": 0,
        "mult_23_25_48": 0,
        "mult_24_22_46": 0,
        "mult_24_23_47": 0,
        "mult_24_24_48": 0,
        "mult_24_25_49": 0,
        "mult_24_26_50": 0,
        "mult_25_23_48": 0,
        "mult_25_24_49": 0,
        "mult_25_25_50": 0,
        "mult_25_26_51": 0,
        "mult_25_27_52": 0,
        "mult_26_24_50": 0,
        "mult_26_25_51": 0,
        "mult_26_26_52": 0,
        "mult_26_27_53": 0,
        "mult_26_28_54": 0,
        "mult_27_25_52": 0,
        "mult_27_26_53": 0,
        "mult_27_27_54": 0,
        "mult_27_28_55": 0,
        "mult_27_29_56": 0,
        "mult_28_26_54": 0,
        "mult_28_27_55": 0,
        "mult_28_28_56": 0,
        "mult_28_29_57": 0,
        "mult_28_30_58": 0,
        "mult_29_27_56": 0,
        "mult_29_28_57": 0,
        "mult_29_29_58": 0,
        "mult_29_30_59": 0,
        "mult_29_31_60": 0,
        "mult_30_28_58": 0,
        "mult_30_29_59": 0,
        "mult_30_30_60": 0,
        "mult_30_31_61": 0,
        "mult_30_32_62": 0,
        "mult_31_29_60": 0,
        "mult_31_30_61": 0,
        "mult_31_31_62": 0,
        "mult_31_32_63": 0,
        "mult_31_33_64": 0,
        "mult_32_30_62": 0,
        "mult_32_31_63": 0,
        "mult_32_32_64": 0,
        "anyinit": 0,
        "fsm": 0,
        "mem_v2": 0,
        "mem": 0,
        "meminit_v2": 0,
        "meminit": 0,
        "memwr_v2": 0,
        "memwr": 0,
        "memrd_v2": 0,
        "memrd": 0,
        "dlatchsr": 0,
        "adlatch": 0,
        "dlatch": 0,
        "sdffce": 0,
        "sdffe": 0,
        "sdff": 0,
        "aldffe": 0,
        "aldff": 0,
        "adffe": 0,
        "adff": 0,
        "dffsre": 0,
        "dffsr": 0,
        "dffe": 0,
        "dff": 0,
        "ff": 0,
        "sr": 0,
        "print": 0,
        "specrule": 0,
        "specify3": 0,
        "specify2": 0,
        "equiv": 0,
        "allseq": 0,
        "allconst": 0,
        "anyseq": 0,
        "anyconst": 0,
        "initstate": 0,
        "cover": 0,
        "fair": 0,
        "live": 0,
        "assume": 0,
        "assert": 0,
        "tribuf": 0,
        "fa": 0,
        "alu": 0,
        "lcu": 0,
        "demux": 0,
        "bmux": 0,
        "bwmux": 0,
        "pmux": 0,
        "mux": 0,
        "bweqx": 0,
        "macc": 0,
        "concat": 0,
        "logic_or": 0,
        "logic_and": 0,
        "pow": 0,
        "modfloor": 0,
        "divfloor": 0,
        "mod": 0,
        "div": 0,
        "mul": 0,
        "sub": 0,
        "add": 0,
        "gt": 0,
        "ge": 0,
        "nex": 0,
        "eqx": 0,
        "ne": 0,
        "eq": 0,
        "le": 0,
        "lt": 0,
        "shiftx": 0,
        "shift": 0,
        "sshr": 0,
        "sshl": 0,
        "shr": 0,
        "shl": 0,
        "xnor": 0,
        "xor": 0,
        "or": 0,
        "and": 0,
        "sop": 0,
        "lut": 0,
        "slice": 0,
        "logic_not": 0,
        "reduce_bool": 0,
        "reduce_xnor": 0,
        "reduce_xor": 0,
        "reduce_or": 0,
        "reduce_and": 0,
        "neg": 0,
        "pos": 0,
        "not": 0
    }
}
