;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 21-04-2023 5.46.52 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x7F510004  	294737
0x0008	0x7EF90004  	294649
0x000C	0x7EF90004  	294649
0x0010	0x7EF90004  	294649
0x0014	0x7EF90004  	294649
0x0018	0x7EF90004  	294649
0x001C	0x7EF90004  	294649
0x0020	0x7EF90004  	294649
0x0024	0x7EF90004  	294649
0x0028	0x7EF90004  	294649
0x002C	0x7EF90004  	294649
0x0030	0x7EF90004  	294649
0x0034	0x7EF90004  	294649
0x0038	0x7EF90004  	294649
0x003C	0x7EF90004  	294649
0x0040	0x7EF90004  	294649
0x0044	0x7EF90004  	294649
0x0048	0x7EF90004  	294649
0x004C	0x7EF90004  	294649
0x0050	0x7EF90004  	294649
0x0054	0x7EF90004  	294649
0x0058	0x7EF90004  	294649
0x005C	0x7EF90004  	294649
0x0060	0x7EF90004  	294649
0x0064	0x7EF90004  	294649
0x0068	0x7EF90004  	294649
0x006C	0x7EF90004  	294649
0x0070	0x7EF90004  	294649
0x0074	0x7EF90004  	294649
0x0078	0x7EF90004  	294649
0x007C	0x7EF90004  	294649
0x0080	0x7EF90004  	294649
0x0084	0x7EF90004  	294649
0x0088	0x7EF90004  	294649
0x008C	0x7EF90004  	294649
0x0090	0x7EF90004  	294649
0x0094	0x7EF90004  	294649
0x0098	0x7EF90004  	294649
0x009C	0x7EF90004  	294649
0x00A0	0x7EF90004  	294649
0x00A4	0x7EF90004  	294649
0x00A8	0x7EF90004  	294649
0x00AC	0x7EF90004  	294649
0x00B0	0x7EF90004  	294649
0x00B4	0x7EF90004  	294649
0x00B8	0x7EF90004  	294649
0x00BC	0x7EF90004  	294649
0x00C0	0x7EF90004  	294649
0x00C4	0x7EF90004  	294649
0x00C8	0x7EF90004  	294649
0x00CC	0x7EF90004  	294649
0x00D0	0x7EF90004  	294649
0x00D4	0x7EF90004  	294649
0x00D8	0x7EF90004  	294649
0x00DC	0x7EF90004  	294649
0x00E0	0x7EF90004  	294649
0x00E4	0x7EF90004  	294649
0x00E8	0x7EF90004  	294649
0x00EC	0x7EF90004  	294649
0x00F0	0x7EF90004  	294649
0x00F4	0x7EF90004  	294649
0x00F8	0x7EF90004  	294649
0x00FC	0x7EF90004  	294649
0x0100	0x7EF90004  	294649
0x0104	0x7EF90004  	294649
0x0108	0x7EF90004  	294649
0x010C	0x7EF90004  	294649
0x0110	0x7EF90004  	294649
0x0114	0x7EF90004  	294649
0x0118	0x7EF90004  	294649
0x011C	0x7EF90004  	294649
0x0120	0x7EF90004  	294649
0x0124	0x7EF90004  	294649
0x0128	0x7EF90004  	294649
0x012C	0x7EF90004  	294649
0x0130	0x7EF90004  	294649
0x0134	0x7EF90004  	294649
0x0138	0x7EF90004  	294649
0x013C	0x7EF90004  	294649
0x0140	0x7EF90004  	294649
0x0144	0x7EF90004  	294649
0x0148	0x7EF90004  	294649
0x014C	0x7EF90004  	294649
0x0150	0x7EF90004  	294649
0x0154	0x7EF90004  	294649
0x0158	0x7EF90004  	294649
0x015C	0x7EF90004  	294649
0x0160	0x7EF90004  	294649
0x0164	0x7EF90004  	294649
0x0168	0x7EF90004  	294649
0x016C	0x7EF90004  	294649
0x0170	0x7EF90004  	294649
0x0174	0x7EF90004  	294649
0x0178	0x7EF90004  	294649
0x017C	0x7EF90004  	294649
0x0180	0x7EF90004  	294649
0x0184	0x7EF90004  	294649
0x0188	0x7EF90004  	294649
0x018C	0x7EF90004  	294649
0x0190	0x7EF90004  	294649
0x0194	0x7EF90004  	294649
; end of ____SysVT
_main:
;Bootloader_STM32.c, 328 :: 		void main()
0x47F50	0xB087    SUB	SP, SP, #28
0x47F52	0xF000F897  BL	295044
0x47F56	0xF7FFFFD3  BL	294656
0x47F5A	0xF000FCDF  BL	297244
0x47F5E	0xF7FFFFE5  BL	294700
0x47F62	0xF000FC8D  BL	297088
;Bootloader_STM32.c, 336 :: 		GPIO_Digital_Output(&GPIOC_BASE,_GPIO_PINMASK_13);
0x47F66	0xF2420100  MOVW	R1, #8192
0x47F6A	0x4838    LDR	R0, [PC, #224]
0x47F6C	0xF7FFFE58  BL	_GPIO_Digital_Output+0
;Bootloader_STM32.c, 337 :: 		UART2_Init(115200);                                        //Debug Print UART
0x47F70	0xF44F30E1  MOV	R0, #115200
0x47F74	0xF7FFFE80  BL	_UART2_Init+0
;Bootloader_STM32.c, 340 :: 		GPIO_Digital_Output(&GPIOA_BASE,_GPIO_PINMASK_8);          //Chip Select
0x47F78	0xF2401100  MOVW	R1, #256
0x47F7C	0x4834    LDR	R0, [PC, #208]
0x47F7E	0xF7FFFE4F  BL	_GPIO_Digital_Output+0
;Bootloader_STM32.c, 341 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_13);        //SPI CLK
0x47F82	0xF2420100  MOVW	R1, #8192
0x47F86	0x4833    LDR	R0, [PC, #204]
0x47F88	0xF7FFFE4A  BL	_GPIO_Digital_Output+0
;Bootloader_STM32.c, 342 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_14);         //SPI MISO
0x47F8C	0xF2440100  MOVW	R1, #16384
0x47F90	0x4830    LDR	R0, [PC, #192]
0x47F92	0xF7FFFEDB  BL	_GPIO_Digital_Input+0
;Bootloader_STM32.c, 343 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_15);        //SPI MOSI
0x47F96	0xF2480100  MOVW	R1, #32768
0x47F9A	0x482E    LDR	R0, [PC, #184]
0x47F9C	0xF7FFFE40  BL	_GPIO_Digital_Output+0
;Bootloader_STM32.c, 345 :: 		UART2_Write_Text("!------Firmware Update using SD Card------!\r\n");
0x47FA0	0x482D    LDR	R0, [PC, #180]
0x47FA2	0xF7FFFEC5  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 346 :: 		UART2_Write_Text("Initialize SPI...\r\n");
0x47FA6	0x482D    LDR	R0, [PC, #180]
0x47FA8	0xF7FFFEC2  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 353 :: 		SPI2_Init_Advanced(_SPI_FPCLK_DIV2, _SPI_MASTER | _SPI_8_BIT |  _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15);
0x47FAC	0x4A2C    LDR	R2, [PC, #176]
0x47FAE	0xF2403104  MOVW	R1, #772
0x47FB2	0x2000    MOVS	R0, #0
0x47FB4	0xF7FFFC0E  BL	_SPI2_Init_Advanced+0
;Bootloader_STM32.c, 356 :: 		timeout.cmd_timeout  = 2000;
0x47FB8	0xF24070D0  MOVW	R0, #2000
0x47FBC	0x9001    STR	R0, [SP, #4]
;Bootloader_STM32.c, 357 :: 		timeout.spi_timeout  = 2000;
0x47FBE	0xF24070D0  MOVW	R0, #2000
0x47FC2	0x9002    STR	R0, [SP, #8]
;Bootloader_STM32.c, 358 :: 		timeout.init_timeout = 2000;
0x47FC4	0xF24070D0  MOVW	R0, #2000
0x47FC8	0x9003    STR	R0, [SP, #12]
;Bootloader_STM32.c, 361 :: 		Mmc_SetTimeoutCallback(&timeout, &Mmc_TimeoutCallback);
0x47FCA	0xA801    ADD	R0, SP, #4
0x47FCC	0x4925    LDR	R1, [PC, #148]
0x47FCE	0xF7FFFDE9  BL	_Mmc_SetTimeoutCallback+0
;Bootloader_STM32.c, 364 :: 		UART2_Write_Text("Initialize FAT library...");
0x47FD2	0x4825    LDR	R0, [PC, #148]
0x47FD4	0xF7FFFEAC  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 366 :: 		i = FAT32_Init();
0x47FD8	0xF7FFFC26  BL	_FAT32_Init+0
; i start address is: 4 (R1)
0x47FDC	0xB241    SXTB	R1, R0
;Bootloader_STM32.c, 367 :: 		if(i != 0)
0x47FDE	0xB1C9    CBZ	R1, L_main51
;Bootloader_STM32.c, 369 :: 		char str[10] = {0};
0x47FE0	0xF10D0B10  ADD	R11, SP, #16
0x47FE4	0xF10B0A0A  ADD	R10, R11, #10
0x47FE8	0xF8DFC080  LDR	R12, [PC, #128]
0x47FEC	0xF7FFFE96  BL	___CC2DW+0
;Bootloader_STM32.c, 370 :: 		IntToStr(i, str);
0x47FF0	0xA804    ADD	R0, SP, #16
0x47FF2	0xF8AD1000  STRH	R1, [SP, #0]
0x47FF6	0x4601    MOV	R1, R0
0x47FF8	0xF9BD0000  LDRSH	R0, [SP, #0]
; i end address is: 4 (R1)
0x47FFC	0xF7FFFE56  BL	_IntToStr+0
;Bootloader_STM32.c, 372 :: 		UART2_Write_Text("Error! Err = ");
0x48000	0x481B    LDR	R0, [PC, #108]
0x48002	0xF7FFFE95  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 373 :: 		UART2_Write_Text(str);
0x48006	0xA804    ADD	R0, SP, #16
0x48008	0xF7FFFE92  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 374 :: 		UART2_Write_Text("\r\n");
0x4800C	0x4819    LDR	R0, [PC, #100]
0x4800E	0xF7FFFE8F  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 375 :: 		}
0x48012	0xE001    B	L_main52
L_main51:
;Bootloader_STM32.c, 378 :: 		SD_Card_FW_Update();
0x48014	0xF7FFFEA6  BL	_SD_Card_FW_Update+0
;Bootloader_STM32.c, 379 :: 		}
L_main52:
;Bootloader_STM32.c, 383 :: 		UART2_Write_Text("!------Firmware Update using UART------!\r\n");
0x48018	0x4817    LDR	R0, [PC, #92]
0x4801A	0xF7FFFE89  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 384 :: 		UART1_Init(115200);
0x4801E	0xF44F30E1  MOV	R0, #115200
0x48022	0xF7FFFD55  BL	_UART1_Init+0
;Bootloader_STM32.c, 385 :: 		if(UART_Write_Loop('g','r'))       // Send 'g' for ~5 sec, if 'r'
0x48026	0x2172    MOVS	R1, #114
0x48028	0x2067    MOVS	R0, #103
0x4802A	0xF7FFFD6D  BL	_UART_Write_Loop+0
0x4802E	0xB110    CBZ	R0, L_main53
;Bootloader_STM32.c, 387 :: 		Start_Bootload();                //   received start bootload
0x48030	0xF7FFFC7A  BL	_Start_Bootload+0
;Bootloader_STM32.c, 388 :: 		}
0x48034	0xE004    B	L_main54
L_main53:
;Bootloader_STM32.c, 392 :: 		UART2_Write_Text("Jumping to Application!!!\r\n");
0x48036	0x4811    LDR	R0, [PC, #68]
0x48038	0xF7FFFE7A  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 393 :: 		Start_Program();                  //   else start program
0x4803C	0xF017FFE0  BL	393216
;Bootloader_STM32.c, 394 :: 		}
L_main54:
;Bootloader_STM32.c, 396 :: 		UART2_Write_Text("No Application Available...HALT!!!\r\n");
0x48040	0x480F    LDR	R0, [PC, #60]
0x48042	0xF7FFFE75  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 397 :: 		while(1)
L_main55:
;Bootloader_STM32.c, 399 :: 		}
0x48046	0xE7FE    B	L_main55
;Bootloader_STM32.c, 400 :: 		}
L_end_main:
L__main_end_loop:
0x48048	0xE7FE    B	L__main_end_loop
0x4804A	0xBF00    NOP
0x4804C	0x08004002  	GPIOC_BASE+0
0x48050	0x00004002  	GPIOA_BASE+0
0x48054	0x04004002  	GPIOB_BASE+0
0x48058	0x01C72000  	?lstr21_Bootloader_STM32+0
0x4805C	0x01F52000  	?lstr22_Bootloader_STM32+0
0x48060	0x87680004  	__GPIO_MODULE_SPI2_PB13_14_15+0
0x48064	0x210D0004  	_Mmc_TimeoutCallback+0
0x48068	0x02092000  	?lstr23_Bootloader_STM32+0
0x4806C	0x885C0004  	?ICSmain_str_L1+0
0x48070	0x02232000  	?lstr24_Bootloader_STM32+0
0x48074	0x02312000  	?lstr25_Bootloader_STM32+0
0x48078	0x02342000  	?lstr26_Bootloader_STM32+0
0x4807C	0x025F2000  	?lstr27_Bootloader_STM32+0
0x48080	0x027B2000  	?lstr28_Bootloader_STM32+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x47D1C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x47D1E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x47D22	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x47D26	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x47D2A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x47D2C	0xB001    ADD	SP, SP, #4
0x47D2E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x47C3C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x47C3E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x47C42	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x47C46	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x47C4A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x47C4C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x47C50	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x47C52	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x47C54	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x47C56	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x47C5A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x47C5E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x47C60	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x47C64	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x47C66	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x47C68	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x47C6C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x47C70	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x47C72	0xB001    ADD	SP, SP, #4
0x47C74	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4x1.c, 583 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x47C20	0xB081    SUB	SP, SP, #4
0x47C22	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 585 :: 		
0x47C26	0x4A04    LDR	R2, [PC, #16]
0x47C28	0xB289    UXTH	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x47C2A	0xF7FEF965  BL	_GPIO_Config+0
;__Lib_GPIO_32F4x1.c, 586 :: 		
L_end_GPIO_Digital_Output:
0x47C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x47C32	0xB001    ADD	SP, SP, #4
0x47C34	0x4770    BX	LR
0x47C36	0xBF00    NOP
0x47C38	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4x1.c, 302 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x45EF8	0xB082    SUB	SP, SP, #8
0x45EFA	0xF8CDE000  STR	LR, [SP, #0]
0x45EFE	0xB28D    UXTH	R5, R1
0x45F00	0x4617    MOV	R7, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 20 (R5)
; config start address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 305 :: 		
;__Lib_GPIO_32F4x1.c, 306 :: 		
;__Lib_GPIO_32F4x1.c, 307 :: 		
;__Lib_GPIO_32F4x1.c, 309 :: 		
;__Lib_GPIO_32F4x1.c, 310 :: 		
;__Lib_GPIO_32F4x1.c, 311 :: 		
;__Lib_GPIO_32F4x1.c, 312 :: 		
;__Lib_GPIO_32F4x1.c, 314 :: 		
;__Lib_GPIO_32F4x1.c, 315 :: 		
;__Lib_GPIO_32F4x1.c, 316 :: 		
;__Lib_GPIO_32F4x1.c, 321 :: 		
0x45F02	0x4B91    LDR	R3, [PC, #580]
0x45F04	0xEA000303  AND	R3, R0, R3, LSL #0
; portBase start address is: 24 (R6)
0x45F08	0x461E    MOV	R6, R3
;__Lib_GPIO_32F4x1.c, 323 :: 		
; port end address is: 0 (R0)
0x45F0A	0xF7FEFA15  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4x1.c, 326 :: 		
0x45F0E	0xF1B50FFF  CMP	R5, #255
0x45F12	0xD11F    BNE	L_GPIO_Config34
;__Lib_GPIO_32F4x1.c, 328 :: 		
0x45F14	0x6834    LDR	R4, [R6, #0]
;__Lib_GPIO_32F4x1.c, 329 :: 		
0x45F16	0x4B8D    LDR	R3, [PC, #564]
0x45F18	0xEA040003  AND	R0, R4, R3, LSL #0
; tmp start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 331 :: 		
0x45F1C	0x4B8C    LDR	R3, [PC, #560]
0x45F1E	0x429F    CMP	R7, R3
0x45F20	0xD114    BNE	L_GPIO_Config35
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 334 :: 		
0x45F22	0xF2455355  MOVW	R3, #21845
0x45F26	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 335 :: 		
0x45F2A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 338 :: 		
0x45F2C	0x1D35    ADDS	R5, R6, #4
0x45F2E	0x682C    LDR	R4, [R5, #0]
0x45F30	0xF06F03FF  MVN	R3, #255
0x45F34	0xEA040303  AND	R3, R4, R3, LSL #0
0x45F38	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 341 :: 		
0x45F3A	0xF2060508  ADDW	R5, R6, #8
; portBase end address is: 24 (R6)
0x45F3E	0x682C    LDR	R4, [R5, #0]
0x45F40	0xF64F73FF  MOVW	R3, #65535
0x45F44	0xEA440303  ORR	R3, R4, R3, LSL #0
0x45F48	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 342 :: 		
0x45F4A	0xE0F9    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 343 :: 		
L_GPIO_Config35:
;__Lib_GPIO_32F4x1.c, 345 :: 		
; tmp start address is: 0 (R0)
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x45F4C	0x2F42    CMP	R7, #66
0x45F4E	0xD101    BNE	L_GPIO_Config36
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 348 :: 		
0x45F50	0x6030    STR	R0, [R6, #0]
; portBase end address is: 24 (R6)
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 349 :: 		
0x45F52	0xE0F5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 350 :: 		
L_GPIO_Config36:
;__Lib_GPIO_32F4x1.c, 351 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config34:
;__Lib_GPIO_32F4x1.c, 354 :: 		
0x45F54	0xF5B54F7F  CMP	R5, #65280
0x45F58	0xD11F    BNE	L_GPIO_Config37
;__Lib_GPIO_32F4x1.c, 356 :: 		
0x45F5A	0x6834    LDR	R4, [R6, #0]
;__Lib_GPIO_32F4x1.c, 357 :: 		
0x45F5C	0xF64F73FF  MOVW	R3, #65535
0x45F60	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x45F64	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4x1.c, 359 :: 		
0x45F66	0x4B7A    LDR	R3, [PC, #488]
0x45F68	0x429F    CMP	R7, R3
0x45F6A	0xD112    BNE	L_GPIO_Config38
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 362 :: 		
0x45F6C	0x4B79    LDR	R3, [PC, #484]
0x45F6E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 363 :: 		
0x45F72	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 366 :: 		
0x45F74	0x1D35    ADDS	R5, R6, #4
0x45F76	0x682C    LDR	R4, [R5, #0]
0x45F78	0xF46F437F  MVN	R3, #65280
0x45F7C	0xEA040303  AND	R3, R4, R3, LSL #0
0x45F80	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 369 :: 		
0x45F82	0xF2060508  ADDW	R5, R6, #8
; portBase end address is: 24 (R6)
0x45F86	0x682C    LDR	R4, [R5, #0]
0x45F88	0x4B70    LDR	R3, [PC, #448]
0x45F8A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x45F8E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 370 :: 		
0x45F90	0xE0D6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 371 :: 		
L_GPIO_Config38:
;__Lib_GPIO_32F4x1.c, 373 :: 		
; tmp start address is: 0 (R0)
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x45F92	0x2F42    CMP	R7, #66
0x45F94	0xD101    BNE	L_GPIO_Config39
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 376 :: 		
0x45F96	0x6030    STR	R0, [R6, #0]
; portBase end address is: 24 (R6)
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 377 :: 		
0x45F98	0xE0D2    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 378 :: 		
L_GPIO_Config39:
;__Lib_GPIO_32F4x1.c, 379 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config37:
;__Lib_GPIO_32F4x1.c, 382 :: 		
0x45F9A	0xF64F73FF  MOVW	R3, #65535
0x45F9E	0x429D    CMP	R5, R3
0x45FA0	0xD113    BNE	L_GPIO_Config40
;__Lib_GPIO_32F4x1.c, 384 :: 		
0x45FA2	0x4B6B    LDR	R3, [PC, #428]
0x45FA4	0x429F    CMP	R7, R3
0x45FA6	0xD10B    BNE	L_GPIO_Config41
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 387 :: 		
0x45FA8	0xF04F3355  MOV	R3, #1431655765
0x45FAC	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 390 :: 		
0x45FAE	0x1D34    ADDS	R4, R6, #4
0x45FB0	0x2300    MOVS	R3, #0
0x45FB2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4x1.c, 393 :: 		
0x45FB4	0xF2060408  ADDW	R4, R6, #8
; portBase end address is: 24 (R6)
0x45FB8	0xF04F33FF  MOV	R3, #-1
0x45FBC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4x1.c, 394 :: 		
0x45FBE	0xE0BF    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 395 :: 		
L_GPIO_Config41:
;__Lib_GPIO_32F4x1.c, 397 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x45FC0	0x2F42    CMP	R7, #66
0x45FC2	0xD102    BNE	L_GPIO_Config42
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 400 :: 		
0x45FC4	0x2300    MOVS	R3, #0
0x45FC6	0x6033    STR	R3, [R6, #0]
; portBase end address is: 24 (R6)
;__Lib_GPIO_32F4x1.c, 401 :: 		
0x45FC8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 402 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F4x1.c, 403 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config40:
;__Lib_GPIO_32F4x1.c, 412 :: 		
0x45FCA	0xF0070301  AND	R3, R7, #1
0x45FCE	0xB10B    CBZ	R3, L_GPIO_Config43
;__Lib_GPIO_32F4x1.c, 414 :: 		
; mode start address is: 0 (R0)
0x45FD0	0x2003    MOVS	R0, #3
;__Lib_GPIO_32F4x1.c, 415 :: 		
; mode end address is: 0 (R0)
0x45FD2	0xE00A    B	L_GPIO_Config44
L_GPIO_Config43:
;__Lib_GPIO_32F4x1.c, 417 :: 		
0x45FD4	0xF0070308  AND	R3, R7, #8
0x45FD8	0xB10B    CBZ	R3, L_GPIO_Config45
;__Lib_GPIO_32F4x1.c, 419 :: 		
; mode start address is: 0 (R0)
0x45FDA	0x2002    MOVS	R0, #2
;__Lib_GPIO_32F4x1.c, 420 :: 		
; mode end address is: 0 (R0)
0x45FDC	0xE005    B	L_GPIO_Config46
L_GPIO_Config45:
;__Lib_GPIO_32F4x1.c, 422 :: 		
0x45FDE	0xF0070304  AND	R3, R7, #4
0x45FE2	0xB10B    CBZ	R3, L_GPIO_Config47
;__Lib_GPIO_32F4x1.c, 424 :: 		
; mode start address is: 0 (R0)
0x45FE4	0x2001    MOVS	R0, #1
;__Lib_GPIO_32F4x1.c, 425 :: 		
; mode end address is: 0 (R0)
0x45FE6	0xE000    B	L_GPIO_Config48
L_GPIO_Config47:
;__Lib_GPIO_32F4x1.c, 429 :: 		
; mode start address is: 0 (R0)
0x45FE8	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 430 :: 		
L_GPIO_Config48:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config46:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config44:
;__Lib_GPIO_32F4x1.c, 438 :: 		
; mode start address is: 0 (R0)
0x45FEA	0x4B5B    LDR	R3, [PC, #364]
0x45FEC	0xEA070303  AND	R3, R7, R3, LSL #0
0x45FF0	0xB10B    CBZ	R3, L_GPIO_Config49
;__Lib_GPIO_32F4x1.c, 440 :: 		
; speed start address is: 8 (R2)
0x45FF2	0x2203    MOVS	R2, #3
;__Lib_GPIO_32F4x1.c, 441 :: 		
; speed end address is: 8 (R2)
0x45FF4	0xE00C    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_32F4x1.c, 443 :: 		
0x45FF6	0xF4076380  AND	R3, R7, #1024
0x45FFA	0xB113    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4x1.c, 445 :: 		
; speed start address is: 4 (R1)
0x45FFC	0x2102    MOVS	R1, #2
;__Lib_GPIO_32F4x1.c, 446 :: 		
0x45FFE	0x460A    MOV	R2, R1
; speed end address is: 4 (R1)
0x46000	0xE006    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_32F4x1.c, 448 :: 		
0x46002	0xF4077300  AND	R3, R7, #512
0x46006	0xB10B    CBZ	R3, L_GPIO_Config53
;__Lib_GPIO_32F4x1.c, 450 :: 		
; speed start address is: 4 (R1)
0x46008	0x2101    MOVS	R1, #1
;__Lib_GPIO_32F4x1.c, 451 :: 		
; speed end address is: 4 (R1)
0x4600A	0xE000    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_32F4x1.c, 455 :: 		
; speed start address is: 4 (R1)
0x4600C	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 456 :: 		
L_GPIO_Config54:
; speed start address is: 4 (R1)
0x4600E	0x460A    MOV	R2, R1
; speed end address is: 4 (R1)
L_GPIO_Config52:
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
L_GPIO_Config50:
;__Lib_GPIO_32F4x1.c, 459 :: 		
; speed start address is: 8 (R2)
0x46010	0xF0070320  AND	R3, R7, #32
0x46014	0xB10B    CBZ	R3, L_GPIO_Config55
;__Lib_GPIO_32F4x1.c, 461 :: 		
; otype start address is: 4 (R1)
0x46016	0x2101    MOVS	R1, #1
;__Lib_GPIO_32F4x1.c, 462 :: 		
; otype end address is: 4 (R1)
0x46018	0xE000    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_32F4x1.c, 466 :: 		
; otype start address is: 4 (R1)
0x4601A	0x2100    MOVS	R1, #0
; otype end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 467 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F4x1.c, 475 :: 		
; otype start address is: 4 (R1)
0x4601C	0xF4077380  AND	R3, R7, #256
0x46020	0xB10B    CBZ	R3, L_GPIO_Config57
;__Lib_GPIO_32F4x1.c, 477 :: 		
; pull start address is: 12 (R3)
0x46022	0x2302    MOVS	R3, #2
;__Lib_GPIO_32F4x1.c, 478 :: 		
; pull end address is: 12 (R3)
0x46024	0xE005    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_32F4x1.c, 480 :: 		
0x46026	0xF0070380  AND	R3, R7, #128
0x4602A	0xB10B    CBZ	R3, L_GPIO_Config59
;__Lib_GPIO_32F4x1.c, 482 :: 		
; pull start address is: 12 (R3)
0x4602C	0x2301    MOVS	R3, #1
;__Lib_GPIO_32F4x1.c, 483 :: 		
; pull end address is: 12 (R3)
0x4602E	0xE000    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_32F4x1.c, 486 :: 		
; pull start address is: 12 (R3)
0x46030	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config60:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config58:
;__Lib_GPIO_32F4x1.c, 489 :: 		
; pull start address is: 12 (R3)
; pinNum start address is: 40 (R10)
0x46032	0xF2400A00  MOVW	R10, #0
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
; portBase end address is: 24 (R6)
; mode end address is: 0 (R0)
; pull end address is: 12 (R3)
; pinNum end address is: 40 (R10)
0x46036	0xFA1FF985  UXTH	R9, R5
0x4603A	0x46B8    MOV	R8, R7
0x4603C	0x4637    MOV	R7, R6
0x4603E	0x4606    MOV	R6, R0
0x46040	0x4618    MOV	R0, R3
L_GPIO_Config61:
; pinNum start address is: 40 (R10)
; pinMask start address is: 36 (R9)
; config start address is: 32 (R8)
; portBase start address is: 28 (R7)
; mode start address is: 24 (R6)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; portBase start address is: 28 (R7)
; portBase end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pinMask start address is: 36 (R9)
; pinMask end address is: 36 (R9)
0x46042	0xF1BA0F10  CMP	R10, #16
0x46046	0xF080807B  BCS	L_GPIO_Config62
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; portBase end address is: 28 (R7)
; config end address is: 32 (R8)
; pinMask end address is: 36 (R9)
;__Lib_GPIO_32F4x1.c, 491 :: 		
; pinMask start address is: 36 (R9)
; config start address is: 32 (R8)
; portBase start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x4604A	0xF04F0301  MOV	R3, #1
0x4604E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4x1.c, 494 :: 		
0x46052	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4x1.c, 495 :: 		
0x46056	0x42A3    CMP	R3, R4
0x46058	0xD16F    BNE	L_GPIO_Config64
;__Lib_GPIO_32F4x1.c, 498 :: 		
0x4605A	0xEA4F044A  LSL	R4, R10, #1
0x4605E	0xF04F0303  MOV	R3, #3
0x46062	0x40A3    LSLS	R3, R4
0x46064	0x43DC    MVN	R4, R3
0x46066	0x683B    LDR	R3, [R7, #0]
0x46068	0x4023    ANDS	R3, R4
0x4606A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4x1.c, 500 :: 		
0x4606C	0xEA4F034A  LSL	R3, R10, #1
0x46070	0xFA06F403  LSL	R4, R6, R3
0x46074	0x683B    LDR	R3, [R7, #0]
0x46076	0x4323    ORRS	R3, R4
0x46078	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4x1.c, 504 :: 		
0x4607A	0xF008030C  AND	R3, R8, #12
0x4607E	0xB313    CBZ	R3, L_GPIO_Config65
;__Lib_GPIO_32F4x1.c, 507 :: 		
0x46080	0xF2070508  ADDW	R5, R7, #8
0x46084	0xEA4F044A  LSL	R4, R10, #1
0x46088	0xF04F0303  MOV	R3, #3
0x4608C	0x40A3    LSLS	R3, R4
0x4608E	0x43DC    MVN	R4, R3
0x46090	0x682B    LDR	R3, [R5, #0]
0x46092	0x4023    ANDS	R3, R4
0x46094	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 509 :: 		
0x46096	0xF2070508  ADDW	R5, R7, #8
0x4609A	0xEA4F034A  LSL	R3, R10, #1
0x4609E	0xFA02F403  LSL	R4, R2, R3
0x460A2	0x682B    LDR	R3, [R5, #0]
0x460A4	0x4323    ORRS	R3, R4
0x460A6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 513 :: 		
0x460A8	0x1D3D    ADDS	R5, R7, #4
0x460AA	0xF04F0301  MOV	R3, #1
0x460AE	0xFA03F30A  LSL	R3, R3, R10
0x460B2	0x43DC    MVN	R4, R3
0x460B4	0x682B    LDR	R3, [R5, #0]
0x460B6	0x4023    ANDS	R3, R4
0x460B8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 515 :: 		
0x460BA	0x1D3D    ADDS	R5, R7, #4
0x460BC	0xFA01F40A  LSL	R4, R1, R10
0x460C0	0x682B    LDR	R3, [R5, #0]
0x460C2	0x4323    ORRS	R3, R4
0x460C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 516 :: 		
L_GPIO_Config65:
;__Lib_GPIO_32F4x1.c, 521 :: 		
0x460C6	0xF207050C  ADDW	R5, R7, #12
0x460CA	0xEA4F044A  LSL	R4, R10, #1
0x460CE	0xF04F0303  MOV	R3, #3
0x460D2	0x40A3    LSLS	R3, R4
0x460D4	0x43DC    MVN	R4, R3
0x460D6	0x682B    LDR	R3, [R5, #0]
0x460D8	0x4023    ANDS	R3, R4
0x460DA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 523 :: 		
0x460DC	0xF207050C  ADDW	R5, R7, #12
0x460E0	0xEA4F034A  LSL	R3, R10, #1
0x460E4	0xFA00F403  LSL	R4, R0, R3
0x460E8	0x682B    LDR	R3, [R5, #0]
0x460EA	0x4323    ORRS	R3, R4
0x460EC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 535 :: 		
0x460EE	0xF0080308  AND	R3, R8, #8
0x460F2	0xB313    CBZ	R3, L_GPIO_Config66
;__Lib_GPIO_32F4x1.c, 537 :: 		
0x460F4	0xF4080370  AND	R3, R8, #15728640
0x460F8	0x0D1B    LSRS	R3, R3, #20
0x460FA	0xF88D3004  STRB	R3, [SP, #4]
;__Lib_GPIO_32F4x1.c, 540 :: 		
0x460FE	0xF1BA0F07  CMP	R10, #7
0x46102	0xD904    BLS	L_GPIO_Config67
;__Lib_GPIO_32F4x1.c, 542 :: 		
0x46104	0xF1070B24  ADD	R11, R7, #36
; altFcnBase start address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 543 :: 		
0x46108	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4x1.c, 544 :: 		
; pos end address is: 20 (R5)
; altFcnBase end address is: 44 (R11)
0x4610C	0xE002    B	L_GPIO_Config68
L_GPIO_Config67:
;__Lib_GPIO_32F4x1.c, 548 :: 		
0x4610E	0xF1070B20  ADD	R11, R7, #32
; altFcnBase start address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 549 :: 		
; pos start address is: 20 (R5)
0x46112	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
; altFcnBase end address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 550 :: 		
L_GPIO_Config68:
;__Lib_GPIO_32F4x1.c, 553 :: 		
; pos start address is: 20 (R5)
; altFcnBase start address is: 44 (R11)
0x46114	0x00AC    LSLS	R4, R5, #2
0x46116	0xF04F030F  MOV	R3, #15
0x4611A	0x40A3    LSLS	R3, R4
0x4611C	0x43DC    MVN	R4, R3
0x4611E	0xF8DB3000  LDR	R3, [R11, #0]
0x46122	0x4023    ANDS	R3, R4
0x46124	0xF8CB3000  STR	R3, [R11, #0]
;__Lib_GPIO_32F4x1.c, 555 :: 		
0x46128	0xF89D4004  LDRB	R4, [SP, #4]
0x4612C	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x4612E	0x409C    LSLS	R4, R3
0x46130	0xF8DB3000  LDR	R3, [R11, #0]
0x46134	0x4323    ORRS	R3, R4
0x46136	0xF8CB3000  STR	R3, [R11, #0]
; altFcnBase end address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 556 :: 		
L_GPIO_Config66:
;__Lib_GPIO_32F4x1.c, 557 :: 		
L_GPIO_Config64:
;__Lib_GPIO_32F4x1.c, 489 :: 		
0x4613A	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4x1.c, 558 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; portBase end address is: 28 (R7)
; config end address is: 32 (R8)
; pinMask end address is: 36 (R9)
; pinNum end address is: 40 (R10)
0x4613E	0xE780    B	L_GPIO_Config61
L_GPIO_Config62:
;__Lib_GPIO_32F4x1.c, 559 :: 		
L_end_GPIO_Config:
0x46140	0xF8DDE000  LDR	LR, [SP, #0]
0x46144	0xB002    ADD	SP, SP, #8
0x46146	0x4770    BX	LR
0x46148	0xFC00FFFF  	#-1024
0x4614C	0x0000FFFF  	#-65536
0x46150	0x00140008  	#524308
0x46154	0x00005555  	#1431633920
0x46158	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4x1.c, 167 :: 		
; port start address is: 0 (R0)
0x44338	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 174 :: 		
0x4433A	0x4922    LDR	R1, [PC, #136]
0x4433C	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; portBase start address is: 0 (R0)
0x44340	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4x1.c, 176 :: 		
; pos start address is: 8 (R2)
0x44342	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4x1.c, 177 :: 		
0x44344	0xE01A    B	L_GPIO_Clk_Enable12
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4x1.c, 179 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_32F4x1.c, 181 :: 		
; pos start address is: 0 (R0)
0x44346	0xF04F0001  MOV	R0, #1
;__Lib_GPIO_32F4x1.c, 182 :: 		
; pos end address is: 0 (R0)
0x4434A	0xE033    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 184 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_32F4x1.c, 186 :: 		
; pos start address is: 0 (R0)
0x4434C	0xF04F0002  MOV	R0, #2
;__Lib_GPIO_32F4x1.c, 187 :: 		
; pos end address is: 0 (R0)
0x44350	0xE030    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 189 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_32F4x1.c, 191 :: 		
; pos start address is: 0 (R0)
0x44352	0xF04F0004  MOV	R0, #4
;__Lib_GPIO_32F4x1.c, 192 :: 		
; pos end address is: 0 (R0)
0x44356	0xE02D    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 194 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_32F4x1.c, 196 :: 		
; pos start address is: 0 (R0)
0x44358	0xF04F0008  MOV	R0, #8
;__Lib_GPIO_32F4x1.c, 197 :: 		
; pos end address is: 0 (R0)
0x4435C	0xE02A    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 199 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_32F4x1.c, 201 :: 		
; pos start address is: 0 (R0)
0x4435E	0xF04F0010  MOV	R0, #16
;__Lib_GPIO_32F4x1.c, 202 :: 		
; pos end address is: 0 (R0)
0x44362	0xE027    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 204 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_32F4x1.c, 206 :: 		
; pos start address is: 0 (R0)
0x44364	0xF04F0020  MOV	R0, #32
;__Lib_GPIO_32F4x1.c, 207 :: 		
; pos end address is: 0 (R0)
0x44368	0xE024    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 209 :: 		
L_GPIO_Clk_Enable20:
;__Lib_GPIO_32F4x1.c, 211 :: 		
; pos start address is: 0 (R0)
0x4436A	0xF04F0040  MOV	R0, #64
;__Lib_GPIO_32F4x1.c, 212 :: 		
; pos end address is: 0 (R0)
0x4436E	0xE021    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 214 :: 		
L_GPIO_Clk_Enable21:
;__Lib_GPIO_32F4x1.c, 216 :: 		
; pos start address is: 0 (R0)
0x44370	0xF04F0080  MOV	R0, #128
;__Lib_GPIO_32F4x1.c, 217 :: 		
; pos end address is: 0 (R0)
0x44374	0xE01E    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 219 :: 		
L_GPIO_Clk_Enable22:
;__Lib_GPIO_32F4x1.c, 221 :: 		
; pos start address is: 0 (R0)
0x44376	0xF44F7080  MOV	R0, #256
;__Lib_GPIO_32F4x1.c, 222 :: 		
; pos end address is: 0 (R0)
0x4437A	0xE01B    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 224 :: 		
L_GPIO_Clk_Enable12:
; pos start address is: 8 (R2)
; portBase start address is: 0 (R0)
0x4437C	0x4912    LDR	R1, [PC, #72]
0x4437E	0x4288    CMP	R0, R1
0x44380	0xD0E1    BEQ	L_GPIO_Clk_Enable14
0x44382	0x4912    LDR	R1, [PC, #72]
0x44384	0x4288    CMP	R0, R1
0x44386	0xD0E1    BEQ	L_GPIO_Clk_Enable15
0x44388	0x4911    LDR	R1, [PC, #68]
0x4438A	0x4288    CMP	R0, R1
0x4438C	0xD0E1    BEQ	L_GPIO_Clk_Enable16
0x4438E	0x4911    LDR	R1, [PC, #68]
0x44390	0x4288    CMP	R0, R1
0x44392	0xD0E1    BEQ	L_GPIO_Clk_Enable17
0x44394	0x4910    LDR	R1, [PC, #64]
0x44396	0x4288    CMP	R0, R1
0x44398	0xD0E1    BEQ	L_GPIO_Clk_Enable18
0x4439A	0x4910    LDR	R1, [PC, #64]
0x4439C	0x4288    CMP	R0, R1
0x4439E	0xD0E1    BEQ	L_GPIO_Clk_Enable19
0x443A0	0x490F    LDR	R1, [PC, #60]
0x443A2	0x4288    CMP	R0, R1
0x443A4	0xD0E1    BEQ	L_GPIO_Clk_Enable20
0x443A6	0x490F    LDR	R1, [PC, #60]
0x443A8	0x4288    CMP	R0, R1
0x443AA	0xD0E1    BEQ	L_GPIO_Clk_Enable21
0x443AC	0x490E    LDR	R1, [PC, #56]
0x443AE	0x4288    CMP	R0, R1
0x443B0	0xD0E1    BEQ	L_GPIO_Clk_Enable22
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
0x443B2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable13:
;__Lib_GPIO_32F4x1.c, 227 :: 		
; pos start address is: 0 (R0)
0x443B4	0x490D    LDR	R1, [PC, #52]
0x443B6	0x6809    LDR	R1, [R1, #0]
0x443B8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x443BC	0x490B    LDR	R1, [PC, #44]
0x443BE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4x1.c, 228 :: 		
L_end_GPIO_Clk_Enable:
0x443C0	0xB001    ADD	SP, SP, #4
0x443C2	0x4770    BX	LR
0x443C4	0xFC00FFFF  	#-1024
0x443C8	0x00004002  	#1073872896
0x443CC	0x04004002  	#1073873920
0x443D0	0x08004002  	#1073874944
0x443D4	0x0C004002  	#1073875968
0x443D8	0x10004002  	#1073876992
0x443DC	0x14004002  	#1073878016
0x443E0	0x18004002  	#1073879040
0x443E4	0x1C004002  	#1073880064
0x443E8	0x20004002  	#1073881088
0x443EC	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_UART2_Init:
;__Lib_UART_126.c, 308 :: 		
; baud_rate start address is: 0 (R0)
0x47C78	0xB081    SUB	SP, SP, #4
0x47C7A	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_126.c, 309 :: 		
0x47C7E	0x4A09    LDR	R2, [PC, #36]
0x47C80	0xF2400100  MOVW	R1, #0
0x47C84	0xB404    PUSH	(R2)
0x47C86	0xB402    PUSH	(R1)
0x47C88	0xF2400300  MOVW	R3, #0
0x47C8C	0xF2400200  MOVW	R2, #0
0x47C90	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x47C92	0x4805    LDR	R0, [PC, #20]
0x47C94	0xF7FEFF34  BL	__Lib_UART_126_UARTx_Init_Advanced+0
0x47C98	0xB002    ADD	SP, SP, #8
;__Lib_UART_126.c, 310 :: 		
L_end_UART2_Init:
0x47C9A	0xF8DDE000  LDR	LR, [SP, #0]
0x47C9E	0xB001    ADD	SP, SP, #4
0x47CA0	0x4770    BX	LR
0x47CA2	0xBF00    NOP
0x47CA4	0x86900004  	__GPIO_MODULE_USART2_PA23+0
0x47CA8	0x44004000  	USART2_SR+0
; end of _UART2_Init
__Lib_UART_126_UARTx_Init_Advanced:
;__Lib_UART_126.c, 226 :: 		
; UART_Base start address is: 0 (R0)
0x46B00	0xB08A    SUB	SP, SP, #40
0x46B02	0xF8CDE000  STR	LR, [SP, #0]
0x46B06	0x9108    STR	R1, [SP, #32]
0x46B08	0xF8AD3024  STRH	R3, [SP, #36]
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
0x46B0C	0xF8BD4028  LDRH	R4, [SP, #40]
0x46B10	0xF8AD4028  STRH	R4, [SP, #40]
; module start address is: 24 (R6)
0x46B14	0x9E0B    LDR	R6, [SP, #44]
;__Lib_UART_126.c, 230 :: 		
0x46B16	0xAC03    ADD	R4, SP, #12
0x46B18	0x9001    STR	R0, [SP, #4]
0x46B1A	0x4620    MOV	R0, R4
0x46B1C	0xF7FDFEE6  BL	_RCC_GetClocksFrequency+0
0x46B20	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_126.c, 232 :: 		
0x46B22	0x4C50    LDR	R4, [PC, #320]
0x46B24	0x42A0    CMP	R0, R4
0x46B26	0xD112    BNE	L___Lib_UART_126_UARTx_Init_Advanced15
;__Lib_UART_126.c, 233 :: 		
0x46B28	0x2501    MOVS	R5, #1
0x46B2A	0xB26D    SXTB	R5, R5
0x46B2C	0x4C4E    LDR	R4, [PC, #312]
0x46B2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 234 :: 		
0x46B30	0x4D4E    LDR	R5, [PC, #312]
0x46B32	0x4C4F    LDR	R4, [PC, #316]
0x46B34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 235 :: 		
0x46B36	0x4D4F    LDR	R5, [PC, #316]
0x46B38	0x4C4F    LDR	R4, [PC, #316]
0x46B3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 236 :: 		
0x46B3C	0x4D4F    LDR	R5, [PC, #316]
0x46B3E	0x4C50    LDR	R4, [PC, #320]
0x46B40	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 237 :: 		
0x46B42	0x4D50    LDR	R5, [PC, #320]
0x46B44	0x4C50    LDR	R4, [PC, #320]
0x46B46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 238 :: 		
0x46B48	0x9C06    LDR	R4, [SP, #24]
0x46B4A	0x9402    STR	R4, [SP, #8]
;__Lib_UART_126.c, 239 :: 		
0x46B4C	0xE02A    B	L___Lib_UART_126_UARTx_Init_Advanced16
L___Lib_UART_126_UARTx_Init_Advanced15:
;__Lib_UART_126.c, 240 :: 		
0x46B4E	0x4C4F    LDR	R4, [PC, #316]
0x46B50	0x42A0    CMP	R0, R4
0x46B52	0xD112    BNE	L___Lib_UART_126_UARTx_Init_Advanced17
;__Lib_UART_126.c, 241 :: 		
0x46B54	0x2501    MOVS	R5, #1
0x46B56	0xB26D    SXTB	R5, R5
0x46B58	0x4C4D    LDR	R4, [PC, #308]
0x46B5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 242 :: 		
0x46B5C	0x4D4D    LDR	R5, [PC, #308]
0x46B5E	0x4C44    LDR	R4, [PC, #272]
0x46B60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 243 :: 		
0x46B62	0x4D4D    LDR	R5, [PC, #308]
0x46B64	0x4C44    LDR	R4, [PC, #272]
0x46B66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 244 :: 		
0x46B68	0x4D4C    LDR	R5, [PC, #304]
0x46B6A	0x4C45    LDR	R4, [PC, #276]
0x46B6C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 245 :: 		
0x46B6E	0x4D4C    LDR	R5, [PC, #304]
0x46B70	0x4C45    LDR	R4, [PC, #276]
0x46B72	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 246 :: 		
0x46B74	0x9C05    LDR	R4, [SP, #20]
0x46B76	0x9402    STR	R4, [SP, #8]
;__Lib_UART_126.c, 247 :: 		
0x46B78	0xE014    B	L___Lib_UART_126_UARTx_Init_Advanced18
L___Lib_UART_126_UARTx_Init_Advanced17:
;__Lib_UART_126.c, 248 :: 		
0x46B7A	0x4C4A    LDR	R4, [PC, #296]
0x46B7C	0x42A0    CMP	R0, R4
0x46B7E	0xD111    BNE	L___Lib_UART_126_UARTx_Init_Advanced19
;__Lib_UART_126.c, 249 :: 		
0x46B80	0x2501    MOVS	R5, #1
0x46B82	0xB26D    SXTB	R5, R5
0x46B84	0x4C48    LDR	R4, [PC, #288]
0x46B86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 250 :: 		
0x46B88	0x4D48    LDR	R5, [PC, #288]
0x46B8A	0x4C39    LDR	R4, [PC, #228]
0x46B8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 251 :: 		
0x46B8E	0x4D48    LDR	R5, [PC, #288]
0x46B90	0x4C39    LDR	R4, [PC, #228]
0x46B92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 252 :: 		
0x46B94	0x4D47    LDR	R5, [PC, #284]
0x46B96	0x4C3A    LDR	R4, [PC, #232]
0x46B98	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 253 :: 		
0x46B9A	0x4D47    LDR	R5, [PC, #284]
0x46B9C	0x4C3A    LDR	R4, [PC, #232]
0x46B9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_126.c, 254 :: 		
0x46BA0	0x9C06    LDR	R4, [SP, #24]
0x46BA2	0x9402    STR	R4, [SP, #8]
;__Lib_UART_126.c, 255 :: 		
L___Lib_UART_126_UARTx_Init_Advanced19:
L___Lib_UART_126_UARTx_Init_Advanced18:
L___Lib_UART_126_UARTx_Init_Advanced16:
;__Lib_UART_126.c, 257 :: 		
0x46BA4	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x46BA6	0x4630    MOV	R0, R6
0x46BA8	0xF7FDFA58  BL	_GPIO_Alternate_Function_Enable+0
0x46BAC	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_126.c, 259 :: 		
0x46BAE	0xF2000510  ADDW	R5, R0, #16
0x46BB2	0x2400    MOVS	R4, #0
0x46BB4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_126.c, 260 :: 		
0x46BB6	0xF2000610  ADDW	R6, R0, #16
0x46BBA	0x6835    LDR	R5, [R6, #0]
0x46BBC	0xF8BD4028  LDRH	R4, [SP, #40]
0x46BC0	0xEA450404  ORR	R4, R5, R4, LSL #0
0x46BC4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_126.c, 261 :: 		
0x46BC6	0xF200050C  ADDW	R5, R0, #12
0x46BCA	0x2400    MOVS	R4, #0
0x46BCC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_126.c, 263 :: 		
0x46BCE	0xF8BD4024  LDRH	R4, [SP, #36]
0x46BD2	0xB12C    CBZ	R4, L___Lib_UART_126_UARTx_Init_Advanced20
;__Lib_UART_126.c, 264 :: 		
0x46BD4	0xF8BD4024  LDRH	R4, [SP, #36]
0x46BD8	0xF4446480  ORR	R4, R4, #1024
0x46BDC	0xF8AD4024  STRH	R4, [SP, #36]
;__Lib_UART_126.c, 265 :: 		
L___Lib_UART_126_UARTx_Init_Advanced20:
;__Lib_UART_126.c, 267 :: 		
0x46BE0	0xF200060C  ADDW	R6, R0, #12
0x46BE4	0x6835    LDR	R5, [R6, #0]
0x46BE6	0xF8BD4024  LDRH	R4, [SP, #36]
0x46BEA	0xEA450404  ORR	R4, R5, R4, LSL #0
0x46BEE	0x6034    STR	R4, [R6, #0]
;__Lib_UART_126.c, 269 :: 		
0x46BF0	0xF200060C  ADDW	R6, R0, #12
0x46BF4	0x2501    MOVS	R5, #1
0x46BF6	0x6834    LDR	R4, [R6, #0]
0x46BF8	0xF365344D  BFI	R4, R5, #13, #1
0x46BFC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_126.c, 270 :: 		
0x46BFE	0xF200060C  ADDW	R6, R0, #12
0x46C02	0x2501    MOVS	R5, #1
0x46C04	0x6834    LDR	R4, [R6, #0]
0x46C06	0xF36504C3  BFI	R4, R5, #3, #1
0x46C0A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_126.c, 271 :: 		
0x46C0C	0xF200060C  ADDW	R6, R0, #12
0x46C10	0x2501    MOVS	R5, #1
0x46C12	0x6834    LDR	R4, [R6, #0]
0x46C14	0xF3650482  BFI	R4, R5, #2, #1
0x46C18	0x6034    STR	R4, [R6, #0]
;__Lib_UART_126.c, 272 :: 		
0x46C1A	0xF2000514  ADDW	R5, R0, #20
0x46C1E	0x2400    MOVS	R4, #0
0x46C20	0x602C    STR	R4, [R5, #0]
;__Lib_UART_126.c, 277 :: 		
0x46C22	0x9D02    LDR	R5, [SP, #8]
0x46C24	0x2419    MOVS	R4, #25
0x46C26	0x4365    MULS	R5, R4, R5
0x46C28	0x9C08    LDR	R4, [SP, #32]
0x46C2A	0x00A4    LSLS	R4, R4, #2
0x46C2C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_126.c, 278 :: 		
0x46C30	0x2464    MOVS	R4, #100
0x46C32	0xFBB7F4F4  UDIV	R4, R7, R4
0x46C36	0x0126    LSLS	R6, R4, #4
;__Lib_UART_126.c, 280 :: 		
0x46C38	0x0935    LSRS	R5, R6, #4
0x46C3A	0x2464    MOVS	R4, #100
0x46C3C	0x436C    MULS	R4, R5, R4
0x46C3E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_126.c, 281 :: 		
0x46C40	0x0124    LSLS	R4, R4, #4
0x46C42	0xF2040532  ADDW	R5, R4, #50
0x46C46	0x2464    MOVS	R4, #100
0x46C48	0xFBB5F4F4  UDIV	R4, R5, R4
0x46C4C	0xF004040F  AND	R4, R4, #15
0x46C50	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_126.c, 283 :: 		
0x46C54	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x46C58	0xB2A4    UXTH	R4, R4
0x46C5A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_126.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x46C5C	0xF8DDE000  LDR	LR, [SP, #0]
0x46C60	0xB00A    ADD	SP, SP, #40
0x46C62	0x4770    BX	LR
0x46C64	0x10004001  	USART1_SR+0
0x46C68	0x08904247  	RCC_APB2ENR+0
0x46C6C	0x1ACD0004  	_UART1_Write+0
0x46C70	0x0B642000  	_UART_Wr_Ptr+0
0x46C74	0x38090004  	_UART1_Read+0
0x46C78	0x0B602000  	_UART_Rd_Ptr+0
0x46C7C	0x3B6D0004  	_UART1_Data_Ready+0
0x46C80	0x0B5C2000  	_UART_Rdy_Ptr+0
0x46C84	0x3B850004  	_UART1_Tx_Idle+0
0x46C88	0x0B682000  	_UART_Tx_Idle_Ptr+0
0x46C8C	0x44004000  	USART2_SR+0
0x46C90	0x08444247  	RCC_APB1ENR+0
0x46C94	0x287D0004  	_UART2_Write+0
0x46C98	0x3CC50004  	_UART2_Read+0
0x46C9C	0x3D150004  	_UART2_Data_Ready+0
0x46CA0	0x37F10004  	_UART2_Tx_Idle+0
0x46CA4	0x14004001  	USART6_SR+0
0x46CA8	0x08944247  	RCC_APB2ENR+0
0x46CAC	0x1B8D0004  	_UART3_Write+0
0x46CB0	0x3B9D0004  	_UART3_Read+0
0x46CB4	0x3B550004  	_UART3_Data_Ready+0
0x46CB8	0x3A190004  	_UART3_Tx_Idle+0
; end of __Lib_UART_126_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 402 :: 		
; RCC_Clocks start address is: 0 (R0)
0x448EC	0xB082    SUB	SP, SP, #8
0x448EE	0xF8CDE000  STR	LR, [SP, #0]
0x448F2	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 404 :: 		
;__Lib_System_4XX.c, 406 :: 		
0x448F4	0x1D19    ADDS	R1, R3, #4
0x448F6	0x9101    STR	R1, [SP, #4]
0x448F8	0xF7FFF888  BL	_Get_Fosc_kHz+0
0x448FC	0xF24031E8  MOVW	R1, #1000
0x44900	0xFB00F201  MUL	R2, R0, R1
0x44904	0x9901    LDR	R1, [SP, #4]
0x44906	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 409 :: 		
0x44908	0x4917    LDR	R1, [PC, #92]
0x4490A	0x6809    LDR	R1, [R1, #0]
0x4490C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 410 :: 		
0x44910	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 411 :: 		
0x44912	0x4916    LDR	R1, [PC, #88]
0x44914	0x1889    ADDS	R1, R1, R2
0x44916	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x44918	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 413 :: 		
0x4491A	0x1D19    ADDS	R1, R3, #4
0x4491C	0x6809    LDR	R1, [R1, #0]
0x4491E	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x44920	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 416 :: 		
0x44922	0x4911    LDR	R1, [PC, #68]
0x44924	0x6809    LDR	R1, [R1, #0]
0x44926	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 417 :: 		
0x4492A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 418 :: 		
0x4492C	0x490F    LDR	R1, [PC, #60]
0x4492E	0x1889    ADDS	R1, R1, R2
0x44930	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x44932	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 420 :: 		
0x44934	0xF2030208  ADDW	R2, R3, #8
0x44938	0x1D19    ADDS	R1, R3, #4
0x4493A	0x6809    LDR	R1, [R1, #0]
0x4493C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x4493E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 423 :: 		
0x44940	0x4909    LDR	R1, [PC, #36]
0x44942	0x6809    LDR	R1, [R1, #0]
0x44944	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 424 :: 		
0x44948	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 425 :: 		
0x4494A	0x4908    LDR	R1, [PC, #32]
0x4494C	0x1889    ADDS	R1, R1, R2
0x4494E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x44950	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 427 :: 		
0x44952	0xF203020C  ADDW	R2, R3, #12
0x44956	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x44958	0x6809    LDR	R1, [R1, #0]
0x4495A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x4495C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 428 :: 		
L_end_RCC_GetClocksFrequency:
0x4495E	0xF8DDE000  LDR	LR, [SP, #0]
0x44962	0xB002    ADD	SP, SP, #8
0x44964	0x4770    BX	LR
0x44966	0xBF00    NOP
0x44968	0x38084002  	RCC_CFGR+0
0x4496C	0x02DC2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x43A0C	0x4801    LDR	R0, [PC, #4]
0x43A0E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x43A10	0x4770    BX	LR
0x43A12	0xBF00    NOP
0x43A14	0x06EC2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4x1.c, 565 :: 		
; module start address is: 0 (R0)
0x4405C	0xB083    SUB	SP, SP, #12
0x4405E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 570 :: 		
; i start address is: 16 (R4)
0x44062	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4x1.c, 571 :: 		
L_GPIO_Alternate_Function_Enable69:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x44064	0x00A1    LSLS	R1, R4, #2
0x44066	0x1841    ADDS	R1, R0, R1
0x44068	0x6809    LDR	R1, [R1, #0]
0x4406A	0xF1B13FFF  CMP	R1, #-1
0x4406E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F4x1.c, 573 :: 		
0x44070	0xF2000134  ADDW	R1, R0, #52
0x44074	0x00A3    LSLS	R3, R4, #2
0x44076	0x18C9    ADDS	R1, R1, R3
0x44078	0x6809    LDR	R1, [R1, #0]
0x4407A	0x460A    MOV	R2, R1
0x4407C	0x18C1    ADDS	R1, R0, R3
0x4407E	0x6809    LDR	R1, [R1, #0]
0x44080	0x9001    STR	R0, [SP, #4]
0x44082	0xF8AD4008  STRH	R4, [SP, #8]
0x44086	0x4608    MOV	R0, R1
0x44088	0x4611    MOV	R1, R2
0x4408A	0xF7FFFD93  BL	__Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function+0
0x4408E	0xF8BD4008  LDRH	R4, [SP, #8]
0x44092	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4x1.c, 574 :: 		
0x44094	0x1C64    ADDS	R4, R4, #1
0x44096	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4x1.c, 575 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x44098	0xE7E4    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F4x1.c, 576 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x4409A	0xF8DDE000  LDR	LR, [SP, #0]
0x4409E	0xB003    ADD	SP, SP, #12
0x440A0	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4x1.c, 79 :: 		
; config start address is: 4 (R1)
; afPin start address is: 0 (R0)
0x43BB4	0xB084    SUB	SP, SP, #16
0x43BB6	0xF8CDE000  STR	LR, [SP, #0]
0x43BBA	0x4605    MOV	R5, R0
; config end address is: 4 (R1)
; afPin end address is: 0 (R0)
; afPin start address is: 20 (R5)
; config start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 90 :: 		
0x43BBC	0xF00503FF  AND	R3, R5, #255
0x43BC0	0x091A    LSRS	R2, R3, #4
; port start address is: 16 (R4)
0x43BC2	0x4614    MOV	R4, R2
;__Lib_GPIO_32F4x1.c, 91 :: 		
0x43BC4	0xF003000F  AND	R0, R3, #15
; pin start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 92 :: 		
0x43BC8	0x0A2A    LSRS	R2, R5, #8
; afPin end address is: 20 (R5)
0x43BCA	0xF002020F  AND	R2, R2, #15
; af start address is: 48 (R12)
0x43BCE	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4x1.c, 94 :: 		
0x43BD0	0xE01A    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function0
; port end address is: 16 (R4)
;__Lib_GPIO_32F4x1.c, 96 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function2:
;__Lib_GPIO_32F4x1.c, 98 :: 		
0x43BD2	0x4A29    LDR	R2, [PC, #164]
0x43BD4	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 99 :: 		
0x43BD6	0xE029    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 101 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function3:
;__Lib_GPIO_32F4x1.c, 103 :: 		
0x43BD8	0x4A28    LDR	R2, [PC, #160]
0x43BDA	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 104 :: 		
0x43BDC	0xE026    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 106 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function4:
;__Lib_GPIO_32F4x1.c, 108 :: 		
0x43BDE	0x4A28    LDR	R2, [PC, #160]
0x43BE0	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 109 :: 		
0x43BE2	0xE023    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 111 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function5:
;__Lib_GPIO_32F4x1.c, 113 :: 		
0x43BE4	0x4A27    LDR	R2, [PC, #156]
0x43BE6	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 114 :: 		
0x43BE8	0xE020    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 116 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function6:
;__Lib_GPIO_32F4x1.c, 118 :: 		
0x43BEA	0x4A27    LDR	R2, [PC, #156]
0x43BEC	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 119 :: 		
0x43BEE	0xE01D    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 121 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function7:
;__Lib_GPIO_32F4x1.c, 123 :: 		
0x43BF0	0x4A26    LDR	R2, [PC, #152]
0x43BF2	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 124 :: 		
0x43BF4	0xE01A    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 126 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function8:
;__Lib_GPIO_32F4x1.c, 128 :: 		
0x43BF6	0x4A26    LDR	R2, [PC, #152]
0x43BF8	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 129 :: 		
0x43BFA	0xE017    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 131 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function9:
;__Lib_GPIO_32F4x1.c, 133 :: 		
0x43BFC	0x4A25    LDR	R2, [PC, #148]
0x43BFE	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 134 :: 		
0x43C00	0xE014    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 136 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function10:
;__Lib_GPIO_32F4x1.c, 138 :: 		
0x43C02	0x4A25    LDR	R2, [PC, #148]
0x43C04	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 139 :: 		
0x43C06	0xE011    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 141 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function0:
; port start address is: 16 (R4)
0x43C08	0x2C00    CMP	R4, #0
0x43C0A	0xD0E2    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function2
0x43C0C	0x2C01    CMP	R4, #1
0x43C0E	0xD0E3    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function3
0x43C10	0x2C02    CMP	R4, #2
0x43C12	0xD0E4    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function4
0x43C14	0x2C03    CMP	R4, #3
0x43C16	0xD0E5    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function5
0x43C18	0x2C04    CMP	R4, #4
0x43C1A	0xD0E6    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function6
0x43C1C	0x2C05    CMP	R4, #5
0x43C1E	0xD0E7    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function7
0x43C20	0x2C06    CMP	R4, #6
0x43C22	0xD0E8    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function8
0x43C24	0x2C07    CMP	R4, #7
0x43C26	0xD0E9    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function9
0x43C28	0x2C08    CMP	R4, #8
0x43C2A	0xD0EA    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function10
; port end address is: 16 (R4)
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1:
;__Lib_GPIO_32F4x1.c, 144 :: 		
0x43C2C	0x2201    MOVS	R2, #1
0x43C2E	0x4082    LSLS	R2, R0
0x43C30	0x9001    STR	R0, [SP, #4]
; config end address is: 4 (R1)
0x43C32	0xF8AD2008  STRH	R2, [SP, #8]
0x43C36	0x9803    LDR	R0, [SP, #12]
0x43C38	0x460A    MOV	R2, R1
0x43C3A	0xF8BD1008  LDRH	R1, [SP, #8]
0x43C3E	0xF002F95B  BL	_GPIO_Config+0
0x43C42	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4x1.c, 147 :: 		
0x43C44	0x9A03    LDR	R2, [SP, #12]
0x43C46	0xF2020120  ADDW	R1, R2, #32
; altFcnBase start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 148 :: 		
0x43C4A	0x2807    CMP	R0, #7
0x43C4C	0xD902    BLS	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function93
;__Lib_GPIO_32F4x1.c, 150 :: 		
0x43C4E	0x1D09    ADDS	R1, R1, #4
;__Lib_GPIO_32F4x1.c, 151 :: 		
0x43C50	0x3808    SUBS	R0, #8
; pin end address is: 0 (R0)
; altFcnBase end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 152 :: 		
0x43C52	0xE7FF    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function11
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function93:
;__Lib_GPIO_32F4x1.c, 148 :: 		
;__Lib_GPIO_32F4x1.c, 152 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function11:
;__Lib_GPIO_32F4x1.c, 154 :: 		
; pin start address is: 0 (R0)
; altFcnBase start address is: 4 (R1)
0x43C54	0x0083    LSLS	R3, R0, #2
0x43C56	0xF04F020F  MOV	R2, #15
0x43C5A	0x409A    LSLS	R2, R3
0x43C5C	0x43D3    MVN	R3, R2
0x43C5E	0x680A    LDR	R2, [R1, #0]
0x43C60	0x401A    ANDS	R2, R3
0x43C62	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4x1.c, 156 :: 		
0x43C64	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x43C66	0xFA0CF302  LSL	R3, R12, R2
; af end address is: 48 (R12)
0x43C6A	0x680A    LDR	R2, [R1, #0]
0x43C6C	0x431A    ORRS	R2, R3
0x43C6E	0x600A    STR	R2, [R1, #0]
; altFcnBase end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 157 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x43C70	0xF8DDE000  LDR	LR, [SP, #0]
0x43C74	0xB004    ADD	SP, SP, #16
0x43C76	0x4770    BX	LR
0x43C78	0x00004002  	#1073872896
0x43C7C	0x04004002  	#1073873920
0x43C80	0x08004002  	#1073874944
0x43C84	0x0C004002  	#1073875968
0x43C88	0x10004002  	#1073876992
0x43C8C	0x14004002  	#1073878016
0x43C90	0x18004002  	#1073879040
0x43C94	0x1C004002  	#1073880064
0x43C98	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function
_GPIO_Digital_Input:
;__Lib_GPIO_32F4x1.c, 593 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x47D4C	0xB081    SUB	SP, SP, #4
0x47D4E	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 595 :: 		
0x47D52	0xF04F0242  MOV	R2, #66
0x47D56	0xB289    UXTH	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x47D58	0xF7FEF8CE  BL	_GPIO_Config+0
;__Lib_GPIO_32F4x1.c, 596 :: 		
L_end_GPIO_Digital_Input:
0x47D5C	0xF8DDE000  LDR	LR, [SP, #0]
0x47D60	0xB001    ADD	SP, SP, #4
0x47D62	0x4770    BX	LR
; end of _GPIO_Digital_Input
_UART2_Write_Text:
;__Lib_UART_126.c, 71 :: 		
; uart_text start address is: 0 (R0)
0x47D30	0xB081    SUB	SP, SP, #4
0x47D32	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_126.c, 72 :: 		
0x47D36	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x47D38	0x4803    LDR	R0, [PC, #12]
0x47D3A	0xF7FFFD23  BL	__Lib_UART_126_UARTx_Write_Text+0
;__Lib_UART_126.c, 73 :: 		
L_end_UART2_Write_Text:
0x47D3E	0xF8DDE000  LDR	LR, [SP, #0]
0x47D42	0xB001    ADD	SP, SP, #4
0x47D44	0x4770    BX	LR
0x47D46	0xBF00    NOP
0x47D48	0x44004000  	USART2_SR+0
; end of _UART2_Write_Text
__Lib_UART_126_UARTx_Write_Text:
;__Lib_UART_126.c, 56 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x47784	0xB081    SUB	SP, SP, #4
0x47786	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_126.c, 57 :: 		
; counter start address is: 24 (R6)
0x4778A	0x2600    MOVS	R6, #0
;__Lib_UART_126.c, 59 :: 		
0x4778C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x4778E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x47790	0x4605    MOV	R5, R0
0x47792	0xB2D8    UXTB	R0, R3
0x47794	0x460C    MOV	R4, R1
;__Lib_UART_126.c, 60 :: 		
L___Lib_UART_126_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x47796	0xB150    CBZ	R0, L___Lib_UART_126_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_126.c, 61 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x47798	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x4779A	0x4628    MOV	R0, R5
0x4779C	0xF7FCFB5C  BL	__Lib_UART_126_UARTx_Write+0
;__Lib_UART_126.c, 62 :: 		
0x477A0	0x1C72    ADDS	R2, R6, #1
0x477A2	0xB2D2    UXTB	R2, R2
0x477A4	0xB2D6    UXTB	R6, R2
;__Lib_UART_126.c, 63 :: 		
0x477A6	0x18A2    ADDS	R2, R4, R2
0x477A8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x477AA	0xB2D0    UXTB	R0, R2
;__Lib_UART_126.c, 64 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x477AC	0xE7F3    B	L___Lib_UART_126_UARTx_Write_Text2
L___Lib_UART_126_UARTx_Write_Text3:
;__Lib_UART_126.c, 65 :: 		
L_end_UARTx_Write_Text:
0x477AE	0xF8DDE000  LDR	LR, [SP, #0]
0x477B2	0xB001    ADD	SP, SP, #4
0x477B4	0x4770    BX	LR
; end of __Lib_UART_126_UARTx_Write_Text
__Lib_UART_126_UARTx_Write:
;__Lib_UART_126.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x43E58	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x43E5A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x43E5E	0x4601    MOV	R1, R0
0x43E60	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_126.c, 36 :: 		
L___Lib_UART_126_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x43E64	0x680B    LDR	R3, [R1, #0]
0x43E66	0xF3C312C0  UBFX	R2, R3, #7, #1
0x43E6A	0xB902    CBNZ	R2, L___Lib_UART_126_UARTx_Write1
;__Lib_UART_126.c, 37 :: 		
0x43E6C	0xE7FA    B	L___Lib_UART_126_UARTx_Write0
L___Lib_UART_126_UARTx_Write1:
;__Lib_UART_126.c, 38 :: 		
0x43E6E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x43E70	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_126.c, 39 :: 		
L_end_UARTx_Write:
0x43E72	0xB001    ADD	SP, SP, #4
0x43E74	0x4770    BX	LR
; end of __Lib_UART_126_UARTx_Write
_SPI2_Init_Advanced:
;__Lib_SPI_12345.c, 201 :: 		
; module start address is: 8 (R2)
0x477D4	0xB083    SUB	SP, SP, #12
0x477D6	0xF8CDE000  STR	LR, [SP, #0]
0x477DA	0xF88D0004  STRB	R0, [SP, #4]
0x477DE	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_12345.c, 204 :: 		
0x477E0	0x4C0B    LDR	R4, [PC, #44]
0x477E2	0x4B0C    LDR	R3, [PC, #48]
0x477E4	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_12345.c, 205 :: 		
0x477E6	0x4C0C    LDR	R4, [PC, #48]
0x477E8	0x4B0C    LDR	R3, [PC, #48]
0x477EA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_12345.c, 207 :: 		
0x477EC	0x2401    MOVS	R4, #1
0x477EE	0xB264    SXTB	R4, R4
0x477F0	0x4B0B    LDR	R3, [PC, #44]
0x477F2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_12345.c, 210 :: 		
0x477F4	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x477F6	0xF7FCFC31  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_12345.c, 213 :: 		
0x477FA	0x9A02    LDR	R2, [SP, #8]
0x477FC	0xF89D1004  LDRB	R1, [SP, #4]
0x47800	0x4808    LDR	R0, [PC, #32]
0x47802	0xF7FFFA5B  BL	__Lib_SPI_12345_SPIx_Init_Advanced+0
;__Lib_SPI_12345.c, 214 :: 		
L_end_SPI2_Init_Advanced:
0x47806	0xF8DDE000  LDR	LR, [SP, #0]
0x4780A	0xB003    ADD	SP, SP, #12
0x4780C	0x4770    BX	LR
0x4780E	0xBF00    NOP
0x47810	0x295D0004  	_SPI2_Read+0
0x47814	0x0B142000  	_SPI_Rd_Ptr+0
0x47818	0x28C90004  	_SPI2_Write+0
0x4781C	0x0B582000  	_SPI_Wr_Ptr+0
0x47820	0x08384247  	RCC_APB1ENR+0
0x47824	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
__Lib_SPI_12345_SPIx_Init_Advanced:
;__Lib_SPI_12345.c, 65 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x46CBC	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_12345.c, 71 :: 		
0x46CBE	0x2300    MOVS	R3, #0
0x46CC0	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_12345.c, 74 :: 		
0x46CC2	0x00CB    LSLS	R3, R1, #3
0x46CC4	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x46CC6	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_12345.c, 77 :: 		
0x46CCA	0x6804    LDR	R4, [R0, #0]
0x46CCC	0xB29B    UXTH	R3, R3
0x46CCE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x46CD2	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_12345.c, 80 :: 		
0x46CD4	0x1D05    ADDS	R5, R0, #4
0x46CD6	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x46CD8	0x461C    MOV	R4, R3
0x46CDA	0x682B    LDR	R3, [R5, #0]
0x46CDC	0xF3640382  BFI	R3, R4, #2, #1
0x46CE0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_12345.c, 82 :: 		
0x46CE2	0xF200051C  ADDW	R5, R0, #28
0x46CE6	0x2400    MOVS	R4, #0
0x46CE8	0x682B    LDR	R3, [R5, #0]
0x46CEA	0xF36423CB  BFI	R3, R4, #11, #1
0x46CEE	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_12345.c, 83 :: 		
0x46CF0	0x2401    MOVS	R4, #1
0x46CF2	0x6803    LDR	R3, [R0, #0]
0x46CF4	0xF3641386  BFI	R3, R4, #6, #1
0x46CF8	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_12345.c, 84 :: 		
L_end_SPIx_Init_Advanced:
0x46CFA	0xB001    ADD	SP, SP, #4
0x46CFC	0x4770    BX	LR
; end of __Lib_SPI_12345_SPIx_Init_Advanced
_Mmc_SetTimeoutCallback:
;__Lib_Mmc_SDIO.c, 265 :: 		
; MMC_Timeout start address is: 4 (R1)
; Timeout_values start address is: 0 (R0)
0x47BA4	0xB081    SUB	SP, SP, #4
; MMC_Timeout end address is: 4 (R1)
; Timeout_values end address is: 0 (R0)
; Timeout_values start address is: 0 (R0)
; MMC_Timeout start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 267 :: 		
0x47BA6	0x6803    LDR	R3, [R0, #0]
0x47BA8	0x4A17    LDR	R2, [PC, #92]
0x47BAA	0x4293    CMP	R3, R2
0x47BAC	0xD903    BLS	L_Mmc_SetTimeoutCallback17
;__Lib_Mmc_SDIO.c, 268 :: 		
0x47BAE	0x2364    MOVS	R3, #100
0x47BB0	0x4A16    LDR	R2, [PC, #88]
0x47BB2	0x6013    STR	R3, [R2, #0]
0x47BB4	0xE002    B	L_Mmc_SetTimeoutCallback18
L_Mmc_SetTimeoutCallback17:
;__Lib_Mmc_SDIO.c, 270 :: 		
0x47BB6	0x6803    LDR	R3, [R0, #0]
0x47BB8	0x4A14    LDR	R2, [PC, #80]
0x47BBA	0x6013    STR	R3, [R2, #0]
L_Mmc_SetTimeoutCallback18:
;__Lib_Mmc_SDIO.c, 271 :: 		
0x47BBC	0x1D02    ADDS	R2, R0, #4
0x47BBE	0x6813    LDR	R3, [R2, #0]
0x47BC0	0x4A11    LDR	R2, [PC, #68]
0x47BC2	0x4293    CMP	R3, R2
0x47BC4	0xD904    BLS	L_Mmc_SetTimeoutCallback19
;__Lib_Mmc_SDIO.c, 272 :: 		
0x47BC6	0xF24033E8  MOVW	R3, #1000
0x47BCA	0x4A11    LDR	R2, [PC, #68]
0x47BCC	0x6013    STR	R3, [R2, #0]
0x47BCE	0xE003    B	L_Mmc_SetTimeoutCallback20
L_Mmc_SetTimeoutCallback19:
;__Lib_Mmc_SDIO.c, 274 :: 		
0x47BD0	0x1D02    ADDS	R2, R0, #4
0x47BD2	0x6813    LDR	R3, [R2, #0]
0x47BD4	0x4A0E    LDR	R2, [PC, #56]
0x47BD6	0x6013    STR	R3, [R2, #0]
L_Mmc_SetTimeoutCallback20:
;__Lib_Mmc_SDIO.c, 275 :: 		
0x47BD8	0xF2000208  ADDW	R2, R0, #8
0x47BDC	0x6813    LDR	R3, [R2, #0]
0x47BDE	0x4A0A    LDR	R2, [PC, #40]
0x47BE0	0x4293    CMP	R3, R2
0x47BE2	0xD904    BLS	L_Mmc_SetTimeoutCallback21
; Timeout_values end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 276 :: 		
0x47BE4	0xF2427310  MOVW	R3, #10000
0x47BE8	0x4A0A    LDR	R2, [PC, #40]
0x47BEA	0x6013    STR	R3, [R2, #0]
0x47BEC	0xE004    B	L_Mmc_SetTimeoutCallback22
L_Mmc_SetTimeoutCallback21:
;__Lib_Mmc_SDIO.c, 278 :: 		
; Timeout_values start address is: 0 (R0)
0x47BEE	0xF2000208  ADDW	R2, R0, #8
; Timeout_values end address is: 0 (R0)
0x47BF2	0x6813    LDR	R3, [R2, #0]
0x47BF4	0x4A07    LDR	R2, [PC, #28]
0x47BF6	0x6013    STR	R3, [R2, #0]
L_Mmc_SetTimeoutCallback22:
;__Lib_Mmc_SDIO.c, 280 :: 		
0x47BF8	0x4A07    LDR	R2, [PC, #28]
0x47BFA	0x6011    STR	R1, [R2, #0]
; MMC_Timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 282 :: 		
0x47BFC	0x2301    MOVS	R3, #1
0x47BFE	0x4A07    LDR	R2, [PC, #28]
0x47C00	0x7013    STRB	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 284 :: 		
L_end_Mmc_SetTimeoutCallback:
0x47C02	0xB001    ADD	SP, SP, #4
0x47C04	0x4770    BX	LR
0x47C06	0xBF00    NOP
0x47C08	0x4240000F  	#1000000
0x47C0C	0x02C42000  	_delay_time_cmd+0
0x47C10	0x02B42000  	_delay_time_spi+0
0x47C14	0x02C02000  	_delay_time_init+0
0x47C18	0x0B182000  	_MMC_Timeout_Ptr+0
0x47C1C	0x02A92000  	_set_timeout_on+0
; end of _Mmc_SetTimeoutCallback
_FAT32_Init:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1353 :: 		
0x47828	0xB0C6    SUB	SP, SP, #280
0x4782A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1359 :: 		
; rslt start address is: 4 (R1)
0x4782E	0x2100    MOVS	R1, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1360 :: 		
; tmp start address is: 0 (R0)
0x47830	0x2001    MOVS	R0, #1
0x47832	0xB240    SXTB	R0, R0
; tmp end address is: 0 (R0)
; rslt end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1363 :: 		
L_FAT32_Init265:
; tmp start address is: 0 (R0)
; rslt start address is: 4 (R1)
0x47834	0xB160    CBZ	R0, L__FAT32_Init1258
; tmp end address is: 0 (R0)
0x47836	0x2932    CMP	R1, #50
0x47838	0xD20A    BCS	L__FAT32_Init1257
L__FAT32_Init1256:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1364 :: 		
0x4783A	0xF88D1004  STRB	R1, [SP, #4]
0x4783E	0xF7FFFF91  BL	_FAT32_Dev_Init+0
0x47842	0xF89D1004  LDRB	R1, [SP, #4]
; tmp start address is: 8 (R2)
0x47846	0xB242    SXTB	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1365 :: 		
0x47848	0x1C49    ADDS	R1, R1, #1
0x4784A	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1366 :: 		
; tmp end address is: 8 (R2)
0x4784C	0xB250    SXTB	R0, R2
0x4784E	0xE7F1    B	L_FAT32_Init265
;__Lib_FAT32_STM32_M3_M4_M7.c, 1363 :: 		
L__FAT32_Init1258:
L__FAT32_Init1257:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1369 :: 		
0x47850	0x2932    CMP	R1, #50
0x47852	0xD306    BCC	L_FAT32_Init269
; rslt end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1370 :: 		
0x47854	0x21FD    MOVS	R1, #-3
0x47856	0xB249    SXTB	R1, R1
0x47858	0x482D    LDR	R0, [PC, #180]
0x4785A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1371 :: 		
0x4785C	0x20FF    MOVS	R0, #-1
0x4785E	0xB240    SXTB	R0, R0
0x47860	0xE052    B	L_end_FAT32_Init
;__Lib_FAT32_STM32_M3_M4_M7.c, 1372 :: 		
L_FAT32_Init269:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1374 :: 		
0x47862	0xF7FEFC87  BL	__Lib_FAT32_STM32_M3_M4_M7_resetFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1376 :: 		
0x47866	0xF7FEFFD5  BL	__Lib_FAT32_STM32_M3_M4_M7_readFSI+0
0x4786A	0xB110    CBZ	R0, L_FAT32_Init270
;__Lib_FAT32_STM32_M3_M4_M7.c, 1377 :: 		
0x4786C	0x20FF    MOVS	R0, #-1
0x4786E	0xB240    SXTB	R0, R0
0x47870	0xE04A    B	L_end_FAT32_Init
L_FAT32_Init270:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1379 :: 		
0x47872	0xA802    ADD	R0, SP, #8
0x47874	0xF7FEFDA2  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x47878	0x2801    CMP	R0, #1
0x4787A	0xD125    BNE	L_FAT32_Init271
;__Lib_FAT32_STM32_M3_M4_M7.c, 1380 :: 		
0x4787C	0xF89D0107  LDRB	R0, [SP, #263]
0x47880	0xF0000008  AND	R0, R0, #8
0x47884	0xB2C0    UXTB	R0, R0
0x47886	0xB1E0    CBZ	R0, L_FAT32_Init272
;__Lib_FAT32_STM32_M3_M4_M7.c, 1381 :: 		
0x47888	0xA802    ADD	R0, SP, #8
0x4788A	0xF7FFFF95  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 4 (R1)
0x4788E	0xB281    UXTH	R1, R0
; len end address is: 4 (R1)
0x47890	0xB288    UXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1382 :: 		
L_FAT32_Init273:
; len start address is: 0 (R0)
0x47892	0x1E41    SUBS	R1, R0, #1
0x47894	0xB289    UXTH	R1, R1
; len end address is: 0 (R0)
; len start address is: 24 (R6)
0x47896	0xB28E    UXTH	R6, R1
0x47898	0xA802    ADD	R0, SP, #8
0x4789A	0x1840    ADDS	R0, R0, R1
0x4789C	0x7800    LDRB	R0, [R0, #0]
0x4789E	0x2820    CMP	R0, #32
0x478A0	0xD103    BNE	L_FAT32_Init274
;__Lib_FAT32_STM32_M3_M4_M7.c, 1383 :: 		
0x478A2	0xB906    CBNZ	R6, L_FAT32_Init275
;__Lib_FAT32_STM32_M3_M4_M7.c, 1384 :: 		
0x478A4	0xE001    B	L_FAT32_Init274
L_FAT32_Init275:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1385 :: 		
0x478A6	0xB2B0    UXTH	R0, R6
0x478A8	0xE7F3    B	L_FAT32_Init273
L_FAT32_Init274:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1386 :: 		
0x478AA	0xB13E    CBZ	R6, L_FAT32_Init276
;__Lib_FAT32_STM32_M3_M4_M7.c, 1387 :: 		
0x478AC	0x1C71    ADDS	R1, R6, #1
; len end address is: 24 (R6)
0x478AE	0xA802    ADD	R0, SP, #8
0x478B0	0xB20A    SXTH	R2, R1
0x478B2	0x4601    MOV	R1, R0
0x478B4	0x4817    LDR	R0, [PC, #92]
0x478B6	0xF7FEFA7B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
0x478BA	0xE002    B	L_FAT32_Init277
L_FAT32_Init276:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1389 :: 		
0x478BC	0x2143    MOVS	R1, #67
0x478BE	0x4815    LDR	R0, [PC, #84]
0x478C0	0x7001    STRB	R1, [R0, #0]
L_FAT32_Init277:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1390 :: 		
L_FAT32_Init272:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1391 :: 		
0x478C2	0x2100    MOVS	R1, #0
0x478C4	0x4814    LDR	R0, [PC, #80]
0x478C6	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1392 :: 		
L_FAT32_Init271:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1394 :: 		
0x478C8	0xF240120E  MOVW	R2, #270
0x478CC	0xB212    SXTH	R2, R2
0x478CE	0x2100    MOVS	R1, #0
0x478D0	0x4812    LDR	R0, [PC, #72]
0x478D2	0xF7FDFC8F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1395 :: 		
0x478D6	0x480F    LDR	R0, [PC, #60]
0x478D8	0xF7FFFF6E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 24 (R6)
0x478DC	0xB286    UXTH	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1396 :: 		
0x478DE	0xB202    SXTH	R2, R0
0x478E0	0x490C    LDR	R1, [PC, #48]
0x478E2	0x480E    LDR	R0, [PC, #56]
0x478E4	0xF7FEFA64  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1397 :: 		
0x478E8	0x480C    LDR	R0, [PC, #48]
0x478EA	0x1981    ADDS	R1, R0, R6
0x478EC	0x203A    MOVS	R0, #58
0x478EE	0x7008    STRB	R0, [R1, #0]
0x478F0	0x1C71    ADDS	R1, R6, #1
0x478F2	0xB289    UXTH	R1, R1
; len end address is: 24 (R6)
; len start address is: 8 (R2)
0x478F4	0xB28A    UXTH	R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1398 :: 		
0x478F6	0x4809    LDR	R0, [PC, #36]
0x478F8	0x1841    ADDS	R1, R0, R1
0x478FA	0x205C    MOVS	R0, #92
0x478FC	0x7008    STRB	R0, [R1, #0]
0x478FE	0x1C51    ADDS	R1, R2, #1
; len end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1399 :: 		
0x47900	0x4807    LDR	R0, [PC, #28]
0x47902	0x8001    STRH	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1401 :: 		
0x47904	0x2000    MOVS	R0, #0
0x47906	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1402 :: 		
L_end_FAT32_Init:
0x47908	0xF8DDE000  LDR	LR, [SP, #0]
0x4790C	0xB046    ADD	SP, SP, #280
0x4790E	0x4770    BX	LR
0x47910	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x47914	0x0AEC2000  	__Lib_FAT32_STM32_M3_M4_M7___volumeName+0
0x47918	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x4791C	0x09502000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+0
0x47920	0x0A5E2000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+270
; end of _FAT32_Init
_FAT32_Dev_Init:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 24 :: 		int8_t FAT32_Dev_Init(void)
0x47764	0xB081    SUB	SP, SP, #4
0x47766	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 26 :: 		if (OK != Mmc_Init())
0x4776A	0xF7FEFB15  BL	_Mmc_Init+0
0x4776E	0xB110    CBZ	R0, L_FAT32_Dev_Init0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 28 :: 		return ERROR;
0x47770	0x20FF    MOVS	R0, #-1
0x47772	0xB240    SXTB	R0, R0
0x47774	0xE001    B	L_end_FAT32_Dev_Init
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 29 :: 		}
L_FAT32_Dev_Init0:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 30 :: 		return OK;
0x47776	0x2000    MOVS	R0, #0
0x47778	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 31 :: 		}
L_end_FAT32_Dev_Init:
0x4777A	0xF8DDE000  LDR	LR, [SP, #0]
0x4777E	0xB001    ADD	SP, SP, #4
0x47780	0x4770    BX	LR
; end of _FAT32_Dev_Init
_Mmc_Init:
;__Lib_Mmc_SDIO.c, 111 :: 		
0x45D98	0xB081    SUB	SP, SP, #4
0x45D9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 112 :: 		
0x45D9E	0x4C03    LDR	R4, [PC, #12]
0x45DA0	0x6824    LDR	R4, [R4, #0]
0x45DA2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 113 :: 		
L_end_Mmc_Init:
0x45DA4	0xF8DDE000  LDR	LR, [SP, #0]
0x45DA8	0xB001    ADD	SP, SP, #4
0x45DAA	0x4770    BX	LR
0x45DAC	0x02D82000  	__Lib_Mmc_SDIO_Mmc_Init_Ptr+0
; end of _Mmc_Init
_UART2_Read:
;__Lib_UART_126.c, 92 :: 		
0x43CC4	0xB081    SUB	SP, SP, #4
0x43CC6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 93 :: 		
0x43CCA	0x4803    LDR	R0, [PC, #12]
0x43CCC	0xF7FEF908  BL	__Lib_UART_126_UARTx_Read+0
;__Lib_UART_126.c, 94 :: 		
L_end_UART2_Read:
0x43CD0	0xF8DDE000  LDR	LR, [SP, #0]
0x43CD4	0xB001    ADD	SP, SP, #4
0x43CD6	0x4770    BX	LR
0x43CD8	0x44004000  	USART2_SR+0
; end of _UART2_Read
__Lib_UART_126_UARTx_Read:
;__Lib_UART_126.c, 80 :: 		
; UART_Base start address is: 0 (R0)
0x41EE0	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_126.c, 82 :: 		
L___Lib_UART_126_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x41EE2	0x6802    LDR	R2, [R0, #0]
0x41EE4	0xF3C21140  UBFX	R1, R2, #5, #1
0x41EE8	0xB901    CBNZ	R1, L___Lib_UART_126_UARTx_Read5
0x41EEA	0xE7FA    B	L___Lib_UART_126_UARTx_Read4
L___Lib_UART_126_UARTx_Read5:
;__Lib_UART_126.c, 85 :: 		
0x41EEC	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x41EEE	0x6809    LDR	R1, [R1, #0]
0x41EF0	0xB288    UXTH	R0, R1
;__Lib_UART_126.c, 86 :: 		
L_end_UARTx_Read:
0x41EF2	0xB001    ADD	SP, SP, #4
0x41EF4	0x4770    BX	LR
; end of __Lib_UART_126_UARTx_Read
_UART2_Data_Ready:
;__Lib_UART_126.c, 110 :: 		
0x43D14	0xB081    SUB	SP, SP, #4
0x43D16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 111 :: 		
0x43D1A	0x4803    LDR	R0, [PC, #12]
0x43D1C	0xF7FDFF30  BL	__Lib_UART_126_UARTx_Data_Ready+0
;__Lib_UART_126.c, 112 :: 		
L_end_UART2_Data_Ready:
0x43D20	0xF8DDE000  LDR	LR, [SP, #0]
0x43D24	0xB001    ADD	SP, SP, #4
0x43D26	0x4770    BX	LR
0x43D28	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
__Lib_UART_126_UARTx_Data_Ready:
;__Lib_UART_126.c, 101 :: 		
; UART_Base start address is: 0 (R0)
0x41B80	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_126.c, 103 :: 		
0x41B82	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x41B84	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_126.c, 104 :: 		
L_end_UARTx_Data_Ready:
0x41B88	0xB001    ADD	SP, SP, #4
0x41B8A	0x4770    BX	LR
; end of __Lib_UART_126_UARTx_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_126.c, 174 :: 		
0x437F0	0xB081    SUB	SP, SP, #4
0x437F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 175 :: 		
0x437F6	0x4803    LDR	R0, [PC, #12]
0x437F8	0xF7FEFABA  BL	__Lib_UART_126_UARTx_Tx_Idle+0
;__Lib_UART_126.c, 176 :: 		
L_end_UART2_Tx_Idle:
0x437FC	0xF8DDE000  LDR	LR, [SP, #0]
0x43800	0xB001    ADD	SP, SP, #4
0x43802	0x4770    BX	LR
0x43804	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
__Lib_UART_126_UARTx_Tx_Idle:
;__Lib_UART_126.c, 166 :: 		
; UART_Base start address is: 0 (R0)
0x41D70	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_126.c, 167 :: 		
0x41D72	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x41D74	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_126.c, 168 :: 		
L_end_UARTx_Tx_Idle:
0x41D78	0xB001    ADD	SP, SP, #4
0x41D7A	0x4770    BX	LR
; end of __Lib_UART_126_UARTx_Tx_Idle
_UART1_Read:
;__Lib_UART_126.c, 88 :: 		
0x43808	0xB081    SUB	SP, SP, #4
0x4380A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 89 :: 		
0x4380E	0x4803    LDR	R0, [PC, #12]
0x43810	0xF7FEFB66  BL	__Lib_UART_126_UARTx_Read+0
;__Lib_UART_126.c, 90 :: 		
L_end_UART1_Read:
0x43814	0xF8DDE000  LDR	LR, [SP, #0]
0x43818	0xB001    ADD	SP, SP, #4
0x4381A	0x4770    BX	LR
0x4381C	0x10004001  	USART1_SR+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_126.c, 106 :: 		
0x43B6C	0xB081    SUB	SP, SP, #4
0x43B6E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 107 :: 		
0x43B72	0x4803    LDR	R0, [PC, #12]
0x43B74	0xF7FEF804  BL	__Lib_UART_126_UARTx_Data_Ready+0
;__Lib_UART_126.c, 108 :: 		
L_end_UART1_Data_Ready:
0x43B78	0xF8DDE000  LDR	LR, [SP, #0]
0x43B7C	0xB001    ADD	SP, SP, #4
0x43B7E	0x4770    BX	LR
0x43B80	0x10004001  	USART1_SR+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_126.c, 170 :: 		
0x43B84	0xB081    SUB	SP, SP, #4
0x43B86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 171 :: 		
0x43B8A	0x4803    LDR	R0, [PC, #12]
0x43B8C	0xF7FEF8F0  BL	__Lib_UART_126_UARTx_Tx_Idle+0
;__Lib_UART_126.c, 172 :: 		
L_end_UART1_Tx_Idle:
0x43B90	0xF8DDE000  LDR	LR, [SP, #0]
0x43B94	0xB001    ADD	SP, SP, #4
0x43B96	0x4770    BX	LR
0x43B98	0x10004001  	USART1_SR+0
; end of _UART1_Tx_Idle
_UART3_Read:
;__Lib_UART_126.c, 96 :: 		
0x43B9C	0xB081    SUB	SP, SP, #4
0x43B9E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 97 :: 		
0x43BA2	0x4803    LDR	R0, [PC, #12]
0x43BA4	0xF7FEF99C  BL	__Lib_UART_126_UARTx_Read+0
;__Lib_UART_126.c, 98 :: 		
L_end_UART3_Read:
0x43BA8	0xF8DDE000  LDR	LR, [SP, #0]
0x43BAC	0xB001    ADD	SP, SP, #4
0x43BAE	0x4770    BX	LR
0x43BB0	0x14004001  	USART6_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_126.c, 114 :: 		
0x43B54	0xB081    SUB	SP, SP, #4
0x43B56	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 115 :: 		
0x43B5A	0x4803    LDR	R0, [PC, #12]
0x43B5C	0xF7FEF810  BL	__Lib_UART_126_UARTx_Data_Ready+0
;__Lib_UART_126.c, 116 :: 		
L_end_UART3_Data_Ready:
0x43B60	0xF8DDE000  LDR	LR, [SP, #0]
0x43B64	0xB001    ADD	SP, SP, #4
0x43B66	0x4770    BX	LR
0x43B68	0x14004001  	USART6_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_126.c, 178 :: 		
0x43A18	0xB081    SUB	SP, SP, #4
0x43A1A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 179 :: 		
0x43A1E	0x4803    LDR	R0, [PC, #12]
0x43A20	0xF7FEF9A6  BL	__Lib_UART_126_UARTx_Tx_Idle+0
;__Lib_UART_126.c, 180 :: 		
L_end_UART3_Tx_Idle:
0x43A24	0xF8DDE000  LDR	LR, [SP, #0]
0x43A28	0xB001    ADD	SP, SP, #4
0x43A2A	0x4770    BX	LR
0x43A2C	0x14004001  	USART6_SR+0
; end of _UART3_Tx_Idle
__Lib_Mmc_SDIO_Mmc_Init_SPI:
;__Lib_Mmc_SDIO.c, 392 :: 		
0x43A30	0xB083    SUB	SP, SP, #12
0x43A32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 396 :: 		
0x43A36	0x2105    MOVS	R1, #5
0x43A38	0x4842    LDR	R0, [PC, #264]
0x43A3A	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 399 :: 		
0x43A3C	0xF2400014  MOVW	R0, #lo_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 400 :: 		
0x43A40	0xF2C40002  MOVT	R0, #hi_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 401 :: 		
0x43A44	0xF04F0101  MOV	R1, #1
;__Lib_Mmc_SDIO.c, 402 :: 		
0x43A48	0xEA4F2101  LSL	R1, R1, BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 404 :: 		
0x43A4C	0x4A3E    LDR	R2, [PC, #248]
0x43A4E	0xB289    UXTH	R1, R1
0x43A50	0xF002FA52  BL	_GPIO_Config+0
;__Lib_Mmc_SDIO.c, 406 :: 		
0x43A54	0xF7FEFB7A  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 409 :: 		
; cnt start address is: 4 (R1)
0x43A58	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Init_SPI44:
; cnt start address is: 4 (R1)
0x43A5A	0x290A    CMP	R1, #10
0x43A5C	0xD20A    BCS	L___Lib_Mmc_SDIO_Mmc_Init_SPI45
;__Lib_Mmc_SDIO.c, 410 :: 		
0x43A5E	0xF8AD1004  STRH	R1, [SP, #4]
0x43A62	0x20FF    MOVS	R0, #255
0x43A64	0x4C39    LDR	R4, [PC, #228]
0x43A66	0x6824    LDR	R4, [R4, #0]
0x43A68	0x47A0    BLX	R4
0x43A6A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 409 :: 		
0x43A6E	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 410 :: 		
0x43A70	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0x43A72	0xE7F2    B	L___Lib_Mmc_SDIO_Mmc_Init_SPI44
L___Lib_Mmc_SDIO_Mmc_Init_SPI45:
;__Lib_Mmc_SDIO.c, 414 :: 		
0x43A74	0xF7FEFB7E  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 416 :: 		
0x43A78	0x2295    MOVS	R2, #149
0x43A7A	0x2100    MOVS	R1, #0
0x43A7C	0x2000    MOVS	R0, #0
0x43A7E	0xF7FEFDAB  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x43A82	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 417 :: 		
0x43A86	0xF7FEFB61  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 420 :: 		
0x43A8A	0xF8BD0008  LDRH	R0, [SP, #8]
0x43A8E	0x2801    CMP	R0, #1
0x43A90	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI47
;__Lib_Mmc_SDIO.c, 422 :: 		
0x43A92	0x2101    MOVS	R1, #1
0x43A94	0x482E    LDR	R0, [PC, #184]
0x43A96	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 423 :: 		
0x43A98	0x2001    MOVS	R0, #1
0x43A9A	0xE04E    B	L_end_Mmc_Init_SPI
;__Lib_Mmc_SDIO.c, 424 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI47:
;__Lib_Mmc_SDIO.c, 426 :: 		
0x43A9C	0xF7FEFB6A  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 427 :: 		
0x43AA0	0x2287    MOVS	R2, #135
0x43AA2	0xF24011AA  MOVW	R1, #426
0x43AA6	0x2008    MOVS	R0, #8
0x43AA8	0xF7FEFD96  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x43AAC	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 429 :: 		
0x43AB0	0x20FF    MOVS	R0, #255
0x43AB2	0x4C26    LDR	R4, [PC, #152]
0x43AB4	0x6824    LDR	R4, [R4, #0]
0x43AB6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 430 :: 		
0x43AB8	0x20FF    MOVS	R0, #255
0x43ABA	0x4C24    LDR	R4, [PC, #144]
0x43ABC	0x6824    LDR	R4, [R4, #0]
0x43ABE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 431 :: 		
0x43AC0	0x20FF    MOVS	R0, #255
0x43AC2	0x4C22    LDR	R4, [PC, #136]
0x43AC4	0x6824    LDR	R4, [R4, #0]
0x43AC6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 432 :: 		
0x43AC8	0x20FF    MOVS	R0, #255
0x43ACA	0x4C20    LDR	R4, [PC, #128]
0x43ACC	0x6824    LDR	R4, [R4, #0]
0x43ACE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 433 :: 		
0x43AD0	0xF7FEFB3C  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 436 :: 		
0x43AD4	0xF8BD0008  LDRH	R0, [SP, #8]
0x43AD8	0x2801    CMP	R0, #1
0x43ADA	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI48
;__Lib_Mmc_SDIO.c, 438 :: 		
0x43ADC	0x2001    MOVS	R0, #1
0x43ADE	0xF7FEFDD5  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
0x43AE2	0xB110    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SPI49
;__Lib_Mmc_SDIO.c, 439 :: 		
0x43AE4	0x2000    MOVS	R0, #0
0x43AE6	0xF7FEFDD1  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
L___Lib_Mmc_SDIO_Mmc_Init_SPI49:
;__Lib_Mmc_SDIO.c, 440 :: 		
0x43AEA	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Init_SPI50
L___Lib_Mmc_SDIO_Mmc_Init_SPI48:
;__Lib_Mmc_SDIO.c, 443 :: 		
0x43AEC	0x2002    MOVS	R0, #2
0x43AEE	0xF7FEFDCD  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
;__Lib_Mmc_SDIO.c, 444 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI50:
;__Lib_Mmc_SDIO.c, 447 :: 		
0x43AF2	0x4814    LDR	R0, [PC, #80]
0x43AF4	0x7800    LDRB	R0, [R0, #0]
0x43AF6	0x2805    CMP	R0, #5
0x43AF8	0xD105    BNE	L___Lib_Mmc_SDIO_Mmc_Init_SPI51
;__Lib_Mmc_SDIO.c, 449 :: 		
0x43AFA	0x2001    MOVS	R0, #1
0x43AFC	0x4C14    LDR	R4, [PC, #80]
0x43AFE	0x6824    LDR	R4, [R4, #0]
0x43B00	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 450 :: 		
0x43B02	0x2002    MOVS	R0, #2
0x43B04	0xE019    B	L_end_Mmc_Init_SPI
;__Lib_Mmc_SDIO.c, 451 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI51:
;__Lib_Mmc_SDIO.c, 453 :: 		
0x43B06	0x480F    LDR	R0, [PC, #60]
0x43B08	0x7800    LDRB	R0, [R0, #0]
0x43B0A	0x2804    CMP	R0, #4
0x43B0C	0xD014    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI52
;__Lib_Mmc_SDIO.c, 455 :: 		
0x43B0E	0xF7FEFB31  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 457 :: 		
0x43B12	0x22FF    MOVS	R2, #255
0x43B14	0xF2402100  MOVW	R1, #512
0x43B18	0x2010    MOVS	R0, #16
0x43B1A	0xF7FEFD5D  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x43B1E	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 458 :: 		
0x43B22	0xF7FEFB13  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 460 :: 		
0x43B26	0xF8BD0008  LDRH	R0, [SP, #8]
0x43B2A	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SPI53
;__Lib_Mmc_SDIO.c, 462 :: 		
0x43B2C	0x2001    MOVS	R0, #1
0x43B2E	0x4C08    LDR	R4, [PC, #32]
0x43B30	0x6824    LDR	R4, [R4, #0]
0x43B32	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 463 :: 		
0x43B34	0x2003    MOVS	R0, #3
0x43B36	0xE000    B	L_end_Mmc_Init_SPI
;__Lib_Mmc_SDIO.c, 464 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI53:
;__Lib_Mmc_SDIO.c, 465 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI52:
;__Lib_Mmc_SDIO.c, 467 :: 		
0x43B38	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 468 :: 		
L_end_Mmc_Init_SPI:
0x43B3A	0xF8DDE000  LDR	LR, [SP, #0]
0x43B3E	0xB003    ADD	SP, SP, #12
0x43B40	0x4770    BX	LR
0x43B42	0xBF00    NOP
0x43B44	0x02AA2000  	__Lib_Mmc_SDIO_cardType+0
0x43B48	0x00140008  	#524308
0x43B4C	0x0B142000  	_SPI_Rd_Ptr+0
0x43B50	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Init_SPI
_SPI1_Read:
;__Lib_SPI_12345.c, 110 :: 		
; data_out start address is: 0 (R0)
0x42898	0xB081    SUB	SP, SP, #4
0x4289A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 112 :: 		
0x4289E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x428A0	0x4803    LDR	R0, [PC, #12]
0x428A2	0xF7FFF8F5  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 113 :: 		
L_end_SPI1_Read:
0x428A6	0xF8DDE000  LDR	LR, [SP, #0]
0x428AA	0xB001    ADD	SP, SP, #4
0x428AC	0x4770    BX	LR
0x428AE	0xBF00    NOP
0x428B0	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_12345_SPIx_Read:
;__Lib_SPI_12345.c, 91 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x41A90	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_12345.c, 94 :: 		
0x41A92	0xF200020C  ADDW	R2, R0, #12
0x41A96	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_12345.c, 97 :: 		
L___Lib_SPI_12345_SPIx_Read0:
; base start address is: 0 (R0)
0x41A98	0xF2000208  ADDW	R2, R0, #8
0x41A9C	0x6813    LDR	R3, [R2, #0]
0x41A9E	0xF3C30200  UBFX	R2, R3, #0, #1
0x41AA2	0xB902    CBNZ	R2, L___Lib_SPI_12345_SPIx_Read1
0x41AA4	0xE7F8    B	L___Lib_SPI_12345_SPIx_Read0
L___Lib_SPI_12345_SPIx_Read1:
;__Lib_SPI_12345.c, 99 :: 		
0x41AA6	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x41AAA	0x6812    LDR	R2, [R2, #0]
0x41AAC	0xB290    UXTH	R0, R2
;__Lib_SPI_12345.c, 100 :: 		
L_end_SPIx_Read:
0x41AAE	0xB001    ADD	SP, SP, #4
0x41AB0	0x4770    BX	LR
; end of __Lib_SPI_12345_SPIx_Read
_SPI2_Read:
;__Lib_SPI_12345.c, 181 :: 		
; data_out start address is: 0 (R0)
0x4295C	0xB081    SUB	SP, SP, #4
0x4295E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 183 :: 		
0x42962	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x42964	0x4803    LDR	R0, [PC, #12]
0x42966	0xF7FFF893  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 184 :: 		
L_end_SPI2_Read:
0x4296A	0xF8DDE000  LDR	LR, [SP, #0]
0x4296E	0xB001    ADD	SP, SP, #4
0x42970	0x4770    BX	LR
0x42972	0xBF00    NOP
0x42974	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_12345.c, 252 :: 		
; data_out start address is: 0 (R0)
0x42844	0xB081    SUB	SP, SP, #4
0x42846	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 254 :: 		
0x4284A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x4284C	0x4803    LDR	R0, [PC, #12]
0x4284E	0xF7FFF91F  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 255 :: 		
L_end_SPI3_Read:
0x42852	0xF8DDE000  LDR	LR, [SP, #0]
0x42856	0xB001    ADD	SP, SP, #4
0x42858	0x4770    BX	LR
0x4285A	0xBF00    NOP
0x4285C	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_SPI4_Read:
;__Lib_SPI_12345.c, 323 :: 		
; data_out start address is: 0 (R0)
0x42188	0xB081    SUB	SP, SP, #4
0x4218A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 325 :: 		
0x4218E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x42190	0x4803    LDR	R0, [PC, #12]
0x42192	0xF7FFFC7D  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 326 :: 		
L_end_SPI4_Read:
0x42196	0xF8DDE000  LDR	LR, [SP, #0]
0x4219A	0xB001    ADD	SP, SP, #4
0x4219C	0x4770    BX	LR
0x4219E	0xBF00    NOP
0x421A0	0x34004001  	SPI4_CR1+0
; end of _SPI4_Read
_SPI5_Read:
;__Lib_SPI_12345.c, 395 :: 		
; data_out start address is: 0 (R0)
0x4233C	0xB081    SUB	SP, SP, #4
0x4233E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 397 :: 		
0x42342	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x42344	0x4803    LDR	R0, [PC, #12]
0x42346	0xF7FFFBA3  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 398 :: 		
L_end_SPI5_Read:
0x4234A	0xF8DDE000  LDR	LR, [SP, #0]
0x4234E	0xB001    ADD	SP, SP, #4
0x42350	0x4770    BX	LR
0x42352	0xBF00    NOP
0x42354	0x50004001  	SPI5_CR1+0
; end of _SPI5_Read
_Mmc_TimeoutCallback:
;Bootloader_STM32.c, 44 :: 		void Mmc_TimeoutCallback(char errorCode) {
; errorCode start address is: 0 (R0)
0x4210C	0xB081    SUB	SP, SP, #4
0x4210E	0xF8CDE000  STR	LR, [SP, #0]
0x42112	0xB2C7    UXTB	R7, R0
; errorCode end address is: 0 (R0)
; errorCode start address is: 28 (R7)
;Bootloader_STM32.c, 46 :: 		if (errorCode == _MMC_INIT_TIMEOUT) {
0x42114	0x2F01    CMP	R7, #1
0x42116	0xD103    BNE	L_Mmc_TimeoutCallback0
;Bootloader_STM32.c, 47 :: 		UART2_Write_Text("INIT TIMEOUT!!!\r\n");
0x42118	0x4909    LDR	R1, [PC, #36]
0x4211A	0x4608    MOV	R0, R1
0x4211C	0xF005FE08  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 48 :: 		}
L_Mmc_TimeoutCallback0:
;Bootloader_STM32.c, 51 :: 		if (errorCode == _MMC_CMD_TIMEOUT) {
0x42120	0x2F02    CMP	R7, #2
0x42122	0xD103    BNE	L_Mmc_TimeoutCallback1
;Bootloader_STM32.c, 52 :: 		UART2_Write_Text("READ TIMEOUT!!!\r\n");
0x42124	0x4907    LDR	R1, [PC, #28]
0x42126	0x4608    MOV	R0, R1
0x42128	0xF005FE02  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 53 :: 		}
L_Mmc_TimeoutCallback1:
;Bootloader_STM32.c, 56 :: 		if (errorCode == _MMC_SPI_TIMEOUT) {
0x4212C	0x2F03    CMP	R7, #3
0x4212E	0xD103    BNE	L_Mmc_TimeoutCallback2
; errorCode end address is: 28 (R7)
;Bootloader_STM32.c, 57 :: 		UART2_Write_Text("SPI TIMEOUT!!!\r\n");
0x42130	0x4905    LDR	R1, [PC, #20]
0x42132	0x4608    MOV	R0, R1
0x42134	0xF005FDFC  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 58 :: 		}
L_Mmc_TimeoutCallback2:
;Bootloader_STM32.c, 59 :: 		}
L_end_Mmc_TimeoutCallback:
0x42138	0xF8DDE000  LDR	LR, [SP, #0]
0x4213C	0xB001    ADD	SP, SP, #4
0x4213E	0x4770    BX	LR
0x42140	0x005B2000  	?lstr1_Bootloader_STM32+0
0x42144	0x006D2000  	?lstr2_Bootloader_STM32+0
0x42148	0x007F2000  	?lstr3_Bootloader_STM32+0
; end of _Mmc_TimeoutCallback
__Lib_Mmc_SDIO_Mmc_DeSelect_SPI:
;__Lib_Mmc_SDIO.c, 214 :: 		
0x4214C	0xB081    SUB	SP, SP, #4
0x4214E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 216 :: 		
0x42152	0x2101    MOVS	R1, #1
0x42154	0xB249    SXTB	R1, R1
0x42156	0x4805    LDR	R0, [PC, #20]
0x42158	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 220 :: 		
0x4215A	0x20FF    MOVS	R0, #255
0x4215C	0x4C04    LDR	R4, [PC, #16]
0x4215E	0x6824    LDR	R4, [R4, #0]
0x42160	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 221 :: 		
L_end_Mmc_DeSelect_SPI:
0x42162	0xF8DDE000  LDR	LR, [SP, #0]
0x42166	0xB001    ADD	SP, SP, #4
0x42168	0x4770    BX	LR
0x4216A	0xBF00    NOP
0x4216C	0x02A04240  	Mmc_Chip_Select+0
0x42170	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_DeSelect_SPI
__Lib_Mmc_SDIO_Mmc_Select_SPI:
;__Lib_Mmc_SDIO.c, 196 :: 		
0x42174	0xB081    SUB	SP, SP, #4
;__Lib_Mmc_SDIO.c, 198 :: 		
0x42176	0x2100    MOVS	R1, #0
0x42178	0xB249    SXTB	R1, R1
0x4217A	0x4802    LDR	R0, [PC, #8]
0x4217C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 208 :: 		
L_end_Mmc_Select_SPI:
0x4217E	0xB001    ADD	SP, SP, #4
0x42180	0x4770    BX	LR
0x42182	0xBF00    NOP
0x42184	0x02A04240  	Mmc_Chip_Select+0
; end of __Lib_Mmc_SDIO_Mmc_Select_SPI
__Lib_Mmc_SDIO_Mmc_Send_Command_SPI:
;__Lib_Mmc_SDIO.c, 288 :: 		
; partial_cmm start address is: 0 (R0)
0x425D8	0xB084    SUB	SP, SP, #16
0x425DA	0xF8CDE000  STR	LR, [SP, #0]
0x425DE	0x9102    STR	R1, [SP, #8]
0x425E0	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 292 :: 		
0x425E4	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0x425E8	0xB2A0    UXTH	R0, R4
0x425EA	0x4C24    LDR	R4, [PC, #144]
0x425EC	0x6824    LDR	R4, [R4, #0]
0x425EE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 293 :: 		
0x425F0	0xAB02    ADD	R3, SP, #8
0x425F2	0x1CDB    ADDS	R3, R3, #3
0x425F4	0x781B    LDRB	R3, [R3, #0]
0x425F6	0xB2DC    UXTB	R4, R3
0x425F8	0xB2A0    UXTH	R0, R4
0x425FA	0x4C20    LDR	R4, [PC, #128]
0x425FC	0x6824    LDR	R4, [R4, #0]
0x425FE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 294 :: 		
0x42600	0xAB02    ADD	R3, SP, #8
0x42602	0x1C9B    ADDS	R3, R3, #2
0x42604	0x781B    LDRB	R3, [R3, #0]
0x42606	0xB2DC    UXTB	R4, R3
0x42608	0xB2A0    UXTH	R0, R4
0x4260A	0x4C1C    LDR	R4, [PC, #112]
0x4260C	0x6824    LDR	R4, [R4, #0]
0x4260E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 295 :: 		
0x42610	0xAB02    ADD	R3, SP, #8
0x42612	0x1C5B    ADDS	R3, R3, #1
0x42614	0x781B    LDRB	R3, [R3, #0]
0x42616	0xB2DC    UXTB	R4, R3
0x42618	0xB2A0    UXTH	R0, R4
0x4261A	0x4C18    LDR	R4, [PC, #96]
0x4261C	0x6824    LDR	R4, [R4, #0]
0x4261E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 296 :: 		
0x42620	0xAB02    ADD	R3, SP, #8
0x42622	0x781B    LDRB	R3, [R3, #0]
0x42624	0xB2DC    UXTB	R4, R3
0x42626	0xB2A0    UXTH	R0, R4
0x42628	0x4C14    LDR	R4, [PC, #80]
0x4262A	0x6824    LDR	R4, [R4, #0]
0x4262C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 297 :: 		
0x4262E	0xF89D000C  LDRB	R0, [SP, #12]
0x42632	0x4C12    LDR	R4, [PC, #72]
0x42634	0x6824    LDR	R4, [R4, #0]
0x42636	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 300 :: 		
0x42638	0x4B11    LDR	R3, [PC, #68]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x4263A	0x6819    LDR	R1, [R3, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 301 :: 		
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI23:
;__Lib_Mmc_SDIO.c, 302 :: 		
; timeout start address is: 4 (R1)
0x4263C	0xF8AD1004  STRH	R1, [SP, #4]
0x42640	0x20FF    MOVS	R0, #255
0x42642	0x4C0E    LDR	R4, [PC, #56]
0x42644	0x6824    LDR	R4, [R4, #0]
0x42646	0x47A0    BLX	R4
0x42648	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 303 :: 		
0x4264C	0x1E4B    SUBS	R3, R1, #1
0x4264E	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 304 :: 		
0x42650	0x4B0C    LDR	R3, [PC, #48]
0x42652	0x781B    LDRB	R3, [R3, #0]
0x42654	0xB133    CBZ	R3, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI26
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 306 :: 		
; timeout start address is: 4 (R1)
0x42656	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI27
; response end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 308 :: 		
0x42658	0x2002    MOVS	R0, #2
0x4265A	0x4C0B    LDR	R4, [PC, #44]
0x4265C	0x6824    LDR	R4, [R4, #0]
0x4265E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 309 :: 		
0x42660	0x2001    MOVS	R0, #1
0x42662	0xE006    B	L_end_Mmc_Send_Command_SPI
;__Lib_Mmc_SDIO.c, 310 :: 		
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI27:
;__Lib_Mmc_SDIO.c, 311 :: 		
; timeout start address is: 4 (R1)
; response start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI26:
;__Lib_Mmc_SDIO.c, 312 :: 		
0x42664	0xF0000380  AND	R3, R0, #128
0x42668	0xB29B    UXTH	R3, R3
0x4266A	0xB113    CBZ	R3, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI410
0x4266C	0x2900    CMP	R1, #0
0x4266E	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI409
; response end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x42670	0xE7E4    B	L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI23
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI410:
; response start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI409:
;__Lib_Mmc_SDIO.c, 314 :: 		
; response end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 315 :: 		
L_end_Mmc_Send_Command_SPI:
0x42672	0xF8DDE000  LDR	LR, [SP, #0]
0x42676	0xB004    ADD	SP, SP, #16
0x42678	0x4770    BX	LR
0x4267A	0xBF00    NOP
0x4267C	0x0B142000  	_SPI_Rd_Ptr+0
0x42680	0x02C42000  	_delay_time_cmd+0
0x42684	0x02A92000  	_set_timeout_on+0
0x42688	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Send_Command_SPI
__Lib_Mmc_SDIO_Mmc_UnIdle_SPI:
;__Lib_Mmc_SDIO.c, 321 :: 		
0x4268C	0xB084    SUB	SP, SP, #16
0x4268E	0xF8CDE000  STR	LR, [SP, #0]
0x42692	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc_SDIO.c, 325 :: 		
0x42696	0x2100    MOVS	R1, #0
0x42698	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI30:
0x4269C	0x4942    LDR	R1, [PC, #264]
0x4269E	0x680A    LDR	R2, [R1, #0]
0x426A0	0xF8BD1004  LDRH	R1, [SP, #4]
0x426A4	0x4291    CMP	R1, R2
0x426A6	0xF080807A  BCS	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI31
;__Lib_Mmc_SDIO.c, 326 :: 		
0x426AA	0xF89D100C  LDRB	R1, [SP, #12]
0x426AE	0xB999    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI33
;__Lib_Mmc_SDIO.c, 327 :: 		
0x426B0	0xF7FFFD60  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 329 :: 		
0x426B4	0x22FF    MOVS	R2, #255
0x426B6	0x2100    MOVS	R1, #0
0x426B8	0x2001    MOVS	R0, #1
0x426BA	0xF7FFFF8D  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x426BE	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 330 :: 		
0x426C2	0xF7FFFD43  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 331 :: 		
0x426C6	0xF8BD1006  LDRH	R1, [SP, #6]
0x426CA	0xB921    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI34
;__Lib_Mmc_SDIO.c, 333 :: 		
0x426CC	0x2200    MOVS	R2, #0
0x426CE	0x4937    LDR	R1, [PC, #220]
0x426D0	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 334 :: 		
0x426D2	0x2000    MOVS	R0, #0
0x426D4	0xE064    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 335 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI34:
;__Lib_Mmc_SDIO.c, 336 :: 		
0x426D6	0xE05C    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI35
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI33:
;__Lib_Mmc_SDIO.c, 338 :: 		
0x426D8	0xF7FFFD4C  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 341 :: 		
0x426DC	0x22FF    MOVS	R2, #255
0x426DE	0x2100    MOVS	R1, #0
0x426E0	0x2037    MOVS	R0, #55
0x426E2	0xF7FFFF79  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x426E6	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 342 :: 		
0x426EA	0xF7FFFD2F  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 343 :: 		
0x426EE	0xF8BD1006  LDRH	R1, [SP, #6]
0x426F2	0x2901    CMP	R1, #1
0x426F4	0xD149    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI36
;__Lib_Mmc_SDIO.c, 345 :: 		
0x426F6	0xF7FFFD3D  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 347 :: 		
0x426FA	0x22FF    MOVS	R2, #255
0x426FC	0xF04F4180  MOV	R1, #1073741824
0x42700	0x2029    MOVS	R0, #41
0x42702	0xF7FFFF69  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x42706	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 348 :: 		
0x4270A	0xF7FFFD1F  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 349 :: 		
0x4270E	0xF8BD1006  LDRH	R1, [SP, #6]
0x42712	0x2900    CMP	R1, #0
0x42714	0xD138    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI37
;__Lib_Mmc_SDIO.c, 350 :: 		
0x42716	0xF89D100C  LDRB	R1, [SP, #12]
0x4271A	0x2902    CMP	R1, #2
0x4271C	0xD12F    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI38
;__Lib_Mmc_SDIO.c, 351 :: 		
0x4271E	0xF7FFFD29  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 352 :: 		
0x42722	0x22FF    MOVS	R2, #255
0x42724	0x2100    MOVS	R1, #0
0x42726	0x203A    MOVS	R0, #58
0x42728	0xF7FFFF56  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x4272C	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 353 :: 		
0x42730	0x20FF    MOVS	R0, #255
0x42732	0x4C1F    LDR	R4, [PC, #124]
0x42734	0x6824    LDR	R4, [R4, #0]
0x42736	0x47A0    BLX	R4
0x42738	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 354 :: 		
0x4273C	0x20FF    MOVS	R0, #255
0x4273E	0x4C1C    LDR	R4, [PC, #112]
0x42740	0x6824    LDR	R4, [R4, #0]
0x42742	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 355 :: 		
0x42744	0x20FF    MOVS	R0, #255
0x42746	0x4C1A    LDR	R4, [PC, #104]
0x42748	0x6824    LDR	R4, [R4, #0]
0x4274A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 356 :: 		
0x4274C	0x20FF    MOVS	R0, #255
0x4274E	0x4C18    LDR	R4, [PC, #96]
0x42750	0x6824    LDR	R4, [R4, #0]
0x42752	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 357 :: 		
0x42754	0xF7FFFCFA  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 358 :: 		
0x42758	0xF8BD1006  LDRH	R1, [SP, #6]
0x4275C	0xB971    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI39
;__Lib_Mmc_SDIO.c, 359 :: 		
0x4275E	0xF8BD1008  LDRH	R1, [SP, #8]
0x42762	0xF0010140  AND	R1, R1, #64
0x42766	0xB289    UXTH	R1, R1
0x42768	0xB119    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI40
;__Lib_Mmc_SDIO.c, 361 :: 		
0x4276A	0x2204    MOVS	R2, #4
0x4276C	0x490F    LDR	R1, [PC, #60]
0x4276E	0x700A    STRB	R2, [R1, #0]
0x42770	0xE002    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI41
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI40:
;__Lib_Mmc_SDIO.c, 364 :: 		
0x42772	0x2203    MOVS	R2, #3
0x42774	0x490D    LDR	R1, [PC, #52]
0x42776	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI41:
;__Lib_Mmc_SDIO.c, 365 :: 		
0x42778	0x2000    MOVS	R0, #0
0x4277A	0xE011    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 366 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI39:
;__Lib_Mmc_SDIO.c, 367 :: 		
0x4277C	0xE004    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI42
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI38:
;__Lib_Mmc_SDIO.c, 369 :: 		
0x4277E	0x2201    MOVS	R2, #1
0x42780	0x490A    LDR	R1, [PC, #40]
0x42782	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 370 :: 		
0x42784	0x2000    MOVS	R0, #0
0x42786	0xE00B    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 371 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI42:
;__Lib_Mmc_SDIO.c, 372 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI37:
;__Lib_Mmc_SDIO.c, 373 :: 		
0x42788	0xE003    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI43
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI36:
;__Lib_Mmc_SDIO.c, 376 :: 		
0x4278A	0x2201    MOVS	R2, #1
0x4278C	0x4909    LDR	R1, [PC, #36]
0x4278E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 377 :: 		
0x42790	0xE005    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI31
;__Lib_Mmc_SDIO.c, 378 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI43:
;__Lib_Mmc_SDIO.c, 379 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI35:
;__Lib_Mmc_SDIO.c, 325 :: 		
0x42792	0xF8BD1004  LDRH	R1, [SP, #4]
0x42796	0x1C49    ADDS	R1, R1, #1
0x42798	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 380 :: 		
0x4279C	0xE77E    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI30
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI31:
;__Lib_Mmc_SDIO.c, 381 :: 		
0x4279E	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDIO.c, 382 :: 		
L_end_Mmc_UnIdle_SPI:
0x427A0	0xF8DDE000  LDR	LR, [SP, #0]
0x427A4	0xB004    ADD	SP, SP, #16
0x427A6	0x4770    BX	LR
0x427A8	0x02C02000  	_delay_time_init+0
0x427AC	0x02AA2000  	__Lib_Mmc_SDIO_cardType+0
0x427B0	0x0B142000  	_SPI_Rd_Ptr+0
0x427B4	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_UnIdle_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI:
;__Lib_Mmc_SDIO.c, 737 :: 		
0x43708	0xB082    SUB	SP, SP, #8
0x4370A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 741 :: 		
0x4370E	0xF240004C  MOVW	R0, #76
0x43712	0x4C33    LDR	R4, [PC, #204]
0x43714	0x6824    LDR	R4, [R4, #0]
0x43716	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 742 :: 		
0x43718	0x2000    MOVS	R0, #0
0x4371A	0x4C31    LDR	R4, [PC, #196]
0x4371C	0x6824    LDR	R4, [R4, #0]
0x4371E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 743 :: 		
0x43720	0x2000    MOVS	R0, #0
0x43722	0x4C2F    LDR	R4, [PC, #188]
0x43724	0x6824    LDR	R4, [R4, #0]
0x43726	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 744 :: 		
0x43728	0x2000    MOVS	R0, #0
0x4372A	0x4C2D    LDR	R4, [PC, #180]
0x4372C	0x6824    LDR	R4, [R4, #0]
0x4372E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 745 :: 		
0x43730	0x2000    MOVS	R0, #0
0x43732	0x4C2B    LDR	R4, [PC, #172]
0x43734	0x6824    LDR	R4, [R4, #0]
0x43736	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 746 :: 		
0x43738	0x20FF    MOVS	R0, #255
0x4373A	0x4C29    LDR	R4, [PC, #164]
0x4373C	0x6824    LDR	R4, [R4, #0]
0x4373E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 749 :: 		
0x43740	0x4828    LDR	R0, [PC, #160]
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0x43742	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 750 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI81:
;__Lib_Mmc_SDIO.c, 751 :: 		
; timeout start address is: 8 (R2)
0x43744	0xF8AD2004  STRH	R2, [SP, #4]
0x43748	0x20FF    MOVS	R0, #255
0x4374A	0x4C25    LDR	R4, [PC, #148]
0x4374C	0x6824    LDR	R4, [R4, #0]
0x4374E	0x47A0    BLX	R4
0x43750	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 4 (R1)
0x43754	0xB281    UXTH	R1, R0
;__Lib_Mmc_SDIO.c, 752 :: 		
0x43756	0x1E50    SUBS	R0, R2, #1
0x43758	0xB282    UXTH	R2, R0
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 753 :: 		
0x4375A	0x4823    LDR	R0, [PC, #140]
0x4375C	0x7800    LDRB	R0, [R0, #0]
0x4375E	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI84
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 755 :: 		
; timeout start address is: 8 (R2)
0x43760	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI85
; response end address is: 4 (R1)
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 757 :: 		
0x43762	0x2002    MOVS	R0, #2
0x43764	0x4C21    LDR	R4, [PC, #132]
0x43766	0x6824    LDR	R4, [R4, #0]
0x43768	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 758 :: 		
0x4376A	0x2001    MOVS	R0, #1
0x4376C	0xE034    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 759 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI85:
;__Lib_Mmc_SDIO.c, 760 :: 		
; timeout start address is: 8 (R2)
; response start address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI84:
;__Lib_Mmc_SDIO.c, 761 :: 		
0x4376E	0xF0010080  AND	R0, R1, #128
0x43772	0xB280    UXTH	R0, R0
0x43774	0xB110    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI414
0x43776	0x2A00    CMP	R2, #0
0x43778	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI413
; response end address is: 4 (R1)
; timeout end address is: 8 (R2)
0x4377A	0xE7E3    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI81
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI414:
; response start address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI413:
;__Lib_Mmc_SDIO.c, 763 :: 		
0x4377C	0xF0010080  AND	R0, R1, #128
0x43780	0xB280    UXTH	R0, R0
0x43782	0xB158    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI88
;__Lib_Mmc_SDIO.c, 764 :: 		
0x43784	0xF8AD1004  STRH	R1, [SP, #4]
0x43788	0xF7FEFCE0  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 765 :: 		
0x4378C	0x2003    MOVS	R0, #3
0x4378E	0x4C17    LDR	R4, [PC, #92]
0x43790	0x6824    LDR	R4, [R4, #0]
0x43792	0x47A0    BLX	R4
0x43794	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 766 :: 		
0x43798	0xB288    UXTH	R0, R1
; response end address is: 4 (R1)
0x4379A	0xE01D    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 767 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI88:
;__Lib_Mmc_SDIO.c, 770 :: 		
0x4379C	0x4811    LDR	R0, [PC, #68]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x4379E	0x6801    LDR	R1, [R0, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 771 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI89:
;__Lib_Mmc_SDIO.c, 772 :: 		
; timeout start address is: 4 (R1)
0x437A0	0xF8AD1004  STRH	R1, [SP, #4]
0x437A4	0x20FF    MOVS	R0, #255
0x437A6	0x4C0E    LDR	R4, [PC, #56]
0x437A8	0x6824    LDR	R4, [R4, #0]
0x437AA	0x47A0    BLX	R4
0x437AC	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0x437B0	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 773 :: 		
0x437B2	0x1E48    SUBS	R0, R1, #1
0x437B4	0xB281    UXTH	R1, R0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 774 :: 		
0x437B6	0x480C    LDR	R0, [PC, #48]
0x437B8	0x7800    LDRB	R0, [R0, #0]
0x437BA	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI92
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 776 :: 		
; timeout start address is: 4 (R1)
0x437BC	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI93
; response end address is: 8 (R2)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 778 :: 		
0x437BE	0x2002    MOVS	R0, #2
0x437C0	0x4C0A    LDR	R4, [PC, #40]
0x437C2	0x6824    LDR	R4, [R4, #0]
0x437C4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 779 :: 		
0x437C6	0x2001    MOVS	R0, #1
0x437C8	0xE006    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 780 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI93:
;__Lib_Mmc_SDIO.c, 781 :: 		
; timeout start address is: 4 (R1)
; response start address is: 8 (R2)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI92:
;__Lib_Mmc_SDIO.c, 782 :: 		
0x437CA	0xB912    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI416
; response end address is: 8 (R2)
0x437CC	0x2900    CMP	R1, #0
0x437CE	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI415
; timeout end address is: 4 (R1)
0x437D0	0xE7E6    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI89
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI416:
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI415:
;__Lib_Mmc_SDIO.c, 784 :: 		
0x437D2	0xF7FEFCBB  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 785 :: 		
0x437D6	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 786 :: 		
L_end_Mmc_Multi_Read_Stop_SPI:
0x437D8	0xF8DDE000  LDR	LR, [SP, #0]
0x437DC	0xB002    ADD	SP, SP, #8
0x437DE	0x4770    BX	LR
0x437E0	0x0B142000  	_SPI_Rd_Ptr+0
0x437E4	0x02B42000  	_delay_time_spi+0
0x437E8	0x02A92000  	_set_timeout_on+0
0x437EC	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI:
;__Lib_Mmc_SDIO.c, 855 :: 		
0x43820	0xB081    SUB	SP, SP, #4
0x43822	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 858 :: 		
0x43826	0x20FD    MOVS	R0, #253
0x43828	0x4C05    LDR	R4, [PC, #20]
0x4382A	0x6824    LDR	R4, [R4, #0]
0x4382C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 860 :: 		
0x4382E	0xF7FEFDAF  BL	__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free+0
;__Lib_Mmc_SDIO.c, 861 :: 		
0x43832	0xF7FEFC8B  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 864 :: 		
0x43836	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 865 :: 		
L_end_Mmc_Multi_Write_Stop_SPI:
0x43838	0xF8DDE000  LDR	LR, [SP, #0]
0x4383C	0xB001    ADD	SP, SP, #4
0x4383E	0x4770    BX	LR
0x43840	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI
__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free:
;__Lib_Mmc_SDIO.c, 246 :: 		
0x42390	0xB082    SUB	SP, SP, #8
0x42392	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 248 :: 		
0x42396	0x4810    LDR	R0, [PC, #64]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x42398	0x6801    LDR	R1, [R0, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 249 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free10:
;__Lib_Mmc_SDIO.c, 250 :: 		
; timeout start address is: 4 (R1)
0x4239A	0xF8AD1004  STRH	R1, [SP, #4]
0x4239E	0x20FF    MOVS	R0, #255
0x423A0	0x4C0E    LDR	R4, [PC, #56]
0x423A2	0x6824    LDR	R4, [R4, #0]
0x423A4	0x47A0    BLX	R4
0x423A6	0xF8BD1004  LDRH	R1, [SP, #4]
; response_spi start address is: 8 (R2)
0x423AA	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 251 :: 		
0x423AC	0x1E48    SUBS	R0, R1, #1
0x423AE	0xB281    UXTH	R1, R0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 252 :: 		
0x423B0	0x480B    LDR	R0, [PC, #44]
0x423B2	0x7800    LDRB	R0, [R0, #0]
0x423B4	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free13
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 254 :: 		
; timeout start address is: 4 (R1)
0x423B6	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free14
; response_spi end address is: 8 (R2)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 256 :: 		
0x423B8	0x2002    MOVS	R0, #2
0x423BA	0x4C0A    LDR	R4, [PC, #40]
0x423BC	0x6824    LDR	R4, [R4, #0]
0x423BE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 257 :: 		
0x423C0	0x2001    MOVS	R0, #1
0x423C2	0xE005    B	L_end_Mmc_Wait_Bus_Free
;__Lib_Mmc_SDIO.c, 258 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free14:
;__Lib_Mmc_SDIO.c, 259 :: 		
; timeout start address is: 4 (R1)
; response_spi start address is: 8 (R2)
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free13:
;__Lib_Mmc_SDIO.c, 260 :: 		
0x423C4	0xF1B20FFF  CMP	R2, #255
0x423C8	0xD002    BEQ	L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free407
; response_spi end address is: 8 (R2)
0x423CA	0x2900    CMP	R1, #0
0x423CC	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free406
; timeout end address is: 4 (R1)
0x423CE	0xE7E4    B	L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free10
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free407:
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free406:
;__Lib_Mmc_SDIO.c, 261 :: 		
L_end_Mmc_Wait_Bus_Free:
0x423D0	0xF8DDE000  LDR	LR, [SP, #0]
0x423D4	0xB002    ADD	SP, SP, #8
0x423D6	0x4770    BX	LR
0x423D8	0x02B42000  	_delay_time_spi+0
0x423DC	0x0B142000  	_SPI_Rd_Ptr+0
0x423E0	0x02A92000  	_set_timeout_on+0
0x423E4	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Wait_Bus_Free
__Lib_Mmc_SDIO_Mmc_Init_SDIO:
;__Lib_Mmc_SDIO.c, 2006 :: 		
0x439A4	0xB082    SUB	SP, SP, #8
0x439A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2009 :: 		
0x439AA	0xF7FEFD1D  BL	__Lib_Mmc_SDIO_SD_PowerON+0
0x439AE	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SDIO236
;__Lib_Mmc_SDIO.c, 2010 :: 		
0x439B0	0x2001    MOVS	R0, #1
0x439B2	0xE022    B	L_end_Mmc_Init_SDIO
;__Lib_Mmc_SDIO.c, 2011 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO236:
;__Lib_Mmc_SDIO.c, 2012 :: 		
0x439B4	0xF7FEFBF6  BL	__Lib_Mmc_SDIO_SD_InitializeCards+0
0x439B8	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SDIO237
;__Lib_Mmc_SDIO.c, 2013 :: 		
0x439BA	0x2001    MOVS	R0, #1
0x439BC	0xE01D    B	L_end_Mmc_Init_SDIO
;__Lib_Mmc_SDIO.c, 2014 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO237:
;__Lib_Mmc_SDIO.c, 2023 :: 		
0x439BE	0x4811    LDR	R0, [PC, #68]
0x439C0	0x6800    LDR	R0, [R0, #0]
0x439C2	0x9001    STR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2024 :: 		
0x439C4	0x480F    LDR	R0, [PC, #60]
0x439C6	0x6801    LDR	R1, [R0, #0]
0x439C8	0xF46F50C0  MVN	R0, #6144
0x439CC	0x4001    ANDS	R1, R0
0x439CE	0x480D    LDR	R0, [PC, #52]
0x439D0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2027 :: 		
0x439D2	0x480D    LDR	R0, [PC, #52]
0x439D4	0x6800    LDR	R0, [R0, #0]
0x439D6	0x0400    LSLS	R0, R0, #16
0x439D8	0xF7FEFF98  BL	__Lib_Mmc_SDIO_SD_SelectDeselect+0
; errorStatus start address is: 4 (R1)
0x439DC	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2028 :: 		
0x439DE	0xB939    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Init_SDIO464
; errorStatus end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2030 :: 		
0x439E0	0x9801    LDR	R0, [SP, #4]
0x439E2	0xF40050C0  AND	R0, R0, #6144
0x439E6	0xF7FEFFC7  BL	__Lib_Mmc_SDIO_SD_EnableWideBusOperation+0
; errorStatus start address is: 4 (R1)
0x439EA	0xB2C1    UXTB	R1, R0
; errorStatus end address is: 4 (R1)
0x439EC	0x460A    MOV	R2, R1
;__Lib_Mmc_SDIO.c, 2031 :: 		
0x439EE	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Init_SDIO238
L___Lib_Mmc_SDIO_Mmc_Init_SDIO464:
;__Lib_Mmc_SDIO.c, 2028 :: 		
0x439F0	0x460A    MOV	R2, R1
;__Lib_Mmc_SDIO.c, 2031 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO238:
;__Lib_Mmc_SDIO.c, 2034 :: 		
; errorStatus start address is: 8 (R2)
0x439F2	0x9901    LDR	R1, [SP, #4]
0x439F4	0x4803    LDR	R0, [PC, #12]
0x439F6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2036 :: 		
0x439F8	0xB290    UXTH	R0, R2
; errorStatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2037 :: 		
L_end_Mmc_Init_SDIO:
0x439FA	0xF8DDE000  LDR	LR, [SP, #0]
0x439FE	0xB002    ADD	SP, SP, #8
0x43A00	0x4770    BX	LR
0x43A02	0xBF00    NOP
0x43A04	0x2C044001  	SDIO_CLKCR+0
0x43A08	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
; end of __Lib_Mmc_SDIO_Mmc_Init_SDIO
__Lib_Mmc_SDIO_SD_PowerON:
;__Lib_Mmc_SDIO.c, 1474 :: 		
0x423E8	0xB082    SUB	SP, SP, #8
0x423EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1476 :: 		
; SDType start address is: 28 (R7)
0x423EE	0xF04F0700  MOV	R7, #0
;__Lib_Mmc_SDIO.c, 1478 :: 		
; validvoltage start address is: 16 (R4)
0x423F2	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDIO.c, 1480 :: 		
; count start address is: 20 (R5)
0x423F4	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 1481 :: 		
; response start address is: 24 (R6)
0x423F6	0x2600    MOVS	R6, #0
;__Lib_Mmc_SDIO.c, 1484 :: 		
0x423F8	0x2003    MOVS	R0, #3
0x423FA	0xF7FEFD49  BL	_SDIO_SetPowerState+0
;__Lib_Mmc_SDIO.c, 1487 :: 		
0x423FE	0x2001    MOVS	R0, #1
0x42400	0xF7FEFD3C  BL	_SDIO_ClockCmd+0
;__Lib_Mmc_SDIO.c, 1491 :: 		
0x42404	0x2100    MOVS	R1, #0
0x42406	0x486B    LDR	R0, [PC, #428]
0x42408	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1492 :: 		
0x4240A	0x2100    MOVS	R1, #0
0x4240C	0x486A    LDR	R0, [PC, #424]
0x4240E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1493 :: 		
0x42410	0xF04F0100  MOV	R1, #0
0x42414	0x4869    LDR	R0, [PC, #420]
0x42416	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1494 :: 		
0x42418	0xF04F0100  MOV	R1, #0
0x4241C	0x4868    LDR	R0, [PC, #416]
0x4241E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1495 :: 		
0x42420	0xF44F6180  MOV	R1, #1024
0x42424	0x4867    LDR	R0, [PC, #412]
0x42426	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1496 :: 		
0x42428	0x4862    LDR	R0, [PC, #392]
0x4242A	0xF7FEFD03  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1498 :: 		
0x4242E	0xF7FEFE01  BL	__Lib_Mmc_SDIO_CmdError+0
0x42432	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON177
; validvoltage end address is: 16 (R4)
; response end address is: 24 (R6)
; SDType end address is: 28 (R7)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1501 :: 		
0x42434	0x2001    MOVS	R0, #1
0x42436	0xE0B9    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1502 :: 		
L___Lib_Mmc_SDIO_SD_PowerON177:
;__Lib_Mmc_SDIO.c, 1510 :: 		
; count start address is: 20 (R5)
; SDType start address is: 28 (R7)
; response start address is: 24 (R6)
; validvoltage start address is: 16 (R4)
0x42438	0xF44F71D5  MOV	R1, #426
0x4243C	0x485D    LDR	R0, [PC, #372]
0x4243E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1511 :: 		
0x42440	0xF04F0108  MOV	R1, #8
0x42444	0x485C    LDR	R0, [PC, #368]
0x42446	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1512 :: 		
0x42448	0xF04F0140  MOV	R1, #64
0x4244C	0x485B    LDR	R0, [PC, #364]
0x4244E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1513 :: 		
0x42450	0xF04F0100  MOV	R1, #0
0x42454	0x485A    LDR	R0, [PC, #360]
0x42456	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1514 :: 		
0x42458	0xF44F6180  MOV	R1, #1024
0x4245C	0x4859    LDR	R0, [PC, #356]
0x4245E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1515 :: 		
0x42460	0x4854    LDR	R0, [PC, #336]
0x42462	0xF7FEFCE7  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1517 :: 		
0x42466	0xF7FEFDB7  BL	__Lib_Mmc_SDIO_CmdResp7Error+0
0x4246A	0xB930    CBNZ	R0, L___Lib_Mmc_SDIO_SD_PowerON178
; SDType end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1519 :: 		
0x4246C	0xF04F0101  MOV	R1, #1
0x42470	0x4855    LDR	R0, [PC, #340]
0x42472	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1520 :: 		
; SDType start address is: 28 (R7)
0x42474	0xF04F4780  MOV	R7, #1073741824
;__Lib_Mmc_SDIO.c, 1521 :: 		
0x42478	0xE017    B	L___Lib_Mmc_SDIO_SD_PowerON179
L___Lib_Mmc_SDIO_SD_PowerON178:
;__Lib_Mmc_SDIO.c, 1525 :: 		
0x4247A	0x2100    MOVS	R1, #0
0x4247C	0x484D    LDR	R0, [PC, #308]
0x4247E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1526 :: 		
0x42480	0x2137    MOVS	R1, #55
0x42482	0x484D    LDR	R0, [PC, #308]
0x42484	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1527 :: 		
0x42486	0xF04F0140  MOV	R1, #64
0x4248A	0x484C    LDR	R0, [PC, #304]
0x4248C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1528 :: 		
0x4248E	0xF04F0100  MOV	R1, #0
0x42492	0x484B    LDR	R0, [PC, #300]
0x42494	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1529 :: 		
0x42496	0xF44F6180  MOV	R1, #1024
0x4249A	0x484A    LDR	R0, [PC, #296]
0x4249C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1530 :: 		
0x4249E	0x4845    LDR	R0, [PC, #276]
0x424A0	0xF7FEFCC8  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1531 :: 		
0x424A4	0x2037    MOVS	R0, #55
0x424A6	0xF7FEFCFB  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; SDType end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1532 :: 		
L___Lib_Mmc_SDIO_SD_PowerON179:
;__Lib_Mmc_SDIO.c, 1534 :: 		
; SDType start address is: 28 (R7)
0x424AA	0x2100    MOVS	R1, #0
0x424AC	0x4841    LDR	R0, [PC, #260]
0x424AE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1535 :: 		
0x424B0	0x2137    MOVS	R1, #55
0x424B2	0x4841    LDR	R0, [PC, #260]
0x424B4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1536 :: 		
0x424B6	0xF04F0140  MOV	R1, #64
0x424BA	0x4840    LDR	R0, [PC, #256]
0x424BC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1537 :: 		
0x424BE	0xF04F0100  MOV	R1, #0
0x424C2	0x483F    LDR	R0, [PC, #252]
0x424C4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1538 :: 		
0x424C6	0xF44F6180  MOV	R1, #1024
0x424CA	0x483E    LDR	R0, [PC, #248]
0x424CC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1539 :: 		
0x424CE	0x4839    LDR	R0, [PC, #228]
0x424D0	0xF7FEFCB0  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1540 :: 		
0x424D4	0x2037    MOVS	R0, #55
0x424D6	0xF7FEFCE3  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 8 (R2)
0x424DA	0xB2C2    UXTB	R2, R0
;__Lib_Mmc_SDIO.c, 1545 :: 		
0x424DC	0x2800    CMP	R0, #0
0x424DE	0xF0408064  BNE	L___Lib_Mmc_SDIO_SD_PowerON453
; validvoltage end address is: 16 (R4)
; response end address is: 24 (R6)
; SDType end address is: 28 (R7)
; errorstatus end address is: 8 (R2)
; count end address is: 20 (R5)
0x424E2	0xB2E0    UXTB	R0, R4
0x424E4	0x463C    MOV	R4, R7
0x424E6	0x4631    MOV	R1, R6
;__Lib_Mmc_SDIO.c, 1549 :: 		
L___Lib_Mmc_SDIO_SD_PowerON181:
; SDType start address is: 16 (R4)
; errorstatus start address is: 8 (R2)
; SDType start address is: 16 (R4)
; SDType end address is: 16 (R4)
; response start address is: 4 (R1)
; count start address is: 20 (R5)
; validvoltage start address is: 0 (R0)
0x424E8	0x2800    CMP	R0, #0
0x424EA	0xF0408050  BNE	L___Lib_Mmc_SDIO_SD_PowerON452
; SDType end address is: 16 (R4)
; validvoltage end address is: 0 (R0)
; SDType start address is: 16 (R4)
0x424EE	0x4837    LDR	R0, [PC, #220]
0x424F0	0x4285    CMP	R5, R0
0x424F2	0xF080804C  BCS	L___Lib_Mmc_SDIO_SD_PowerON451
; errorstatus end address is: 8 (R2)
; response end address is: 4 (R1)
L___Lib_Mmc_SDIO_SD_PowerON450:
;__Lib_Mmc_SDIO.c, 1553 :: 		
0x424F6	0x2100    MOVS	R1, #0
0x424F8	0x482E    LDR	R0, [PC, #184]
0x424FA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1554 :: 		
0x424FC	0x2137    MOVS	R1, #55
0x424FE	0x482E    LDR	R0, [PC, #184]
0x42500	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1555 :: 		
0x42502	0xF04F0140  MOV	R1, #64
0x42506	0x482D    LDR	R0, [PC, #180]
0x42508	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1556 :: 		
0x4250A	0xF04F0100  MOV	R1, #0
0x4250E	0x482C    LDR	R0, [PC, #176]
0x42510	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1557 :: 		
0x42512	0xF44F6180  MOV	R1, #1024
0x42516	0x482B    LDR	R0, [PC, #172]
0x42518	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1558 :: 		
0x4251A	0x4826    LDR	R0, [PC, #152]
0x4251C	0xF7FEFC8A  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1560 :: 		
0x42520	0x2037    MOVS	R0, #55
0x42522	0xF7FEFCBD  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x42526	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1562 :: 		
0x42528	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON185
; SDType end address is: 16 (R4)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1564 :: 		
0x4252A	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x4252C	0xE03E    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1565 :: 		
L___Lib_Mmc_SDIO_SD_PowerON185:
;__Lib_Mmc_SDIO.c, 1566 :: 		
; count start address is: 20 (R5)
; SDType start address is: 16 (R4)
0x4252E	0x4828    LDR	R0, [PC, #160]
0x42530	0xEA400104  ORR	R1, R0, R4, LSL #0
0x42534	0x481F    LDR	R0, [PC, #124]
0x42536	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1567 :: 		
0x42538	0x2129    MOVS	R1, #41
0x4253A	0x481F    LDR	R0, [PC, #124]
0x4253C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1568 :: 		
0x4253E	0xF04F0140  MOV	R1, #64
0x42542	0x481E    LDR	R0, [PC, #120]
0x42544	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1569 :: 		
0x42546	0xF04F0100  MOV	R1, #0
0x4254A	0x481D    LDR	R0, [PC, #116]
0x4254C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1570 :: 		
0x4254E	0xF44F6180  MOV	R1, #1024
0x42552	0x481C    LDR	R0, [PC, #112]
0x42554	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1571 :: 		
0x42556	0x4817    LDR	R0, [PC, #92]
0x42558	0xF7FEFC6C  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1573 :: 		
0x4255C	0xF7FEFB7C  BL	__Lib_Mmc_SDIO_CmdResp3Error+0
; errorstatus start address is: 4 (R1)
0x42560	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1574 :: 		
0x42562	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON186
; SDType end address is: 16 (R4)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1576 :: 		
0x42564	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x42566	0xE021    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1577 :: 		
L___Lib_Mmc_SDIO_SD_PowerON186:
;__Lib_Mmc_SDIO.c, 1579 :: 		
; count start address is: 20 (R5)
; errorstatus start address is: 4 (R1)
; SDType start address is: 16 (R4)
0x42568	0x481A    LDR	R0, [PC, #104]
; response start address is: 8 (R2)
0x4256A	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDIO.c, 1580 :: 		
0x4256C	0x0FD0    LSRS	R0, R2, #31
0x4256E	0x2801    CMP	R0, #1
0x42570	0xD102    BNE	L___Lib_Mmc_SDIO_SD_PowerON187
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 start address is: 0 (R0)
0x42572	0x2001    MOVS	R0, #1
0x42574	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 end address is: 0 (R0)
0x42576	0xE001    B	L___Lib_Mmc_SDIO_SD_PowerON188
L___Lib_Mmc_SDIO_SD_PowerON187:
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 start address is: 0 (R0)
0x42578	0x2000    MOVS	R0, #0
0x4257A	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 end address is: 0 (R0)
L___Lib_Mmc_SDIO_SD_PowerON188:
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 start address is: 0 (R0)
; validvoltage start address is: 12 (R3)
0x4257C	0xB2C3    UXTB	R3, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1581 :: 		
0x4257E	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 1582 :: 		
0x42580	0xF88D1004  STRB	R1, [SP, #4]
; SDType end address is: 16 (R4)
; errorstatus end address is: 4 (R1)
; response end address is: 8 (R2)
; validvoltage end address is: 12 (R3)
0x42584	0xB2D8    UXTB	R0, R3
0x42586	0x4611    MOV	R1, R2
0x42588	0xF89D2004  LDRB	R2, [SP, #4]
0x4258C	0xE7AC    B	L___Lib_Mmc_SDIO_SD_PowerON181
;__Lib_Mmc_SDIO.c, 1549 :: 		
L___Lib_Mmc_SDIO_SD_PowerON452:
; response start address is: 4 (R1)
; errorstatus start address is: 8 (R2)
L___Lib_Mmc_SDIO_SD_PowerON451:
;__Lib_Mmc_SDIO.c, 1583 :: 		
0x4258E	0x480F    LDR	R0, [PC, #60]
0x42590	0x4285    CMP	R5, R0
0x42592	0xD301    BCC	L___Lib_Mmc_SDIO_SD_PowerON189
; errorstatus end address is: 8 (R2)
; response end address is: 4 (R1)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1586 :: 		
0x42594	0x2001    MOVS	R0, #1
0x42596	0xE009    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1587 :: 		
L___Lib_Mmc_SDIO_SD_PowerON189:
;__Lib_Mmc_SDIO.c, 1589 :: 		
; response start address is: 4 (R1)
; errorstatus start address is: 8 (R2)
0x42598	0xF0014080  AND	R0, R1, #1073741824
; response end address is: 4 (R1)
0x4259C	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON190
;__Lib_Mmc_SDIO.c, 1591 :: 		
0x4259E	0xF04F0102  MOV	R1, #2
0x425A2	0x4809    LDR	R0, [PC, #36]
0x425A4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1592 :: 		
L___Lib_Mmc_SDIO_SD_PowerON190:
;__Lib_Mmc_SDIO.c, 1594 :: 		
0x425A6	0xB2D0    UXTB	R0, R2
0x425A8	0xE000    B	L___Lib_Mmc_SDIO_SD_PowerON180
; errorstatus end address is: 8 (R2)
L___Lib_Mmc_SDIO_SD_PowerON453:
;__Lib_Mmc_SDIO.c, 1545 :: 		
0x425AA	0xB2D0    UXTB	R0, R2
;__Lib_Mmc_SDIO.c, 1594 :: 		
L___Lib_Mmc_SDIO_SD_PowerON180:
;__Lib_Mmc_SDIO.c, 1595 :: 		
; errorstatus start address is: 0 (R0)
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1596 :: 		
L_end_SD_PowerON:
0x425AC	0xF8DDE000  LDR	LR, [SP, #0]
0x425B0	0xB002    ADD	SP, SP, #8
0x425B2	0x4770    BX	LR
0x425B4	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x425B8	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x425BC	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x425C0	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x425C4	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x425C8	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x425CC	0xFFFF0000  	#65535
0x425D0	0x00008010  	#-2146435072
0x425D4	0x2C144001  	SDIO_RESP1+0
; end of __Lib_Mmc_SDIO_SD_PowerON
_SDIO_SetPowerState:
;__Lib_SDIO.c, 542 :: 		
; powerState start address is: 0 (R0)
0x40E90	0xB081    SUB	SP, SP, #4
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;__Lib_SDIO.c, 544 :: 		
0x40E92	0x4902    LDR	R1, [PC, #8]
0x40E94	0x6008    STR	R0, [R1, #0]
; powerState end address is: 0 (R0)
;__Lib_SDIO.c, 545 :: 		
L_end_SDIO_SetPowerState:
0x40E96	0xB001    ADD	SP, SP, #4
0x40E98	0x4770    BX	LR
0x40E9A	0xBF00    NOP
0x40E9C	0x2C004001  	SDIO_POWER+0
; end of _SDIO_SetPowerState
_SDIO_ClockCmd:
;__Lib_SDIO.c, 519 :: 		
; newState start address is: 0 (R0)
0x40E7C	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 521 :: 		
0x40E7E	0x4A03    LDR	R2, [PC, #12]
0x40E80	0x6811    LDR	R1, [R2, #0]
0x40E82	0xF3602108  BFI	R1, R0, #8, #1
; newState end address is: 0 (R0)
0x40E86	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 522 :: 		
L_end_SDIO_ClockCmd:
0x40E88	0xB001    ADD	SP, SP, #4
0x40E8A	0x4770    BX	LR
0x40E8C	0x2C044001  	SDIO_CLKCR+0
; end of _SDIO_ClockCmd
_SDIO_SendCommand:
;__Lib_SDIO.c, 593 :: 		
; SDIO_CmdInitStruct start address is: 0 (R0)
0x40E34	0xB081    SUB	SP, SP, #4
; SDIO_CmdInitStruct end address is: 0 (R0)
; SDIO_CmdInitStruct start address is: 0 (R0)
;__Lib_SDIO.c, 594 :: 		
;__Lib_SDIO.c, 598 :: 		
0x40E36	0x6802    LDR	R2, [R0, #0]
0x40E38	0x490D    LDR	R1, [PC, #52]
0x40E3A	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 602 :: 		
0x40E3C	0x490D    LDR	R1, [PC, #52]
; tmpreg start address is: 8 (R2)
0x40E3E	0x680A    LDR	R2, [R1, #0]
;__Lib_SDIO.c, 604 :: 		
0x40E40	0x490D    LDR	R1, [PC, #52]
0x40E42	0xEA020301  AND	R3, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_SDIO.c, 609 :: 		
0x40E46	0x1D01    ADDS	R1, R0, #4
0x40E48	0x680A    LDR	R2, [R1, #0]
0x40E4A	0xF2000108  ADDW	R1, R0, #8
0x40E4E	0x6809    LDR	R1, [R1, #0]
0x40E50	0x430A    ORRS	R2, R1
;__Lib_SDIO.c, 610 :: 		
0x40E52	0xF200010C  ADDW	R1, R0, #12
0x40E56	0x6809    LDR	R1, [R1, #0]
0x40E58	0x430A    ORRS	R2, R1
0x40E5A	0xF2000110  ADDW	R1, R0, #16
; SDIO_CmdInitStruct end address is: 0 (R0)
0x40E5E	0x6809    LDR	R1, [R1, #0]
0x40E60	0xEA420101  ORR	R1, R2, R1, LSL #0
0x40E64	0xEA430201  ORR	R2, R3, R1, LSL #0
;__Lib_SDIO.c, 613 :: 		
0x40E68	0x4902    LDR	R1, [PC, #8]
0x40E6A	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 614 :: 		
L_end_SDIO_SendCommand:
0x40E6C	0xB001    ADD	SP, SP, #4
0x40E6E	0x4770    BX	LR
0x40E70	0x2C084001  	SDIO_ARG+0
0x40E74	0x2C0C4001  	SDIO_CMD+0
0x40E78	0xF800FFFF  	#-2048
; end of _SDIO_SendCommand
__Lib_Mmc_SDIO_CmdError:
;__Lib_Mmc_SDIO.c, 1080 :: 		
0x41034	0xB081    SUB	SP, SP, #4
0x41036	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1084 :: 		
; timeout start address is: 8 (R2)
0x4103A	0x4A0A    LDR	R2, [PC, #40]
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1086 :: 		
L___Lib_Mmc_SDIO_CmdError106:
; timeout start address is: 8 (R2)
0x4103C	0x2A00    CMP	R2, #0
0x4103E	0xD906    BLS	L___Lib_Mmc_SDIO_CmdError419
0x41040	0xF04F0080  MOV	R0, #128
0x41044	0xF7FFFBEC  BL	_SDIO_GetFlagStatus+0
0x41048	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_CmdError418
L___Lib_Mmc_SDIO_CmdError417:
;__Lib_Mmc_SDIO.c, 1088 :: 		
0x4104A	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1089 :: 		
0x4104C	0xE7F6    B	L___Lib_Mmc_SDIO_CmdError106
;__Lib_Mmc_SDIO.c, 1086 :: 		
L___Lib_Mmc_SDIO_CmdError419:
L___Lib_Mmc_SDIO_CmdError418:
;__Lib_Mmc_SDIO.c, 1091 :: 		
0x4104E	0xB90A    CBNZ	R2, L___Lib_Mmc_SDIO_CmdError110
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1093 :: 		
0x41050	0x2001    MOVS	R0, #1
0x41052	0xE003    B	L_end_CmdError
;__Lib_Mmc_SDIO.c, 1094 :: 		
L___Lib_Mmc_SDIO_CmdError110:
;__Lib_Mmc_SDIO.c, 1097 :: 		
0x41054	0x4804    LDR	R0, [PC, #16]
0x41056	0xF7FFFBDB  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1099 :: 		
0x4105A	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1100 :: 		
L_end_CmdError:
0x4105C	0xF8DDE000  LDR	LR, [SP, #0]
0x41060	0xB001    ADD	SP, SP, #4
0x41062	0x4770    BX	LR
0x41064	0x27100000  	#10000
0x41068	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdError
_SDIO_GetFlagStatus:
;__Lib_SDIO.c, 1127 :: 		
; flag start address is: 0 (R0)
0x40820	0xB081    SUB	SP, SP, #4
; flag end address is: 0 (R0)
; flag start address is: 0 (R0)
;__Lib_SDIO.c, 1129 :: 		
;__Lib_SDIO.c, 1131 :: 		
0x40822	0x4904    LDR	R1, [PC, #16]
0x40824	0x6809    LDR	R1, [R1, #0]
0x40826	0x4001    ANDS	R1, R0
; flag end address is: 0 (R0)
0x40828	0xB109    CBZ	R1, L_SDIO_GetFlagStatus3
;__Lib_SDIO.c, 1133 :: 		
; bitstatus start address is: 0 (R0)
0x4082A	0x2001    MOVS	R0, #1
;__Lib_SDIO.c, 1134 :: 		
; bitstatus end address is: 0 (R0)
0x4082C	0xE000    B	L_SDIO_GetFlagStatus4
L_SDIO_GetFlagStatus3:
;__Lib_SDIO.c, 1137 :: 		
; bitstatus start address is: 0 (R0)
0x4082E	0x2000    MOVS	R0, #0
; bitstatus end address is: 0 (R0)
;__Lib_SDIO.c, 1138 :: 		
L_SDIO_GetFlagStatus4:
;__Lib_SDIO.c, 1139 :: 		
; bitstatus start address is: 0 (R0)
; bitstatus end address is: 0 (R0)
;__Lib_SDIO.c, 1140 :: 		
L_end_SDIO_GetFlagStatus:
0x40830	0xB001    ADD	SP, SP, #4
0x40832	0x4770    BX	LR
0x40834	0x2C344001  	SDIO_STA+0
; end of _SDIO_GetFlagStatus
_SDIO_ClearFlag:
;__Lib_SDIO.c, 1165 :: 		
; flags start address is: 0 (R0)
0x40810	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_SDIO.c, 1167 :: 		
0x40812	0x4902    LDR	R1, [PC, #8]
0x40814	0x6008    STR	R0, [R1, #0]
; flags end address is: 0 (R0)
;__Lib_SDIO.c, 1168 :: 		
L_end_SDIO_ClearFlag:
0x40816	0xB001    ADD	SP, SP, #4
0x40818	0x4770    BX	LR
0x4081A	0xBF00    NOP
0x4081C	0x2C384001  	SDIO_ICR+0
; end of _SDIO_ClearFlag
__Lib_Mmc_SDIO_CmdResp7Error:
;__Lib_Mmc_SDIO.c, 1114 :: 		
0x40FD8	0xB082    SUB	SP, SP, #8
0x40FDA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1118 :: 		
; timeout start address is: 4 (R1)
0x40FDE	0x4913    LDR	R1, [PC, #76]
;__Lib_Mmc_SDIO.c, 1120 :: 		
0x40FE0	0x4813    LDR	R0, [PC, #76]
; status start address is: 8 (R2)
0x40FE2	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
0x40FE4	0x9201    STR	R2, [SP, #4]
0x40FE6	0x460A    MOV	R2, R1
0x40FE8	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1122 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error111:
; status start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x40FEA	0xF0010045  AND	R0, R1, #69
0x40FEE	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error423
0x40FF0	0x2A00    CMP	R2, #0
0x40FF2	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp7Error422
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp7Error421:
;__Lib_Mmc_SDIO.c, 1124 :: 		
0x40FF4	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1125 :: 		
0x40FF6	0x480E    LDR	R0, [PC, #56]
; status start address is: 4 (R1)
0x40FF8	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1126 :: 		
0x40FFA	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp7Error111
;__Lib_Mmc_SDIO.c, 1122 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error423:
L___Lib_Mmc_SDIO_CmdResp7Error422:
;__Lib_Mmc_SDIO.c, 1128 :: 		
0x40FFC	0xB11A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp7Error425
; timeout end address is: 8 (R2)
0x40FFE	0xF0010004  AND	R0, R1, #4
0x41002	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error424
0x41004	0xE005    B	L___Lib_Mmc_SDIO_CmdResp7Error117
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp7Error425:
L___Lib_Mmc_SDIO_CmdResp7Error424:
;__Lib_Mmc_SDIO.c, 1132 :: 		
0x41006	0xF04F0004  MOV	R0, #4
0x4100A	0xF7FFFC01  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1133 :: 		
0x4100E	0x2001    MOVS	R0, #1
0x41010	0xE007    B	L_end_CmdResp7Error
;__Lib_Mmc_SDIO.c, 1134 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error117:
;__Lib_Mmc_SDIO.c, 1136 :: 		
; status start address is: 4 (R1)
0x41012	0xF0010040  AND	R0, R1, #64
; status end address is: 4 (R1)
0x41016	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error118
;__Lib_Mmc_SDIO.c, 1140 :: 		
0x41018	0xF04F0040  MOV	R0, #64
0x4101C	0xF7FFFBF8  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1142 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error118:
;__Lib_Mmc_SDIO.c, 1143 :: 		
0x41020	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1144 :: 		
L_end_CmdResp7Error:
0x41022	0xF8DDE000  LDR	LR, [SP, #0]
0x41026	0xB002    ADD	SP, SP, #8
0x41028	0x4770    BX	LR
0x4102A	0xBF00    NOP
0x4102C	0x27100000  	#10000
0x41030	0x2C344001  	SDIO_STA+0
; end of __Lib_Mmc_SDIO_CmdResp7Error
__Lib_Mmc_SDIO_CmdResp1Error:
;__Lib_Mmc_SDIO.c, 1158 :: 		
; cmd start address is: 0 (R0)
0x40EA0	0xB082    SUB	SP, SP, #8
0x40EA2	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1163 :: 		
; timeout start address is: 8 (R2)
0x40EA6	0x4A47    LDR	R2, [PC, #284]
;__Lib_Mmc_SDIO.c, 1165 :: 		
0x40EA8	0x4947    LDR	R1, [PC, #284]
; status start address is: 12 (R3)
0x40EAA	0x680B    LDR	R3, [R1, #0]
; cmd end address is: 0 (R0)
; timeout end address is: 8 (R2)
; status end address is: 12 (R3)
0x40EAC	0x9301    STR	R3, [SP, #4]
0x40EAE	0x4613    MOV	R3, R2
0x40EB0	0xB2C2    UXTB	R2, R0
0x40EB2	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1167 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error119:
; status start address is: 0 (R0)
; timeout start address is: 12 (R3)
; cmd start address is: 8 (R2)
0x40EB4	0xF0000145  AND	R1, R0, #69
0x40EB8	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error429
0x40EBA	0x2B00    CMP	R3, #0
0x40EBC	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp1Error428
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp1Error427:
;__Lib_Mmc_SDIO.c, 1169 :: 		
0x40EBE	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1170 :: 		
0x40EC0	0x4941    LDR	R1, [PC, #260]
; status start address is: 0 (R0)
0x40EC2	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1171 :: 		
0x40EC4	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp1Error119
;__Lib_Mmc_SDIO.c, 1167 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error429:
L___Lib_Mmc_SDIO_CmdResp1Error428:
;__Lib_Mmc_SDIO.c, 1173 :: 		
0x40EC6	0xF0000104  AND	R1, R0, #4
0x40ECA	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error431
0x40ECC	0xB103    CBZ	R3, L___Lib_Mmc_SDIO_CmdResp1Error430
; timeout end address is: 12 (R3)
0x40ECE	0xE005    B	L___Lib_Mmc_SDIO_CmdResp1Error125
; cmd end address is: 8 (R2)
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp1Error431:
L___Lib_Mmc_SDIO_CmdResp1Error430:
;__Lib_Mmc_SDIO.c, 1176 :: 		
0x40ED0	0xF04F0004  MOV	R0, #4
0x40ED4	0xF7FFFC9C  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1177 :: 		
0x40ED8	0x2001    MOVS	R0, #1
0x40EDA	0xE06F    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1178 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error125:
;__Lib_Mmc_SDIO.c, 1179 :: 		
; status start address is: 0 (R0)
; cmd start address is: 8 (R2)
0x40EDC	0xF0000101  AND	R1, R0, #1
; status end address is: 0 (R0)
0x40EE0	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error127
; cmd end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1182 :: 		
0x40EE2	0xF04F0001  MOV	R0, #1
0x40EE6	0xF7FFFC93  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1183 :: 		
0x40EEA	0x2001    MOVS	R0, #1
0x40EEC	0xE066    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1184 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error127:
;__Lib_Mmc_SDIO.c, 1187 :: 		
; cmd start address is: 8 (R2)
0x40EEE	0xF7FFFCA3  BL	_SDIO_GetCommandResponse+0
0x40EF2	0x4290    CMP	R0, R2
0x40EF4	0xD001    BEQ	L___Lib_Mmc_SDIO_CmdResp1Error128
; cmd end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1190 :: 		
0x40EF6	0x2001    MOVS	R0, #1
0x40EF8	0xE060    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1191 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error128:
;__Lib_Mmc_SDIO.c, 1194 :: 		
0x40EFA	0x4834    LDR	R0, [PC, #208]
0x40EFC	0xF7FFFC88  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1197 :: 		
0x40F00	0x4933    LDR	R1, [PC, #204]
; response_r1 start address is: 0 (R0)
0x40F02	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1199 :: 		
0x40F04	0x4933    LDR	R1, [PC, #204]
0x40F06	0xEA000101  AND	R1, R0, R1, LSL #0
0x40F0A	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error129
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1201 :: 		
0x40F0C	0x2000    MOVS	R0, #0
0x40F0E	0xE055    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1202 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error129:
;__Lib_Mmc_SDIO.c, 1204 :: 		
; response_r1 start address is: 0 (R0)
0x40F10	0xF0004100  AND	R1, R0, #-2147483648
0x40F14	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error130
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1206 :: 		
0x40F16	0x2001    MOVS	R0, #1
0x40F18	0xE050    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1207 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error130:
;__Lib_Mmc_SDIO.c, 1209 :: 		
; response_r1 start address is: 0 (R0)
0x40F1A	0xF0004180  AND	R1, R0, #1073741824
0x40F1E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error131
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1211 :: 		
0x40F20	0x2001    MOVS	R0, #1
0x40F22	0xE04B    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1212 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error131:
;__Lib_Mmc_SDIO.c, 1214 :: 		
; response_r1 start address is: 0 (R0)
0x40F24	0xF0005100  AND	R1, R0, #536870912
0x40F28	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error132
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1216 :: 		
0x40F2A	0x2001    MOVS	R0, #1
0x40F2C	0xE046    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1217 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error132:
;__Lib_Mmc_SDIO.c, 1219 :: 		
; response_r1 start address is: 0 (R0)
0x40F2E	0xF0005180  AND	R1, R0, #268435456
0x40F32	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error133
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1221 :: 		
0x40F34	0x2001    MOVS	R0, #1
0x40F36	0xE041    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1222 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error133:
;__Lib_Mmc_SDIO.c, 1224 :: 		
; response_r1 start address is: 0 (R0)
0x40F38	0xF0006100  AND	R1, R0, #134217728
0x40F3C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error134
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1226 :: 		
0x40F3E	0x2001    MOVS	R0, #1
0x40F40	0xE03C    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1227 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error134:
;__Lib_Mmc_SDIO.c, 1229 :: 		
; response_r1 start address is: 0 (R0)
0x40F42	0xF0006180  AND	R1, R0, #67108864
0x40F46	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error135
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1231 :: 		
0x40F48	0x2001    MOVS	R0, #1
0x40F4A	0xE037    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1232 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error135:
;__Lib_Mmc_SDIO.c, 1234 :: 		
; response_r1 start address is: 0 (R0)
0x40F4C	0xF0007180  AND	R1, R0, #16777216
0x40F50	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error136
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1236 :: 		
0x40F52	0x2001    MOVS	R0, #1
0x40F54	0xE032    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1237 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error136:
;__Lib_Mmc_SDIO.c, 1239 :: 		
; response_r1 start address is: 0 (R0)
0x40F56	0xF4000100  AND	R1, R0, #8388608
0x40F5A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error137
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1241 :: 		
0x40F5C	0x2001    MOVS	R0, #1
0x40F5E	0xE02D    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1242 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error137:
;__Lib_Mmc_SDIO.c, 1244 :: 		
; response_r1 start address is: 0 (R0)
0x40F60	0xF4000180  AND	R1, R0, #4194304
0x40F64	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error138
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1246 :: 		
0x40F66	0x2001    MOVS	R0, #1
0x40F68	0xE028    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1247 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error138:
;__Lib_Mmc_SDIO.c, 1249 :: 		
; response_r1 start address is: 0 (R0)
0x40F6A	0xF4001100  AND	R1, R0, #2097152
0x40F6E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error139
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1251 :: 		
0x40F70	0x2001    MOVS	R0, #1
0x40F72	0xE023    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1252 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error139:
;__Lib_Mmc_SDIO.c, 1254 :: 		
; response_r1 start address is: 0 (R0)
0x40F74	0xF4001180  AND	R1, R0, #1048576
0x40F78	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error140
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1256 :: 		
0x40F7A	0x2001    MOVS	R0, #1
0x40F7C	0xE01E    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1257 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error140:
;__Lib_Mmc_SDIO.c, 1259 :: 		
; response_r1 start address is: 0 (R0)
0x40F7E	0xF4002100  AND	R1, R0, #524288
0x40F82	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error141
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1261 :: 		
0x40F84	0x2001    MOVS	R0, #1
0x40F86	0xE019    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1262 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error141:
;__Lib_Mmc_SDIO.c, 1264 :: 		
; response_r1 start address is: 0 (R0)
0x40F88	0xF4002180  AND	R1, R0, #262144
0x40F8C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error142
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1266 :: 		
0x40F8E	0x2001    MOVS	R0, #1
0x40F90	0xE014    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1267 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error142:
;__Lib_Mmc_SDIO.c, 1269 :: 		
; response_r1 start address is: 0 (R0)
0x40F92	0xF4003100  AND	R1, R0, #131072
0x40F96	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error143
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1271 :: 		
0x40F98	0x2001    MOVS	R0, #1
0x40F9A	0xE00F    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1272 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error143:
;__Lib_Mmc_SDIO.c, 1274 :: 		
; response_r1 start address is: 0 (R0)
0x40F9C	0xF4003180  AND	R1, R0, #65536
0x40FA0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error144
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1276 :: 		
0x40FA2	0x2001    MOVS	R0, #1
0x40FA4	0xE00A    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1277 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error144:
;__Lib_Mmc_SDIO.c, 1284 :: 		
; response_r1 start address is: 0 (R0)
0x40FA6	0xF4004180  AND	R1, R0, #16384
0x40FAA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error145
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1286 :: 		
0x40FAC	0x2001    MOVS	R0, #1
0x40FAE	0xE005    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1287 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error145:
;__Lib_Mmc_SDIO.c, 1294 :: 		
; response_r1 start address is: 0 (R0)
0x40FB0	0xF0000108  AND	R1, R0, #8
; response_r1 end address is: 0 (R0)
0x40FB4	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error146
;__Lib_Mmc_SDIO.c, 1296 :: 		
0x40FB6	0x2001    MOVS	R0, #1
0x40FB8	0xE000    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1297 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error146:
;__Lib_Mmc_SDIO.c, 1298 :: 		
0x40FBA	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1299 :: 		
L_end_CmdResp1Error:
0x40FBC	0xF8DDE000  LDR	LR, [SP, #0]
0x40FC0	0xB002    ADD	SP, SP, #8
0x40FC2	0x4770    BX	LR
0x40FC4	0x27100000  	#10000
0x40FC8	0x2C344001  	SDIO_STA+0
0x40FCC	0x05FF0000  	#1535
0x40FD0	0x2C144001  	SDIO_RESP1+0
0x40FD4	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDIO_CmdResp1Error
_SDIO_GetCommandResponse:
;__Lib_SDIO.c, 644 :: 		
0x40838	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 645 :: 		
0x4083A	0x4802    LDR	R0, [PC, #8]
0x4083C	0x6800    LDR	R0, [R0, #0]
;__Lib_SDIO.c, 646 :: 		
L_end_SDIO_GetCommandResponse:
0x4083E	0xB001    ADD	SP, SP, #4
0x40840	0x4770    BX	LR
0x40842	0xBF00    NOP
0x40844	0x2C104001  	SDIO_RESPCMD+0
; end of _SDIO_GetCommandResponse
__Lib_Mmc_SDIO_CmdResp3Error:
;__Lib_Mmc_SDIO.c, 1313 :: 		
0x40C58	0xB082    SUB	SP, SP, #8
0x40C5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1317 :: 		
; timeout start address is: 4 (R1)
0x40C5E	0x4911    LDR	R1, [PC, #68]
;__Lib_Mmc_SDIO.c, 1319 :: 		
0x40C60	0x4811    LDR	R0, [PC, #68]
; status start address is: 8 (R2)
0x40C62	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
0x40C64	0x9201    STR	R2, [SP, #4]
0x40C66	0x460A    MOV	R2, R1
0x40C68	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1321 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error147:
; status start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x40C6A	0xF0010045  AND	R0, R1, #69
0x40C6E	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp3Error435
0x40C70	0x2A00    CMP	R2, #0
0x40C72	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp3Error434
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp3Error433:
;__Lib_Mmc_SDIO.c, 1323 :: 		
0x40C74	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1324 :: 		
0x40C76	0x480C    LDR	R0, [PC, #48]
; status start address is: 4 (R1)
0x40C78	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1325 :: 		
0x40C7A	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp3Error147
;__Lib_Mmc_SDIO.c, 1321 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error435:
L___Lib_Mmc_SDIO_CmdResp3Error434:
;__Lib_Mmc_SDIO.c, 1327 :: 		
0x40C7C	0xB11A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp3Error437
; timeout end address is: 8 (R2)
0x40C7E	0xF0010004  AND	R0, R1, #4
; status end address is: 4 (R1)
0x40C82	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp3Error436
0x40C84	0xE005    B	L___Lib_Mmc_SDIO_CmdResp3Error153
L___Lib_Mmc_SDIO_CmdResp3Error437:
L___Lib_Mmc_SDIO_CmdResp3Error436:
;__Lib_Mmc_SDIO.c, 1330 :: 		
0x40C86	0xF04F0004  MOV	R0, #4
0x40C8A	0xF7FFFDC1  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1331 :: 		
0x40C8E	0x2001    MOVS	R0, #1
0x40C90	0xE003    B	L_end_CmdResp3Error
;__Lib_Mmc_SDIO.c, 1332 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error153:
;__Lib_Mmc_SDIO.c, 1334 :: 		
0x40C92	0x4806    LDR	R0, [PC, #24]
0x40C94	0xF7FFFDBC  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1335 :: 		
0x40C98	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1336 :: 		
L_end_CmdResp3Error:
0x40C9A	0xF8DDE000  LDR	LR, [SP, #0]
0x40C9E	0xB002    ADD	SP, SP, #8
0x40CA0	0x4770    BX	LR
0x40CA2	0xBF00    NOP
0x40CA4	0x27100000  	#10000
0x40CA8	0x2C344001  	SDIO_STA+0
0x40CAC	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdResp3Error
__Lib_Mmc_SDIO_SD_InitializeCards:
;__Lib_Mmc_SDIO.c, 1631 :: 		
0x421A4	0xB082    SUB	SP, SP, #8
0x421A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1632 :: 		
;__Lib_Mmc_SDIO.c, 1633 :: 		
0x421AA	0xF2400001  MOVW	R0, #1
0x421AE	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1635 :: 		
0x421B2	0xF7FEFDA3  BL	_SDIO_GetPowerState+0
0x421B6	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards191
;__Lib_Mmc_SDIO.c, 1637 :: 		
0x421B8	0x2001    MOVS	R0, #1
0x421BA	0xE094    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1638 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards191:
;__Lib_Mmc_SDIO.c, 1640 :: 		
0x421BC	0x484C    LDR	R0, [PC, #304]
0x421BE	0x6800    LDR	R0, [R0, #0]
0x421C0	0x2804    CMP	R0, #4
0x421C2	0xD02C    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards192
;__Lib_Mmc_SDIO.c, 1643 :: 		
0x421C4	0x2100    MOVS	R1, #0
0x421C6	0x484B    LDR	R0, [PC, #300]
0x421C8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1644 :: 		
0x421CA	0x2102    MOVS	R1, #2
0x421CC	0x484A    LDR	R0, [PC, #296]
0x421CE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1645 :: 		
0x421D0	0xF04F01C0  MOV	R1, #192
0x421D4	0x4849    LDR	R0, [PC, #292]
0x421D6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1646 :: 		
0x421D8	0xF04F0100  MOV	R1, #0
0x421DC	0x4848    LDR	R0, [PC, #288]
0x421DE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1647 :: 		
0x421E0	0xF44F6180  MOV	R1, #1024
0x421E4	0x4847    LDR	R0, [PC, #284]
0x421E6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1648 :: 		
0x421E8	0x4842    LDR	R0, [PC, #264]
0x421EA	0xF7FEFE23  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1650 :: 		
0x421EE	0xF7FEFD8F  BL	__Lib_Mmc_SDIO_CmdResp2Error+0
0x421F2	0x2801    CMP	R0, #1
0x421F4	0xD101    BNE	L___Lib_Mmc_SDIO_SD_InitializeCards193
;__Lib_Mmc_SDIO.c, 1652 :: 		
0x421F6	0x2001    MOVS	R0, #1
0x421F8	0xE075    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1653 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards193:
;__Lib_Mmc_SDIO.c, 1655 :: 		
0x421FA	0x4843    LDR	R0, [PC, #268]
0x421FC	0x6801    LDR	R1, [R0, #0]
0x421FE	0x4843    LDR	R0, [PC, #268]
0x42200	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1656 :: 		
0x42202	0x4843    LDR	R0, [PC, #268]
0x42204	0x6801    LDR	R1, [R0, #0]
0x42206	0x4843    LDR	R0, [PC, #268]
0x42208	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1657 :: 		
0x4220A	0x4843    LDR	R0, [PC, #268]
0x4220C	0x6801    LDR	R1, [R0, #0]
0x4220E	0x4843    LDR	R0, [PC, #268]
0x42210	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1658 :: 		
0x42212	0x4843    LDR	R0, [PC, #268]
0x42214	0x6800    LDR	R0, [R0, #0]
0x42216	0xF0400101  ORR	R1, R0, #1
0x4221A	0x4842    LDR	R0, [PC, #264]
0x4221C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1659 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards192:
;__Lib_Mmc_SDIO.c, 1660 :: 		
0x4221E	0x4834    LDR	R0, [PC, #208]
0x42220	0x6800    LDR	R0, [R0, #0]
0x42222	0xB160    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards458
0x42224	0x4832    LDR	R0, [PC, #200]
0x42226	0x6800    LDR	R0, [R0, #0]
0x42228	0x2801    CMP	R0, #1
0x4222A	0xD008    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards457
;__Lib_Mmc_SDIO.c, 1661 :: 		
0x4222C	0x4830    LDR	R0, [PC, #192]
0x4222E	0x6800    LDR	R0, [R0, #0]
0x42230	0x2806    CMP	R0, #6
0x42232	0xD004    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards456
0x42234	0x482E    LDR	R0, [PC, #184]
0x42236	0x6800    LDR	R0, [R0, #0]
0x42238	0x2802    CMP	R0, #2
0x4223A	0xD000    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards455
0x4223C	0xE01C    B	L___Lib_Mmc_SDIO_SD_InitializeCards196
;__Lib_Mmc_SDIO.c, 1660 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards458:
L___Lib_Mmc_SDIO_SD_InitializeCards457:
;__Lib_Mmc_SDIO.c, 1661 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards456:
L___Lib_Mmc_SDIO_SD_InitializeCards455:
;__Lib_Mmc_SDIO.c, 1665 :: 		
0x4223E	0x2100    MOVS	R1, #0
0x42240	0x482C    LDR	R0, [PC, #176]
0x42242	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1666 :: 		
0x42244	0x2103    MOVS	R1, #3
0x42246	0x482C    LDR	R0, [PC, #176]
0x42248	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1667 :: 		
0x4224A	0xF04F0140  MOV	R1, #64
0x4224E	0x482B    LDR	R0, [PC, #172]
0x42250	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1668 :: 		
0x42252	0xF04F0100  MOV	R1, #0
0x42256	0x482A    LDR	R0, [PC, #168]
0x42258	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1669 :: 		
0x4225A	0xF44F6180  MOV	R1, #1024
0x4225E	0x4829    LDR	R0, [PC, #164]
0x42260	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1670 :: 		
0x42262	0x4824    LDR	R0, [PC, #144]
0x42264	0xF7FEFDE6  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1672 :: 		
0x42268	0xA801    ADD	R0, SP, #4
0x4226A	0x4601    MOV	R1, R0
0x4226C	0x2003    MOVS	R0, #3
0x4226E	0xF7FEFD87  BL	__Lib_Mmc_SDIO_CmdResp6Error+0
0x42272	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards197
;__Lib_Mmc_SDIO.c, 1674 :: 		
0x42274	0x2001    MOVS	R0, #1
0x42276	0xE036    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1675 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards197:
;__Lib_Mmc_SDIO.c, 1676 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards196:
;__Lib_Mmc_SDIO.c, 1677 :: 		
0x42278	0x481D    LDR	R0, [PC, #116]
0x4227A	0x6800    LDR	R0, [R0, #0]
0x4227C	0x2804    CMP	R0, #4
0x4227E	0xD031    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards198
;__Lib_Mmc_SDIO.c, 1679 :: 		
0x42280	0xF8BD1004  LDRH	R1, [SP, #4]
0x42284	0x4828    LDR	R0, [PC, #160]
0x42286	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1682 :: 		
0x42288	0xF8BD0004  LDRH	R0, [SP, #4]
0x4228C	0x0401    LSLS	R1, R0, #16
0x4228E	0x4819    LDR	R0, [PC, #100]
0x42290	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1683 :: 		
0x42292	0x2109    MOVS	R1, #9
0x42294	0x4818    LDR	R0, [PC, #96]
0x42296	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1684 :: 		
0x42298	0xF04F01C0  MOV	R1, #192
0x4229C	0x4817    LDR	R0, [PC, #92]
0x4229E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1685 :: 		
0x422A0	0xF04F0100  MOV	R1, #0
0x422A4	0x4816    LDR	R0, [PC, #88]
0x422A6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1686 :: 		
0x422A8	0xF44F6180  MOV	R1, #1024
0x422AC	0x4815    LDR	R0, [PC, #84]
0x422AE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1687 :: 		
0x422B0	0x4810    LDR	R0, [PC, #64]
0x422B2	0xF7FEFDBF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1689 :: 		
0x422B6	0xF7FEFD2B  BL	__Lib_Mmc_SDIO_CmdResp2Error+0
0x422BA	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards199
;__Lib_Mmc_SDIO.c, 1691 :: 		
0x422BC	0x2001    MOVS	R0, #1
0x422BE	0xE012    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1692 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards199:
;__Lib_Mmc_SDIO.c, 1694 :: 		
0x422C0	0x4811    LDR	R0, [PC, #68]
0x422C2	0x6801    LDR	R1, [R0, #0]
0x422C4	0x4819    LDR	R0, [PC, #100]
0x422C6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1695 :: 		
0x422C8	0x4811    LDR	R0, [PC, #68]
0x422CA	0x6801    LDR	R1, [R0, #0]
0x422CC	0x4818    LDR	R0, [PC, #96]
0x422CE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1696 :: 		
0x422D0	0x4811    LDR	R0, [PC, #68]
0x422D2	0x6801    LDR	R1, [R0, #0]
0x422D4	0x4817    LDR	R0, [PC, #92]
0x422D6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1697 :: 		
0x422D8	0x4811    LDR	R0, [PC, #68]
0x422DA	0x6800    LDR	R0, [R0, #0]
0x422DC	0xF0400101  ORR	R1, R0, #1
0x422E0	0x4815    LDR	R0, [PC, #84]
0x422E2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1698 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards198:
;__Lib_Mmc_SDIO.c, 1700 :: 		
0x422E4	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1701 :: 		
L_end_SD_InitializeCards:
0x422E6	0xF8DDE000  LDR	LR, [SP, #0]
0x422EA	0xB002    ADD	SP, SP, #8
0x422EC	0x4770    BX	LR
0x422EE	0xBF00    NOP
0x422F0	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x422F4	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x422F8	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x422FC	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x42300	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x42304	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x42308	0x2C144001  	SDIO_RESP1+0
0x4230C	0x0B302000  	__Lib_Mmc_SDIO_CID_TabSdio+0
0x42310	0x2C184001  	SDIO_RESP2+0
0x42314	0x0B342000  	__Lib_Mmc_SDIO_CID_TabSdio+4
0x42318	0x2C1C4001  	SDIO_RESP3+0
0x4231C	0x0B382000  	__Lib_Mmc_SDIO_CID_TabSdio+8
0x42320	0x2C204001  	SDIO_RESP4+0
0x42324	0x0B3C2000  	__Lib_Mmc_SDIO_CID_TabSdio+12
0x42328	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
0x4232C	0x0B002000  	__Lib_Mmc_SDIO_CSD_TabSdio+0
0x42330	0x0B042000  	__Lib_Mmc_SDIO_CSD_TabSdio+4
0x42334	0x0B082000  	__Lib_Mmc_SDIO_CSD_TabSdio+8
0x42338	0x0B0C2000  	__Lib_Mmc_SDIO_CSD_TabSdio+12
; end of __Lib_Mmc_SDIO_SD_InitializeCards
_SDIO_GetPowerState:
;__Lib_SDIO.c, 560 :: 		
0x40CFC	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 561 :: 		
0x40CFE	0x4803    LDR	R0, [PC, #12]
0x40D00	0x6800    LDR	R0, [R0, #0]
0x40D02	0xF0000003  AND	R0, R0, #3
;__Lib_SDIO.c, 562 :: 		
L_end_SDIO_GetPowerState:
0x40D06	0xB001    ADD	SP, SP, #4
0x40D08	0x4770    BX	LR
0x40D0A	0xBF00    NOP
0x40D0C	0x2C004001  	SDIO_POWER+0
; end of _SDIO_GetPowerState
__Lib_Mmc_SDIO_CmdResp2Error:
;__Lib_Mmc_SDIO.c, 1350 :: 		
0x40D10	0xB082    SUB	SP, SP, #8
0x40D12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1352 :: 		
; errorstatus start address is: 8 (R2)
0x40D16	0x2200    MOVS	R2, #0
;__Lib_Mmc_SDIO.c, 1353 :: 		
; timeout start address is: 4 (R1)
0x40D18	0x4916    LDR	R1, [PC, #88]
;__Lib_Mmc_SDIO.c, 1356 :: 		
0x40D1A	0x4817    LDR	R0, [PC, #92]
; status start address is: 12 (R3)
0x40D1C	0x6803    LDR	R3, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 12 (R3)
; errorstatus end address is: 8 (R2)
0x40D1E	0x9301    STR	R3, [SP, #4]
0x40D20	0x460B    MOV	R3, R1
0x40D22	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1358 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error154:
; status start address is: 4 (R1)
; timeout start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x40D24	0xF0010045  AND	R0, R1, #69
0x40D28	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error441
0x40D2A	0x2B00    CMP	R3, #0
0x40D2C	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp2Error440
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp2Error439:
;__Lib_Mmc_SDIO.c, 1360 :: 		
0x40D2E	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1361 :: 		
0x40D30	0x4811    LDR	R0, [PC, #68]
; status start address is: 4 (R1)
0x40D32	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1362 :: 		
0x40D34	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp2Error154
;__Lib_Mmc_SDIO.c, 1358 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error441:
L___Lib_Mmc_SDIO_CmdResp2Error440:
;__Lib_Mmc_SDIO.c, 1364 :: 		
0x40D36	0xB11B    CBZ	R3, L___Lib_Mmc_SDIO_CmdResp2Error443
; timeout end address is: 12 (R3)
0x40D38	0xF0010004  AND	R0, R1, #4
0x40D3C	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error442
0x40D3E	0xE006    B	L___Lib_Mmc_SDIO_CmdResp2Error160
; status end address is: 4 (R1)
; errorstatus end address is: 8 (R2)
L___Lib_Mmc_SDIO_CmdResp2Error443:
L___Lib_Mmc_SDIO_CmdResp2Error442:
;__Lib_Mmc_SDIO.c, 1366 :: 		
; errorstatus start address is: 8 (R2)
0x40D40	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1367 :: 		
0x40D42	0xF04F0004  MOV	R0, #4
0x40D46	0xF7FFFD63  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1368 :: 		
0x40D4A	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x40D4C	0xE00D    B	L_end_CmdResp2Error
;__Lib_Mmc_SDIO.c, 1369 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error160:
;__Lib_Mmc_SDIO.c, 1370 :: 		
; errorstatus start address is: 8 (R2)
; status start address is: 4 (R1)
0x40D4E	0xF0010001  AND	R0, R1, #1
; status end address is: 4 (R1)
0x40D52	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error162
;__Lib_Mmc_SDIO.c, 1372 :: 		
0x40D54	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1373 :: 		
0x40D56	0xF04F0001  MOV	R0, #1
0x40D5A	0xF7FFFD59  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1374 :: 		
0x40D5E	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x40D60	0xE003    B	L_end_CmdResp2Error
;__Lib_Mmc_SDIO.c, 1375 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error162:
;__Lib_Mmc_SDIO.c, 1378 :: 		
; errorstatus start address is: 8 (R2)
0x40D62	0x4806    LDR	R0, [PC, #24]
0x40D64	0xF7FFFD54  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1380 :: 		
0x40D68	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1381 :: 		
L_end_CmdResp2Error:
0x40D6A	0xF8DDE000  LDR	LR, [SP, #0]
0x40D6E	0xB002    ADD	SP, SP, #8
0x40D70	0x4770    BX	LR
0x40D72	0xBF00    NOP
0x40D74	0x27100000  	#10000
0x40D78	0x2C344001  	SDIO_STA+0
0x40D7C	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdResp2Error
__Lib_Mmc_SDIO_CmdResp6Error:
;__Lib_Mmc_SDIO.c, 1397 :: 		
; prca start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x40D80	0xB082    SUB	SP, SP, #8
0x40D82	0xF8CDE000  STR	LR, [SP, #0]
; prca end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; prca start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1399 :: 		
; errorstatus start address is: 12 (R3)
0x40D86	0x2300    MOVS	R3, #0
;__Lib_Mmc_SDIO.c, 1402 :: 		
; timeout start address is: 16 (R4)
0x40D88	0x4C26    LDR	R4, [PC, #152]
;__Lib_Mmc_SDIO.c, 1404 :: 		
0x40D8A	0x4A27    LDR	R2, [PC, #156]
; status start address is: 20 (R5)
0x40D8C	0x6815    LDR	R5, [R2, #0]
; cmd end address is: 0 (R0)
; prca end address is: 4 (R1)
; timeout end address is: 16 (R4)
; status end address is: 20 (R5)
; errorstatus end address is: 12 (R3)
0x40D8E	0x9501    STR	R5, [SP, #4]
0x40D90	0x4625    MOV	R5, R4
0x40D92	0x460C    MOV	R4, R1
0x40D94	0xB2C1    UXTB	R1, R0
0x40D96	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1406 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error163:
; status start address is: 0 (R0)
; timeout start address is: 20 (R5)
; errorstatus start address is: 12 (R3)
; prca start address is: 16 (R4)
; cmd start address is: 4 (R1)
0x40D98	0xF0000245  AND	R2, R0, #69
0x40D9C	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error447
0x40D9E	0x2D00    CMP	R5, #0
0x40DA0	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp6Error446
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp6Error445:
;__Lib_Mmc_SDIO.c, 1408 :: 		
0x40DA2	0x1E6D    SUBS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 1409 :: 		
0x40DA4	0x4A20    LDR	R2, [PC, #128]
; status start address is: 0 (R0)
0x40DA6	0x6810    LDR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1410 :: 		
0x40DA8	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp6Error163
;__Lib_Mmc_SDIO.c, 1406 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error447:
L___Lib_Mmc_SDIO_CmdResp6Error446:
;__Lib_Mmc_SDIO.c, 1412 :: 		
0x40DAA	0xB11D    CBZ	R5, L___Lib_Mmc_SDIO_CmdResp6Error449
; timeout end address is: 20 (R5)
0x40DAC	0xF0000204  AND	R2, R0, #4
0x40DB0	0xB902    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error448
0x40DB2	0xE006    B	L___Lib_Mmc_SDIO_CmdResp6Error169
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp6Error449:
L___Lib_Mmc_SDIO_CmdResp6Error448:
;__Lib_Mmc_SDIO.c, 1414 :: 		
; errorstatus start address is: 8 (R2)
0x40DB4	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1415 :: 		
0x40DB6	0xF04F0004  MOV	R0, #4
0x40DBA	0xF7FFFD29  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1416 :: 		
0x40DBE	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x40DC0	0xE02C    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1417 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error169:
;__Lib_Mmc_SDIO.c, 1418 :: 		
; status start address is: 0 (R0)
; cmd start address is: 4 (R1)
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x40DC2	0xF0000201  AND	R2, R0, #1
; status end address is: 0 (R0)
0x40DC6	0xB132    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error171
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1420 :: 		
; errorstatus start address is: 8 (R2)
0x40DC8	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1421 :: 		
0x40DCA	0xF04F0001  MOV	R0, #1
0x40DCE	0xF7FFFD1F  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1422 :: 		
0x40DD2	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x40DD4	0xE022    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1423 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error171:
;__Lib_Mmc_SDIO.c, 1426 :: 		
; cmd start address is: 4 (R1)
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x40DD6	0xF7FFFD2F  BL	_SDIO_GetCommandResponse+0
0x40DDA	0x4288    CMP	R0, R1
0x40DDC	0xD001    BEQ	L___Lib_Mmc_SDIO_CmdResp6Error172
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1429 :: 		
0x40DDE	0x2001    MOVS	R0, #1
0x40DE0	0xE01C    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1430 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error172:
;__Lib_Mmc_SDIO.c, 1433 :: 		
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x40DE2	0x4812    LDR	R0, [PC, #72]
0x40DE4	0xF7FFFD14  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1436 :: 		
0x40DE8	0x4A11    LDR	R2, [PC, #68]
; response_r1 start address is: 0 (R0)
0x40DEA	0x6810    LDR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1438 :: 		
0x40DEC	0xF4004260  AND	R2, R0, #57344
0x40DF0	0xB922    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error173
;__Lib_Mmc_SDIO.c, 1440 :: 		
0x40DF2	0x0C02    LSRS	R2, R0, #16
; response_r1 end address is: 0 (R0)
0x40DF4	0xB292    UXTH	R2, R2
0x40DF6	0x8022    STRH	R2, [R4, #0]
; prca end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1441 :: 		
0x40DF8	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
0x40DFA	0xE00F    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1442 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error173:
;__Lib_Mmc_SDIO.c, 1444 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x40DFC	0xF4005200  AND	R2, R0, #8192
0x40E00	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error174
; errorstatus end address is: 12 (R3)
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1446 :: 		
0x40E02	0x2001    MOVS	R0, #1
0x40E04	0xE00A    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1447 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error174:
;__Lib_Mmc_SDIO.c, 1449 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x40E06	0xF4004280  AND	R2, R0, #16384
0x40E0A	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error175
; errorstatus end address is: 12 (R3)
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1451 :: 		
0x40E0C	0x2001    MOVS	R0, #1
0x40E0E	0xE005    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1452 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error175:
;__Lib_Mmc_SDIO.c, 1454 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x40E10	0xF4004200  AND	R2, R0, #32768
; response_r1 end address is: 0 (R0)
0x40E14	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error176
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1456 :: 		
0x40E16	0x2001    MOVS	R0, #1
0x40E18	0xE000    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1457 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error176:
;__Lib_Mmc_SDIO.c, 1459 :: 		
; errorstatus start address is: 12 (R3)
0x40E1A	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1460 :: 		
L_end_CmdResp6Error:
0x40E1C	0xF8DDE000  LDR	LR, [SP, #0]
0x40E20	0xB002    ADD	SP, SP, #8
0x40E22	0x4770    BX	LR
0x40E24	0x27100000  	#10000
0x40E28	0x2C344001  	SDIO_STA+0
0x40E2C	0x05FF0000  	#1535
0x40E30	0x2C144001  	SDIO_RESP1+0
; end of __Lib_Mmc_SDIO_CmdResp6Error
__Lib_Mmc_SDIO_SD_SelectDeselect:
;__Lib_Mmc_SDIO.c, 1714 :: 		
; addr start address is: 0 (R0)
0x4290C	0xB081    SUB	SP, SP, #4
0x4290E	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1718 :: 		
0x42912	0x490D    LDR	R1, [PC, #52]
0x42914	0x6008    STR	R0, [R1, #0]
; addr end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1719 :: 		
0x42916	0x2207    MOVS	R2, #7
0x42918	0x490C    LDR	R1, [PC, #48]
0x4291A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1720 :: 		
0x4291C	0xF04F0240  MOV	R2, #64
0x42920	0x490B    LDR	R1, [PC, #44]
0x42922	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1721 :: 		
0x42924	0xF04F0200  MOV	R2, #0
0x42928	0x490A    LDR	R1, [PC, #40]
0x4292A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1722 :: 		
0x4292C	0xF44F6280  MOV	R2, #1024
0x42930	0x4909    LDR	R1, [PC, #36]
0x42932	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1723 :: 		
0x42934	0x4804    LDR	R0, [PC, #16]
0x42936	0xF7FEFA7D  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1725 :: 		
0x4293A	0x2007    MOVS	R0, #7
0x4293C	0xF7FEFAB0  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1726 :: 		
L_end_SD_SelectDeselect:
0x42940	0xF8DDE000  LDR	LR, [SP, #0]
0x42944	0xB001    ADD	SP, SP, #4
0x42946	0x4770    BX	LR
0x42948	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x4294C	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x42950	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x42954	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x42958	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_SD_SelectDeselect
__Lib_Mmc_SDIO_SD_EnableWideBusOperation:
;__Lib_Mmc_SDIO.c, 1965 :: 		
; WideMode start address is: 0 (R0)
0x42978	0xB081    SUB	SP, SP, #4
0x4297A	0xF8CDE000  STR	LR, [SP, #0]
; WideMode end address is: 0 (R0)
; WideMode start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1967 :: 		
;__Lib_Mmc_SDIO.c, 1970 :: 		
0x4297E	0x4919    LDR	R1, [PC, #100]
0x42980	0x6809    LDR	R1, [R1, #0]
0x42982	0x2903    CMP	R1, #3
0x42984	0xD106    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation223
;__Lib_Mmc_SDIO.c, 1972 :: 		
0x42986	0xF5B05F80  CMP	R0, #4096
0x4298A	0xD101    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation224
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1973 :: 		
0x4298C	0x2000    MOVS	R0, #0
0x4298E	0xE024    B	L_end_SD_EnableWideBusOperation
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation224:
;__Lib_Mmc_SDIO.c, 1975 :: 		
0x42990	0x2001    MOVS	R0, #1
0x42992	0xE022    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1976 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation223:
;__Lib_Mmc_SDIO.c, 1977 :: 		
; WideMode start address is: 0 (R0)
0x42994	0x4913    LDR	R1, [PC, #76]
0x42996	0x6809    LDR	R1, [R1, #0]
0x42998	0xB141    CBZ	R1, L___Lib_Mmc_SDIO_SD_EnableWideBusOperation463
0x4299A	0x4912    LDR	R1, [PC, #72]
0x4299C	0x6809    LDR	R1, [R1, #0]
0x4299E	0x2901    CMP	R1, #1
0x429A0	0xD004    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation462
0x429A2	0x4910    LDR	R1, [PC, #64]
0x429A4	0x6809    LDR	R1, [R1, #0]
0x429A6	0x2902    CMP	R1, #2
0x429A8	0xD000    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation461
; WideMode end address is: 0 (R0)
0x429AA	0xE015    B	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation229
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation463:
; WideMode start address is: 0 (R0)
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation462:
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation461:
;__Lib_Mmc_SDIO.c, 1979 :: 		
0x429AC	0xF5B05F80  CMP	R0, #4096
0x429B0	0xD101    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation230
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1981 :: 		
0x429B2	0x2001    MOVS	R0, #1
0x429B4	0xE011    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1982 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation230:
;__Lib_Mmc_SDIO.c, 1983 :: 		
; WideMode start address is: 0 (R0)
0x429B6	0xF5B06F00  CMP	R0, #2048
0x429BA	0xD107    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation232
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1985 :: 		
0x429BC	0x2001    MOVS	R0, #1
0x429BE	0xF7FEF895  BL	__Lib_Mmc_SDIO_SDEnWideBus+0
0x429C2	0x2800    CMP	R0, #0
0x429C4	0xD001    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation233
;__Lib_Mmc_SDIO.c, 1987 :: 		
0x429C6	0x2001    MOVS	R0, #1
0x429C8	0xE007    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1988 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation233:
;__Lib_Mmc_SDIO.c, 1989 :: 		
0x429CA	0xE005    B	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation234
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation232:
;__Lib_Mmc_SDIO.c, 1992 :: 		
0x429CC	0x2000    MOVS	R0, #0
0x429CE	0xF7FEF88D  BL	__Lib_Mmc_SDIO_SDEnWideBus+0
0x429D2	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_EnableWideBusOperation235
;__Lib_Mmc_SDIO.c, 1994 :: 		
0x429D4	0x2001    MOVS	R0, #1
0x429D6	0xE000    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1995 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation235:
;__Lib_Mmc_SDIO.c, 1996 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation234:
;__Lib_Mmc_SDIO.c, 1997 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation229:
;__Lib_Mmc_SDIO.c, 1999 :: 		
0x429D8	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2000 :: 		
L_end_SD_EnableWideBusOperation:
0x429DA	0xF8DDE000  LDR	LR, [SP, #0]
0x429DE	0xB001    ADD	SP, SP, #4
0x429E0	0x4770    BX	LR
0x429E2	0xBF00    NOP
0x429E4	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
; end of __Lib_Mmc_SDIO_SD_EnableWideBusOperation
__Lib_Mmc_SDIO_SDEnWideBus:
;__Lib_Mmc_SDIO.c, 1852 :: 		
; newState start address is: 0 (R0)
0x40AEC	0xB083    SUB	SP, SP, #12
0x40AEE	0xF8CDE000  STR	LR, [SP, #0]
0x40AF2	0xFA5FF880  UXTB	R8, R0
; newState end address is: 0 (R0)
; newState start address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1854 :: 		
;__Lib_Mmc_SDIO.c, 1856 :: 		
0x40AF6	0xF10D0B04  ADD	R11, SP, #4
0x40AFA	0xF10B0A08  ADD	R10, R11, #8
0x40AFE	0xF8DFC138  LDR	R12, [PC, #312]
0x40B02	0xF007F90B  BL	___CC2DW+0
;__Lib_Mmc_SDIO.c, 1858 :: 		
0x40B06	0x494D    LDR	R1, [PC, #308]
0x40B08	0x6809    LDR	R1, [R1, #0]
0x40B0A	0xF0017100  AND	R1, R1, #33554432
0x40B0E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_SDEnWideBus213
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1860 :: 		
0x40B10	0x2001    MOVS	R0, #1
0x40B12	0xE08C    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1861 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus213:
;__Lib_Mmc_SDIO.c, 1864 :: 		
; newState start address is: 32 (R8)
0x40B14	0xAA01    ADD	R2, SP, #4
0x40B16	0x494A    LDR	R1, [PC, #296]
0x40B18	0x6809    LDR	R1, [R1, #0]
0x40B1A	0xB288    UXTH	R0, R1
0x40B1C	0x4611    MOV	R1, R2
0x40B1E	0xF7FFFEA7  BL	__Lib_Mmc_SDIO_FindSCR+0
; errorstatus start address is: 4 (R1)
0x40B22	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1866 :: 		
0x40B24	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus214
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1868 :: 		
0x40B26	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x40B28	0xE081    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1869 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus214:
;__Lib_Mmc_SDIO.c, 1872 :: 		
; newState start address is: 32 (R8)
0x40B2A	0xF1B80F01  CMP	R8, #1
0x40B2E	0xD13F    BNE	L___Lib_Mmc_SDIO_SDEnWideBus215
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1875 :: 		
0x40B30	0xA901    ADD	R1, SP, #4
0x40B32	0x1D09    ADDS	R1, R1, #4
0x40B34	0x6809    LDR	R1, [R1, #0]
0x40B36	0xF4012180  AND	R1, R1, #262144
0x40B3A	0x2900    CMP	R1, #0
0x40B3C	0xD036    BEQ	L___Lib_Mmc_SDIO_SDEnWideBus216
;__Lib_Mmc_SDIO.c, 1878 :: 		
0x40B3E	0x4940    LDR	R1, [PC, #256]
0x40B40	0x6809    LDR	R1, [R1, #0]
0x40B42	0x040A    LSLS	R2, R1, #16
0x40B44	0x493F    LDR	R1, [PC, #252]
0x40B46	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1879 :: 		
0x40B48	0x2237    MOVS	R2, #55
0x40B4A	0x493F    LDR	R1, [PC, #252]
0x40B4C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1880 :: 		
0x40B4E	0xF04F0240  MOV	R2, #64
0x40B52	0x493E    LDR	R1, [PC, #248]
0x40B54	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1881 :: 		
0x40B56	0xF04F0200  MOV	R2, #0
0x40B5A	0x493D    LDR	R1, [PC, #244]
0x40B5C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1882 :: 		
0x40B5E	0xF44F6280  MOV	R2, #1024
0x40B62	0x493C    LDR	R1, [PC, #240]
0x40B64	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1883 :: 		
0x40B66	0x4837    LDR	R0, [PC, #220]
0x40B68	0xF000F964  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1885 :: 		
0x40B6C	0x2037    MOVS	R0, #55
0x40B6E	0xF000F997  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x40B72	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1887 :: 		
0x40B74	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus217
;__Lib_Mmc_SDIO.c, 1889 :: 		
0x40B76	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x40B78	0xE059    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1890 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus217:
;__Lib_Mmc_SDIO.c, 1893 :: 		
0x40B7A	0x2202    MOVS	R2, #2
0x40B7C	0x4931    LDR	R1, [PC, #196]
0x40B7E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1894 :: 		
0x40B80	0x2206    MOVS	R2, #6
0x40B82	0x4931    LDR	R1, [PC, #196]
0x40B84	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1895 :: 		
0x40B86	0xF04F0240  MOV	R2, #64
0x40B8A	0x4930    LDR	R1, [PC, #192]
0x40B8C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1896 :: 		
0x40B8E	0xF04F0200  MOV	R2, #0
0x40B92	0x492F    LDR	R1, [PC, #188]
0x40B94	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1897 :: 		
0x40B96	0xF44F6280  MOV	R2, #1024
0x40B9A	0x492E    LDR	R1, [PC, #184]
0x40B9C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1898 :: 		
0x40B9E	0x4829    LDR	R0, [PC, #164]
0x40BA0	0xF000F948  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1900 :: 		
0x40BA4	0x2006    MOVS	R0, #6
0x40BA6	0xF000F97B  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1901 :: 		
0x40BAA	0xE040    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1902 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus216:
;__Lib_Mmc_SDIO.c, 1905 :: 		
0x40BAC	0x2001    MOVS	R0, #1
0x40BAE	0xE03E    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1907 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus215:
;__Lib_Mmc_SDIO.c, 1911 :: 		
0x40BB0	0xA901    ADD	R1, SP, #4
0x40BB2	0x1D09    ADDS	R1, R1, #4
0x40BB4	0x6809    LDR	R1, [R1, #0]
0x40BB6	0xF4013180  AND	R1, R1, #65536
0x40BBA	0x2900    CMP	R1, #0
0x40BBC	0xD036    BEQ	L___Lib_Mmc_SDIO_SDEnWideBus220
;__Lib_Mmc_SDIO.c, 1914 :: 		
0x40BBE	0x4920    LDR	R1, [PC, #128]
0x40BC0	0x6809    LDR	R1, [R1, #0]
0x40BC2	0x040A    LSLS	R2, R1, #16
0x40BC4	0x491F    LDR	R1, [PC, #124]
0x40BC6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1915 :: 		
0x40BC8	0x2237    MOVS	R2, #55
0x40BCA	0x491F    LDR	R1, [PC, #124]
0x40BCC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1916 :: 		
0x40BCE	0xF04F0240  MOV	R2, #64
0x40BD2	0x491E    LDR	R1, [PC, #120]
0x40BD4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1917 :: 		
0x40BD6	0xF04F0200  MOV	R2, #0
0x40BDA	0x491D    LDR	R1, [PC, #116]
0x40BDC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1918 :: 		
0x40BDE	0xF44F6280  MOV	R2, #1024
0x40BE2	0x491C    LDR	R1, [PC, #112]
0x40BE4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1919 :: 		
0x40BE6	0x4817    LDR	R0, [PC, #92]
0x40BE8	0xF000F924  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1922 :: 		
0x40BEC	0x2037    MOVS	R0, #55
0x40BEE	0xF000F957  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x40BF2	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1924 :: 		
0x40BF4	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus221
;__Lib_Mmc_SDIO.c, 1926 :: 		
0x40BF6	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x40BF8	0xE019    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1927 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus221:
;__Lib_Mmc_SDIO.c, 1930 :: 		
0x40BFA	0x2200    MOVS	R2, #0
0x40BFC	0x4911    LDR	R1, [PC, #68]
0x40BFE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1931 :: 		
0x40C00	0x2206    MOVS	R2, #6
0x40C02	0x4911    LDR	R1, [PC, #68]
0x40C04	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1932 :: 		
0x40C06	0xF04F0240  MOV	R2, #64
0x40C0A	0x4910    LDR	R1, [PC, #64]
0x40C0C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1933 :: 		
0x40C0E	0xF04F0200  MOV	R2, #0
0x40C12	0x490F    LDR	R1, [PC, #60]
0x40C14	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1934 :: 		
0x40C16	0xF44F6280  MOV	R2, #1024
0x40C1A	0x490E    LDR	R1, [PC, #56]
0x40C1C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1935 :: 		
0x40C1E	0x4809    LDR	R0, [PC, #36]
0x40C20	0xF000F908  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1937 :: 		
0x40C24	0x2006    MOVS	R0, #6
0x40C26	0xF000F93B  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1939 :: 		
0x40C2A	0xE000    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1940 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus220:
;__Lib_Mmc_SDIO.c, 1944 :: 		
0x40C2C	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDIO.c, 1947 :: 		
L_end_SDEnWideBus:
0x40C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x40C32	0xB003    ADD	SP, SP, #12
0x40C34	0x4770    BX	LR
0x40C36	0xBF00    NOP
0x40C38	0x88680004  	?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+0
0x40C3C	0x2C144001  	SDIO_RESP1+0
0x40C40	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
0x40C44	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x40C48	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x40C4C	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x40C50	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x40C54	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_SDEnWideBus
__Lib_Mmc_SDIO_FindSCR:
;__Lib_Mmc_SDIO.c, 1738 :: 		
; index start address is: 20 (R5)
; pscr start address is: 4 (R1)
0x40870	0xB084    SUB	SP, SP, #16
0x40872	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1740 :: 		
;__Lib_Mmc_SDIO.c, 1738 :: 		
;__Lib_Mmc_SDIO.c, 1740 :: 		
;__Lib_Mmc_SDIO.c, 1738 :: 		
0x40876	0x460C    MOV	R4, R1
; index end address is: 20 (R5)
; pscr end address is: 4 (R1)
; pscr start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1740 :: 		
; index start address is: 20 (R5)
0x40878	0xF04F0500  MOV	R5, #0
;__Lib_Mmc_SDIO.c, 1741 :: 		
;__Lib_Mmc_SDIO.c, 1742 :: 		
0x4087C	0xF10D0B04  ADD	R11, SP, #4
0x40880	0xF10B0A08  ADD	R10, R11, #8
0x40884	0xF8DFC1D8  LDR	R12, [PC, #472]
0x40888	0xF007FA48  BL	___CC2DW+0
;__Lib_Mmc_SDIO.c, 1746 :: 		
0x4088C	0x2308    MOVS	R3, #8
0x4088E	0x4A75    LDR	R2, [PC, #468]
0x40890	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1747 :: 		
0x40892	0x2310    MOVS	R3, #16
0x40894	0x4A74    LDR	R2, [PC, #464]
0x40896	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1748 :: 		
0x40898	0xF04F0340  MOV	R3, #64
0x4089C	0x4A73    LDR	R2, [PC, #460]
0x4089E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1749 :: 		
0x408A0	0xF04F0300  MOV	R3, #0
0x408A4	0x4A72    LDR	R2, [PC, #456]
0x408A6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1750 :: 		
0x408A8	0xF44F6380  MOV	R3, #1024
0x408AC	0x4A71    LDR	R2, [PC, #452]
0x408AE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1751 :: 		
0x408B0	0x486C    LDR	R0, [PC, #432]
0x408B2	0xF000FABF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1753 :: 		
0x408B6	0x2010    MOVS	R0, #16
0x408B8	0xF000FAF2  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x408BC	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1755 :: 		
0x408BE	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR200
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1757 :: 		
0x408C0	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x408C2	0xE0C9    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1758 :: 		
L___Lib_Mmc_SDIO_FindSCR200:
;__Lib_Mmc_SDIO.c, 1761 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x408C4	0x4A6C    LDR	R2, [PC, #432]
0x408C6	0x6812    LDR	R2, [R2, #0]
0x408C8	0x0413    LSLS	R3, R2, #16
0x408CA	0x4A66    LDR	R2, [PC, #408]
0x408CC	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1762 :: 		
0x408CE	0x2337    MOVS	R3, #55
0x408D0	0x4A65    LDR	R2, [PC, #404]
0x408D2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1763 :: 		
0x408D4	0xF04F0340  MOV	R3, #64
0x408D8	0x4A64    LDR	R2, [PC, #400]
0x408DA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1764 :: 		
0x408DC	0xF04F0300  MOV	R3, #0
0x408E0	0x4A63    LDR	R2, [PC, #396]
0x408E2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1765 :: 		
0x408E4	0xF44F6380  MOV	R3, #1024
0x408E8	0x4A62    LDR	R2, [PC, #392]
0x408EA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1766 :: 		
0x408EC	0x485D    LDR	R0, [PC, #372]
0x408EE	0xF000FAA1  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1768 :: 		
0x408F2	0x2037    MOVS	R0, #55
0x408F4	0xF000FAD4  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x408F8	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1770 :: 		
0x408FA	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR201
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1772 :: 		
0x408FC	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x408FE	0xE0AB    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1773 :: 		
L___Lib_Mmc_SDIO_FindSCR201:
;__Lib_Mmc_SDIO.c, 1774 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x40900	0x4B5E    LDR	R3, [PC, #376]
0x40902	0x4A5F    LDR	R2, [PC, #380]
0x40904	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1775 :: 		
0x40906	0x2308    MOVS	R3, #8
0x40908	0x4A5E    LDR	R2, [PC, #376]
0x4090A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1776 :: 		
0x4090C	0xF04F0330  MOV	R3, #48
0x40910	0x4A5D    LDR	R2, [PC, #372]
0x40912	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1777 :: 		
0x40914	0xF04F0302  MOV	R3, #2
0x40918	0x4A5C    LDR	R2, [PC, #368]
0x4091A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1778 :: 		
0x4091C	0xF04F0300  MOV	R3, #0
0x40920	0x4A5B    LDR	R2, [PC, #364]
0x40922	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1779 :: 		
0x40924	0xF04F0301  MOV	R3, #1
0x40928	0x4A5A    LDR	R2, [PC, #360]
0x4092A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1780 :: 		
0x4092C	0x4854    LDR	R0, [PC, #336]
0x4092E	0xF7FFFD3D  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 1784 :: 		
0x40932	0x2300    MOVS	R3, #0
0x40934	0x4A4B    LDR	R2, [PC, #300]
0x40936	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1785 :: 		
0x40938	0x2333    MOVS	R3, #51
0x4093A	0x4A4B    LDR	R2, [PC, #300]
0x4093C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1786 :: 		
0x4093E	0xF04F0340  MOV	R3, #64
0x40942	0x4A4A    LDR	R2, [PC, #296]
0x40944	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1787 :: 		
0x40946	0xF04F0300  MOV	R3, #0
0x4094A	0x4A49    LDR	R2, [PC, #292]
0x4094C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1788 :: 		
0x4094E	0xF44F6380  MOV	R3, #1024
0x40952	0x4A48    LDR	R2, [PC, #288]
0x40954	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1789 :: 		
0x40956	0x4843    LDR	R0, [PC, #268]
0x40958	0xF000FA6C  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1791 :: 		
0x4095C	0x2033    MOVS	R0, #51
0x4095E	0xF000FA9F  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x40962	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1793 :: 		
0x40964	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR202
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1795 :: 		
0x40966	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x40968	0xE076    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1796 :: 		
L___Lib_Mmc_SDIO_FindSCR202:
;__Lib_Mmc_SDIO.c, 1798 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x4096A	0x4627    MOV	R7, R4
; index end address is: 20 (R5)
0x4096C	0x462C    MOV	R4, R5
L___Lib_Mmc_SDIO_FindSCR203:
; pscr end address is: 16 (R4)
; index start address is: 16 (R4)
; pscr start address is: 28 (R7)
0x4096E	0x4A4A    LDR	R2, [PC, #296]
0x40970	0x6813    LDR	R3, [R2, #0]
0x40972	0x4A4A    LDR	R2, [PC, #296]
0x40974	0xEA030202  AND	R2, R3, R2, LSL #0
0x40978	0xB98A    CBNZ	R2, L___Lib_Mmc_SDIO_FindSCR204
;__Lib_Mmc_SDIO.c, 1800 :: 		
0x4097A	0xF44F1000  MOV	R0, #2097152
0x4097E	0xF7FFFF4F  BL	_SDIO_GetFlagStatus+0
0x40982	0xB158    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR459
;__Lib_Mmc_SDIO.c, 1802 :: 		
0x40984	0xAB01    ADD	R3, SP, #4
0x40986	0x00A2    LSLS	R2, R4, #2
0x40988	0x189A    ADDS	R2, R3, R2
0x4098A	0x9203    STR	R2, [SP, #12]
0x4098C	0xF7FFFB76  BL	_SDIO_ReadData+0
0x40990	0x9A03    LDR	R2, [SP, #12]
0x40992	0x6010    STR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1803 :: 		
0x40994	0x1C62    ADDS	R2, R4, #1
; index end address is: 16 (R4)
; index start address is: 0 (R0)
0x40996	0x4610    MOV	R0, R2
; index end address is: 0 (R0)
0x40998	0x4604    MOV	R4, R0
;__Lib_Mmc_SDIO.c, 1804 :: 		
0x4099A	0xE7FF    B	L___Lib_Mmc_SDIO_FindSCR205
L___Lib_Mmc_SDIO_FindSCR459:
;__Lib_Mmc_SDIO.c, 1800 :: 		
;__Lib_Mmc_SDIO.c, 1804 :: 		
L___Lib_Mmc_SDIO_FindSCR205:
;__Lib_Mmc_SDIO.c, 1805 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x4099C	0xE7E7    B	L___Lib_Mmc_SDIO_FindSCR203
L___Lib_Mmc_SDIO_FindSCR204:
;__Lib_Mmc_SDIO.c, 1807 :: 		
0x4099E	0xF04F0008  MOV	R0, #8
0x409A2	0xF7FFFF3D  BL	_SDIO_GetFlagStatus+0
0x409A6	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR206
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1809 :: 		
0x409A8	0xF04F0008  MOV	R0, #8
0x409AC	0xF7FFFF30  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1811 :: 		
0x409B0	0x2001    MOVS	R0, #1
0x409B2	0xE051    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1812 :: 		
L___Lib_Mmc_SDIO_FindSCR206:
;__Lib_Mmc_SDIO.c, 1813 :: 		
; pscr start address is: 28 (R7)
0x409B4	0xF04F0002  MOV	R0, #2
0x409B8	0xF7FFFF32  BL	_SDIO_GetFlagStatus+0
0x409BC	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR208
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1815 :: 		
0x409BE	0xF04F0002  MOV	R0, #2
0x409C2	0xF7FFFF25  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1817 :: 		
0x409C6	0x2001    MOVS	R0, #1
0x409C8	0xE046    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1818 :: 		
L___Lib_Mmc_SDIO_FindSCR208:
;__Lib_Mmc_SDIO.c, 1819 :: 		
; pscr start address is: 28 (R7)
0x409CA	0xF04F0020  MOV	R0, #32
0x409CE	0xF7FFFF27  BL	_SDIO_GetFlagStatus+0
0x409D2	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR210
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1821 :: 		
0x409D4	0xF04F0020  MOV	R0, #32
0x409D8	0xF7FFFF1A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1823 :: 		
0x409DC	0x2001    MOVS	R0, #1
0x409DE	0xE03B    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1824 :: 		
L___Lib_Mmc_SDIO_FindSCR210:
;__Lib_Mmc_SDIO.c, 1825 :: 		
; pscr start address is: 28 (R7)
0x409E0	0xF44F7000  MOV	R0, #512
0x409E4	0xF7FFFF1C  BL	_SDIO_GetFlagStatus+0
0x409E8	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR212
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1827 :: 		
0x409EA	0xF44F7000  MOV	R0, #512
0x409EE	0xF7FFFF0F  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1829 :: 		
0x409F2	0x2001    MOVS	R0, #1
0x409F4	0xE030    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1830 :: 		
L___Lib_Mmc_SDIO_FindSCR212:
;__Lib_Mmc_SDIO.c, 1833 :: 		
; pscr start address is: 28 (R7)
0x409F6	0x482A    LDR	R0, [PC, #168]
0x409F8	0xF7FFFF0A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1835 :: 		
0x409FC	0x1D3E    ADDS	R6, R7, #4
0x409FE	0xAD01    ADD	R5, SP, #4
0x40A00	0x682C    LDR	R4, [R5, #0]
0x40A02	0xF00402FF  AND	R2, R4, #255
0x40A06	0x0613    LSLS	R3, R2, #24
0x40A08	0xF404427F  AND	R2, R4, #65280
0x40A0C	0x0212    LSLS	R2, R2, #8
0x40A0E	0x4313    ORRS	R3, R2
0x40A10	0xF404027F  AND	R2, R4, #16711680
0x40A14	0x0A12    LSRS	R2, R2, #8
0x40A16	0x4313    ORRS	R3, R2
0x40A18	0xF004427F  AND	R2, R4, #-16777216
0x40A1C	0x0E12    LSRS	R2, R2, #24
0x40A1E	0xEA430202  ORR	R2, R3, R2, LSL #0
0x40A22	0x6032    STR	R2, [R6, #0]
;__Lib_Mmc_SDIO.c, 1837 :: 		
0x40A24	0x1D2A    ADDS	R2, R5, #4
0x40A26	0x6812    LDR	R2, [R2, #0]
0x40A28	0xF00202FF  AND	R2, R2, #255
0x40A2C	0x0613    LSLS	R3, R2, #24
0x40A2E	0x1D2A    ADDS	R2, R5, #4
0x40A30	0x6812    LDR	R2, [R2, #0]
0x40A32	0xF402427F  AND	R2, R2, #65280
0x40A36	0x0212    LSLS	R2, R2, #8
0x40A38	0x4313    ORRS	R3, R2
0x40A3A	0x1D2A    ADDS	R2, R5, #4
0x40A3C	0x6812    LDR	R2, [R2, #0]
0x40A3E	0xF402027F  AND	R2, R2, #16711680
0x40A42	0x0A12    LSRS	R2, R2, #8
0x40A44	0x4313    ORRS	R3, R2
0x40A46	0x1D2A    ADDS	R2, R5, #4
0x40A48	0x6812    LDR	R2, [R2, #0]
0x40A4A	0xF002427F  AND	R2, R2, #-16777216
0x40A4E	0x0E12    LSRS	R2, R2, #24
0x40A50	0xEA430202  ORR	R2, R3, R2, LSL #0
0x40A54	0x603A    STR	R2, [R7, #0]
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1839 :: 		
0x40A56	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1840 :: 		
L_end_FindSCR:
0x40A58	0xF8DDE000  LDR	LR, [SP, #0]
0x40A5C	0xB004    ADD	SP, SP, #16
0x40A5E	0x4770    BX	LR
0x40A60	0x883C0004  	?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+0
0x40A64	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x40A68	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x40A6C	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x40A70	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x40A74	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x40A78	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
0x40A7C	0xFFFF000F  	#1048575
0x40A80	0x0B402000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x40A84	0x0B442000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x40A88	0x0B482000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x40A8C	0x0B4C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x40A90	0x0B502000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x40A94	0x0B542000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x40A98	0x2C344001  	SDIO_STA+0
0x40A9C	0x062A0000  	#1578
0x40AA0	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_FindSCR
_SDIO_DataConfig:
;__Lib_SDIO.c, 702 :: 		
; SDIO_DataInitStruct start address is: 0 (R0)
0x403AC	0xB081    SUB	SP, SP, #4
; SDIO_DataInitStruct end address is: 0 (R0)
; SDIO_DataInitStruct start address is: 0 (R0)
;__Lib_SDIO.c, 704 :: 		
;__Lib_SDIO.c, 708 :: 		
0x403AE	0x6802    LDR	R2, [R0, #0]
0x403B0	0x4910    LDR	R1, [PC, #64]
0x403B2	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 712 :: 		
0x403B4	0x1D01    ADDS	R1, R0, #4
0x403B6	0x680A    LDR	R2, [R1, #0]
0x403B8	0x490F    LDR	R1, [PC, #60]
0x403BA	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 716 :: 		
0x403BC	0x490F    LDR	R1, [PC, #60]
; tmpreg start address is: 8 (R2)
0x403BE	0x680A    LDR	R2, [R1, #0]
;__Lib_SDIO.c, 718 :: 		
0x403C0	0xF06F01F7  MVN	R1, #247
0x403C4	0xEA020301  AND	R3, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_SDIO.c, 723 :: 		
0x403C8	0xF2000108  ADDW	R1, R0, #8
0x403CC	0x680A    LDR	R2, [R1, #0]
0x403CE	0xF200010C  ADDW	R1, R0, #12
0x403D2	0x6809    LDR	R1, [R1, #0]
0x403D4	0x430A    ORRS	R2, R1
;__Lib_SDIO.c, 724 :: 		
0x403D6	0xF2000110  ADDW	R1, R0, #16
0x403DA	0x6809    LDR	R1, [R1, #0]
0x403DC	0x430A    ORRS	R2, R1
0x403DE	0xF2000114  ADDW	R1, R0, #20
; SDIO_DataInitStruct end address is: 0 (R0)
0x403E2	0x6809    LDR	R1, [R1, #0]
0x403E4	0xEA420101  ORR	R1, R2, R1, LSL #0
0x403E8	0xEA430201  ORR	R2, R3, R1, LSL #0
;__Lib_SDIO.c, 727 :: 		
0x403EC	0x4903    LDR	R1, [PC, #12]
0x403EE	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 728 :: 		
L_end_SDIO_DataConfig:
0x403F0	0xB001    ADD	SP, SP, #4
0x403F2	0x4770    BX	LR
0x403F4	0x2C244001  	SDIO_DTIMER+0
0x403F8	0x2C284001  	SDIO_DLEN+0
0x403FC	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_DataConfig
_SDIO_ReadData:
;__Lib_SDIO.c, 774 :: 		
0x4007C	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 776 :: 		
0x4007E	0x4802    LDR	R0, [PC, #8]
0x40080	0x6800    LDR	R0, [R0, #0]
;__Lib_SDIO.c, 777 :: 		
L_end_SDIO_ReadData:
0x40082	0xB001    ADD	SP, SP, #4
0x40084	0x4770    BX	LR
0x40086	0xBF00    NOP
0x40088	0x2C804001  	SDIO_FIFO+0
; end of _SDIO_ReadData
__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO:
;__Lib_Mmc_SDIO.c, 2711 :: 		
0x4391C	0xB081    SUB	SP, SP, #4
0x4391E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2715 :: 		
0x43922	0x2001    MOVS	R0, #1
0x43924	0xF7FEFFC6  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2716 :: 		
0x43928	0x2000    MOVS	R0, #0
0x4392A	0xF7FEFFE5  BL	_SDIO_StartSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2718 :: 		
0x4392E	0x2000    MOVS	R0, #0
0x43930	0xF7FEFFD8  BL	_SDIO_SetSDIOOperation+0
;__Lib_Mmc_SDIO.c, 2720 :: 		
0x43934	0xF04F0100  MOV	R1, #0
0x43938	0x4812    LDR	R0, [PC, #72]
0x4393A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2721 :: 		
0x4393C	0x4812    LDR	R0, [PC, #72]
0x4393E	0xF7FCFD35  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2723 :: 		
0x43942	0x2100    MOVS	R1, #0
0x43944	0x4811    LDR	R0, [PC, #68]
0x43946	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2724 :: 		
0x43948	0x210C    MOVS	R1, #12
0x4394A	0x4811    LDR	R0, [PC, #68]
0x4394C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2725 :: 		
0x4394E	0xF04F0140  MOV	R1, #64
0x43952	0x4810    LDR	R0, [PC, #64]
0x43954	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2726 :: 		
0x43956	0xF04F0100  MOV	R1, #0
0x4395A	0x480F    LDR	R0, [PC, #60]
0x4395C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2727 :: 		
0x4395E	0xF44F6180  MOV	R1, #1024
0x43962	0x480E    LDR	R0, [PC, #56]
0x43964	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2728 :: 		
0x43966	0x4809    LDR	R0, [PC, #36]
0x43968	0xF7FDFA64  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2730 :: 		
0x4396C	0x200C    MOVS	R0, #12
0x4396E	0xF7FDFA97  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorStatus start address is: 8 (R2)
0x43972	0xB2C2    UXTB	R2, R0
;__Lib_Mmc_SDIO.c, 2731 :: 		
0x43974	0x480A    LDR	R0, [PC, #40]
0x43976	0xF7FCFF4B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2733 :: 		
0x4397A	0xB2D0    UXTB	R0, R2
; errorStatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2734 :: 		
L_end_Mmc_Multi_Read_Stop_SDIO:
0x4397C	0xF8DDE000  LDR	LR, [SP, #0]
0x43980	0xB001    ADD	SP, SP, #4
0x43982	0x4770    BX	LR
0x43984	0x0B542000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x43988	0x0B402000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x4398C	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x43990	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x43994	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x43998	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x4399C	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x439A0	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO
_SDIO_StopSDIOReadWait:
;__Lib_SDIO.c, 855 :: 		
; newState start address is: 0 (R0)
0x428B4	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 857 :: 		
0x428B6	0x4A03    LDR	R2, [PC, #12]
0x428B8	0x6811    LDR	R1, [R2, #0]
0x428BA	0xF3602149  BFI	R1, R0, #9, #1
; newState end address is: 0 (R0)
0x428BE	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 859 :: 		
L_end_SDIO_StopSDIOReadWait:
0x428C0	0xB001    ADD	SP, SP, #4
0x428C2	0x4770    BX	LR
0x428C4	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_StopSDIOReadWait
_SDIO_StartSDIOReadWait:
;__Lib_SDIO.c, 837 :: 		
; newState start address is: 0 (R0)
0x428F8	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 839 :: 		
0x428FA	0x4A03    LDR	R2, [PC, #12]
0x428FC	0x6811    LDR	R1, [R2, #0]
0x428FE	0xF3602108  BFI	R1, R0, #8, #1
; newState end address is: 0 (R0)
0x42902	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 841 :: 		
L_end_SDIO_StartSDIOReadWait:
0x42904	0xB001    ADD	SP, SP, #4
0x42906	0x4770    BX	LR
0x42908	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_StartSDIOReadWait
_SDIO_SetSDIOOperation:
;__Lib_SDIO.c, 891 :: 		
; newState start address is: 0 (R0)
0x428E4	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 893 :: 		
0x428E6	0x4A03    LDR	R2, [PC, #12]
0x428E8	0x6811    LDR	R1, [R2, #0]
0x428EA	0xF36021CB  BFI	R1, R0, #11, #1
; newState end address is: 0 (R0)
0x428EE	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 895 :: 		
L_end_SDIO_SetSDIOOperation:
0x428F0	0xB001    ADD	SP, SP, #4
0x428F2	0x4770    BX	LR
0x428F4	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_SetSDIOOperation
__Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO:
;__Lib_Mmc_SDIO.c, 2933 :: 		
0x43844	0xB082    SUB	SP, SP, #8
0x43846	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2934 :: 		
0x4384A	0x2000    MOVS	R0, #0
0x4384C	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2937 :: 		
; timeOut start address is: 24 (R6)
0x43850	0x2600    MOVS	R6, #0
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2942 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO389:
; timeOut start address is: 24 (R6)
0x43852	0x4829    LDR	R0, [PC, #164]
0x43854	0x6801    LDR	R1, [R0, #0]
0x43856	0xF06F407E  MVN	R0, #-33554432
0x4385A	0x1A41    SUB	R1, R0, R1
0x4385C	0x4827    LDR	R0, [PC, #156]
0x4385E	0x6800    LDR	R0, [R0, #0]
0x43860	0x4288    CMP	R0, R1
0x43862	0xD904    BLS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO495
0x43864	0x4826    LDR	R0, [PC, #152]
0x43866	0x4286    CMP	R6, R0
0x43868	0xD801    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO494
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO493:
;__Lib_Mmc_SDIO.c, 2943 :: 		
0x4386A	0x1C76    ADDS	R6, R6, #1
0x4386C	0xE7F1    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO389
;__Lib_Mmc_SDIO.c, 2942 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO495:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO494:
;__Lib_Mmc_SDIO.c, 2946 :: 		
0x4386E	0x4824    LDR	R0, [PC, #144]
0x43870	0x4286    CMP	R6, R0
0x43872	0xD801    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO500
;__Lib_Mmc_SDIO.c, 2947 :: 		
0x43874	0x2600    MOVS	R6, #0
; timeOut end address is: 24 (R6)
0x43876	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO393
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO500:
;__Lib_Mmc_SDIO.c, 2946 :: 		
;__Lib_Mmc_SDIO.c, 2947 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO393:
;__Lib_Mmc_SDIO.c, 2949 :: 		
; timeOut start address is: 24 (R6)
0x43878	0x2100    MOVS	R1, #0
0x4387A	0x4822    LDR	R0, [PC, #136]
0x4387C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2950 :: 		
0x4387E	0x210C    MOVS	R1, #12
0x43880	0x4821    LDR	R0, [PC, #132]
0x43882	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2951 :: 		
0x43884	0xF04F0140  MOV	R1, #64
0x43888	0x4820    LDR	R0, [PC, #128]
0x4388A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2952 :: 		
0x4388C	0xF04F0100  MOV	R1, #0
0x43890	0x481F    LDR	R0, [PC, #124]
0x43892	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2953 :: 		
0x43894	0xF44F6180  MOV	R1, #1024
0x43898	0x481E    LDR	R0, [PC, #120]
0x4389A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2954 :: 		
0x4389C	0x4819    LDR	R0, [PC, #100]
0x4389E	0xF7FDFAC9  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2956 :: 		
0x438A2	0x200C    MOVS	R0, #12
0x438A4	0xF7FDFAFC  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x438A8	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO394
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2957 :: 		
0x438AA	0x2001    MOVS	R0, #1
0x438AC	0xE01F    B	L_end_Mmc_Multi_Write_Stop_SDIO
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO394:
;__Lib_Mmc_SDIO.c, 2959 :: 		
; timeOut start address is: 24 (R6)
0x438AE	0x481A    LDR	R0, [PC, #104]
0x438B0	0xF7FCFFAE  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2962 :: 		
0x438B4	0xA801    ADD	R0, SP, #4
0x438B6	0xF7FEF993  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x438BA	0xB2C1    UXTB	R1, R0
; errorstatus end address is: 4 (R1)
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2964 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO395:
; errorstatus start address is: 4 (R1)
; timeOut start address is: 24 (R6)
0x438BC	0xB989    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO499
0x438BE	0xF89D0004  LDRB	R0, [SP, #4]
0x438C2	0x2807    CMP	R0, #7
0x438C4	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO497
0x438C6	0xF89D0004  LDRB	R0, [SP, #4]
0x438CA	0x2806    CMP	R0, #6
0x438CC	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO496
0x438CE	0xE008    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO396
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO497:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO496:
0x438D0	0x480B    LDR	R0, [PC, #44]
0x438D2	0x4286    CMP	R6, R0
0x438D4	0xD805    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO498
; errorstatus end address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO491:
;__Lib_Mmc_SDIO.c, 2966 :: 		
0x438D6	0xA801    ADD	R0, SP, #4
0x438D8	0xF7FEF982  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x438DC	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2967 :: 		
0x438DE	0x1C76    ADDS	R6, R6, #1
;__Lib_Mmc_SDIO.c, 2968 :: 		
0x438E0	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO395
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO396:
;__Lib_Mmc_SDIO.c, 2964 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO499:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO498:
;__Lib_Mmc_SDIO.c, 2969 :: 		
0x438E2	0x4807    LDR	R0, [PC, #28]
0x438E4	0x4286    CMP	R6, R0
0x438E6	0xD901    BLS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO501
; errorstatus end address is: 4 (R1)
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2970 :: 		
; errorstatus start address is: 0 (R0)
0x438E8	0x2001    MOVS	R0, #1
; errorstatus end address is: 0 (R0)
0x438EA	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO401
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO501:
;__Lib_Mmc_SDIO.c, 2969 :: 		
0x438EC	0xB2C8    UXTB	R0, R1
;__Lib_Mmc_SDIO.c, 2970 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO401:
;__Lib_Mmc_SDIO.c, 2972 :: 		
; errorstatus start address is: 0 (R0)
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2973 :: 		
L_end_Mmc_Multi_Write_Stop_SDIO:
0x438EE	0xF8DDE000  LDR	LR, [SP, #0]
0x438F2	0xB002    ADD	SP, SP, #8
0x438F4	0x4770    BX	LR
0x438F6	0xBF00    NOP
0x438F8	0x0B102000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
0x438FC	0x2C304001  	SDIO_DCOUNT+0
0x43900	0xFFFF001F  	#2097151
0x43904	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x43908	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x4390C	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x43910	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x43914	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x43918	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO
__Lib_Mmc_SDIO_IsCardProgramming:
;__Lib_Mmc_SDIO.c, 2051 :: 		
; pstatus start address is: 0 (R0)
0x41BE0	0xB081    SUB	SP, SP, #4
0x41BE2	0xF8CDE000  STR	LR, [SP, #0]
0x41BE6	0x4604    MOV	R4, R0
; pstatus end address is: 0 (R0)
; pstatus start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2053 :: 		
; errorstatus start address is: 20 (R5)
0x41BE8	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2054 :: 		
;__Lib_Mmc_SDIO.c, 2056 :: 		
0x41BEA	0x4957    LDR	R1, [PC, #348]
0x41BEC	0x6809    LDR	R1, [R1, #0]
0x41BEE	0x040A    LSLS	R2, R1, #16
0x41BF0	0x4956    LDR	R1, [PC, #344]
0x41BF2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2057 :: 		
0x41BF4	0x220D    MOVS	R2, #13
0x41BF6	0x4956    LDR	R1, [PC, #344]
0x41BF8	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2058 :: 		
0x41BFA	0xF04F0240  MOV	R2, #64
0x41BFE	0x4955    LDR	R1, [PC, #340]
0x41C00	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2059 :: 		
0x41C02	0xF04F0200  MOV	R2, #0
0x41C06	0x4954    LDR	R1, [PC, #336]
0x41C08	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2060 :: 		
0x41C0A	0xF44F6280  MOV	R2, #1024
0x41C0E	0x4953    LDR	R1, [PC, #332]
0x41C10	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2061 :: 		
0x41C12	0x484E    LDR	R0, [PC, #312]
0x41C14	0xF7FFF90E  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2063 :: 		
0x41C18	0x4951    LDR	R1, [PC, #324]
; status start address is: 0 (R0)
0x41C1A	0x6808    LDR	R0, [R1, #0]
; pstatus end address is: 16 (R4)
; errorstatus end address is: 20 (R5)
; status end address is: 0 (R0)
0x41C1C	0x4623    MOV	R3, R4
0x41C1E	0xB2EA    UXTB	R2, R5
;__Lib_Mmc_SDIO.c, 2064 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming239:
; status start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
; pstatus start address is: 12 (R3)
0x41C20	0xF0000145  AND	R1, R0, #69
0x41C24	0xB911    CBNZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming240
; status end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2066 :: 		
0x41C26	0x494E    LDR	R1, [PC, #312]
; status start address is: 0 (R0)
0x41C28	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2067 :: 		
0x41C2A	0xE7F9    B	L___Lib_Mmc_SDIO_IsCardProgramming239
L___Lib_Mmc_SDIO_IsCardProgramming240:
;__Lib_Mmc_SDIO.c, 2069 :: 		
0x41C2C	0xF0000104  AND	R1, R0, #4
0x41C30	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming241
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
; status end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2071 :: 		
0x41C32	0xF04F0004  MOV	R0, #4
0x41C36	0xF7FEFDEB  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2072 :: 		
0x41C3A	0x2001    MOVS	R0, #1
0x41C3C	0xE07F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2073 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming241:
;__Lib_Mmc_SDIO.c, 2074 :: 		
; status start address is: 0 (R0)
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x41C3E	0xF0000101  AND	R1, R0, #1
; status end address is: 0 (R0)
0x41C42	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming243
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2076 :: 		
0x41C44	0xF04F0001  MOV	R0, #1
0x41C48	0xF7FEFDE2  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2077 :: 		
0x41C4C	0x2001    MOVS	R0, #1
0x41C4E	0xE076    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2078 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming243:
;__Lib_Mmc_SDIO.c, 2080 :: 		
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x41C50	0xF7FEFDF2  BL	_SDIO_GetCommandResponse+0
0x41C54	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2083 :: 		
0x41C56	0x290D    CMP	R1, #13
0x41C58	0xD001    BEQ	L___Lib_Mmc_SDIO_IsCardProgramming244
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2085 :: 		
0x41C5A	0x2001    MOVS	R0, #1
0x41C5C	0xE06F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2086 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming244:
;__Lib_Mmc_SDIO.c, 2089 :: 		
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x41C5E	0x4841    LDR	R0, [PC, #260]
0x41C60	0xF7FEFDD6  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2093 :: 		
0x41C64	0x4940    LDR	R1, [PC, #256]
; respR1 start address is: 0 (R0)
0x41C66	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2096 :: 		
0x41C68	0x0A41    LSRS	R1, R0, #9
0x41C6A	0xF001010F  AND	R1, R1, #15
0x41C6E	0xB2C9    UXTB	R1, R1
0x41C70	0x7019    STRB	R1, [R3, #0]
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2098 :: 		
0x41C72	0x493E    LDR	R1, [PC, #248]
0x41C74	0xEA000101  AND	R1, R0, R1, LSL #0
0x41C78	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming245
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2100 :: 		
0x41C7A	0x2000    MOVS	R0, #0
0x41C7C	0xE05F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2101 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming245:
;__Lib_Mmc_SDIO.c, 2103 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41C7E	0xF0004100  AND	R1, R0, #-2147483648
0x41C82	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming246
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2105 :: 		
0x41C84	0x2001    MOVS	R0, #1
0x41C86	0xE05A    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2106 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming246:
;__Lib_Mmc_SDIO.c, 2108 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41C88	0xF0004180  AND	R1, R0, #1073741824
0x41C8C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming247
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2110 :: 		
0x41C8E	0x2001    MOVS	R0, #1
0x41C90	0xE055    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2111 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming247:
;__Lib_Mmc_SDIO.c, 2113 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41C92	0xF0005100  AND	R1, R0, #536870912
0x41C96	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming248
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2115 :: 		
0x41C98	0x2001    MOVS	R0, #1
0x41C9A	0xE050    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2116 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming248:
;__Lib_Mmc_SDIO.c, 2118 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41C9C	0xF0005180  AND	R1, R0, #268435456
0x41CA0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming249
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2120 :: 		
0x41CA2	0x2001    MOVS	R0, #1
0x41CA4	0xE04B    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2121 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming249:
;__Lib_Mmc_SDIO.c, 2123 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CA6	0xF0006100  AND	R1, R0, #134217728
0x41CAA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming250
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2125 :: 		
0x41CAC	0x2001    MOVS	R0, #1
0x41CAE	0xE046    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2126 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming250:
;__Lib_Mmc_SDIO.c, 2128 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CB0	0xF0006180  AND	R1, R0, #67108864
0x41CB4	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming251
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2130 :: 		
0x41CB6	0x2001    MOVS	R0, #1
0x41CB8	0xE041    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2131 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming251:
;__Lib_Mmc_SDIO.c, 2133 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CBA	0xF0007180  AND	R1, R0, #16777216
0x41CBE	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming252
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2135 :: 		
0x41CC0	0x2001    MOVS	R0, #1
0x41CC2	0xE03C    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2136 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming252:
;__Lib_Mmc_SDIO.c, 2138 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CC4	0xF4000100  AND	R1, R0, #8388608
0x41CC8	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming253
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2140 :: 		
0x41CCA	0x2001    MOVS	R0, #1
0x41CCC	0xE037    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2141 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming253:
;__Lib_Mmc_SDIO.c, 2143 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CCE	0xF4000180  AND	R1, R0, #4194304
0x41CD2	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming254
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2145 :: 		
0x41CD4	0x2001    MOVS	R0, #1
0x41CD6	0xE032    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2146 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming254:
;__Lib_Mmc_SDIO.c, 2148 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CD8	0xF4001100  AND	R1, R0, #2097152
0x41CDC	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming255
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2150 :: 		
0x41CDE	0x2001    MOVS	R0, #1
0x41CE0	0xE02D    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2151 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming255:
;__Lib_Mmc_SDIO.c, 2153 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CE2	0xF4001180  AND	R1, R0, #1048576
0x41CE6	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming256
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2155 :: 		
0x41CE8	0x2001    MOVS	R0, #1
0x41CEA	0xE028    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2156 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming256:
;__Lib_Mmc_SDIO.c, 2158 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CEC	0xF4002100  AND	R1, R0, #524288
0x41CF0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming257
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2160 :: 		
0x41CF2	0x2001    MOVS	R0, #1
0x41CF4	0xE023    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2161 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming257:
;__Lib_Mmc_SDIO.c, 2163 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41CF6	0xF4002180  AND	R1, R0, #262144
0x41CFA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming258
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2165 :: 		
0x41CFC	0x2001    MOVS	R0, #1
0x41CFE	0xE01E    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2166 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming258:
;__Lib_Mmc_SDIO.c, 2168 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41D00	0xF4003100  AND	R1, R0, #131072
0x41D04	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming259
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2170 :: 		
0x41D06	0x2001    MOVS	R0, #1
0x41D08	0xE019    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2171 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming259:
;__Lib_Mmc_SDIO.c, 2173 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41D0A	0xF4003180  AND	R1, R0, #65536
0x41D0E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming260
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2175 :: 		
0x41D10	0x2001    MOVS	R0, #1
0x41D12	0xE014    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2176 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming260:
;__Lib_Mmc_SDIO.c, 2178 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41D14	0xF4004100  AND	R1, R0, #32768
0x41D18	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming261
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2180 :: 		
0x41D1A	0x2001    MOVS	R0, #1
0x41D1C	0xE00F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2181 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming261:
;__Lib_Mmc_SDIO.c, 2183 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41D1E	0xF4004180  AND	R1, R0, #16384
0x41D22	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming262
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2185 :: 		
0x41D24	0x2001    MOVS	R0, #1
0x41D26	0xE00A    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2186 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming262:
;__Lib_Mmc_SDIO.c, 2188 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41D28	0xF4005100  AND	R1, R0, #8192
0x41D2C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming263
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2190 :: 		
0x41D2E	0x2001    MOVS	R0, #1
0x41D30	0xE005    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2191 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming263:
;__Lib_Mmc_SDIO.c, 2193 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x41D32	0xF0000108  AND	R1, R0, #8
; respR1 end address is: 0 (R0)
0x41D36	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming264
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2195 :: 		
0x41D38	0x2001    MOVS	R0, #1
0x41D3A	0xE000    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2196 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming264:
;__Lib_Mmc_SDIO.c, 2198 :: 		
; errorstatus start address is: 8 (R2)
0x41D3C	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2199 :: 		
L_end_IsCardProgramming:
0x41D3E	0xF8DDE000  LDR	LR, [SP, #0]
0x41D42	0xB001    ADD	SP, SP, #4
0x41D44	0x4770    BX	LR
0x41D46	0xBF00    NOP
0x41D48	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
0x41D4C	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x41D50	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x41D54	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x41D58	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x41D5C	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x41D60	0x2C344001  	SDIO_STA+0
0x41D64	0x05FF0000  	#1535
0x41D68	0x2C144001  	SDIO_RESP1+0
0x41D6C	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDIO_IsCardProgramming
__Lib_FAT32_STM32_M3_M4_M7_resetFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 911 :: 		
0x46174	0xB081    SUB	SP, SP, #4
0x46176	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 912 :: 		
0x4617A	0x2208    MOVS	R2, #8
0x4617C	0xB212    SXTH	R2, R2
0x4617E	0x2100    MOVS	R1, #0
0x46180	0x4828    LDR	R0, [PC, #160]
0x46182	0xF7FFF837  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 913 :: 		
0x46186	0x2208    MOVS	R2, #8
0x46188	0xB212    SXTH	R2, R2
0x4618A	0x2100    MOVS	R1, #0
0x4618C	0x4826    LDR	R0, [PC, #152]
0x4618E	0xF7FFF831  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 914 :: 		
0x46192	0x2208    MOVS	R2, #8
0x46194	0xB212    SXTH	R2, R2
0x46196	0x2100    MOVS	R1, #0
0x46198	0x4824    LDR	R0, [PC, #144]
0x4619A	0xF7FFF82B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 915 :: 		
0x4619E	0x2238    MOVS	R2, #56
0x461A0	0xB212    SXTH	R2, R2
0x461A2	0x2100    MOVS	R1, #0
0x461A4	0x4822    LDR	R0, [PC, #136]
0x461A6	0xF7FFF825  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 916 :: 		
0x461AA	0xF2402204  MOVW	R2, #516
0x461AE	0xB212    SXTH	R2, R2
0x461B0	0x2100    MOVS	R1, #0
0x461B2	0x4820    LDR	R0, [PC, #128]
0x461B4	0xF7FFF81E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 917 :: 		
0x461B8	0xF2400104  MOVW	R1, _FAT32_MAX_FILES
0x461BC	0xB209    SXTH	R1, R1
0x461BE	0x201C    MOVS	R0, #28
0x461C0	0xB200    SXTH	R0, R0
0x461C2	0x4348    MULS	R0, R1, R0
0x461C4	0xB202    SXTH	R2, R0
0x461C6	0x2100    MOVS	R1, #0
0x461C8	0x481B    LDR	R0, [PC, #108]
0x461CA	0xF7FFF813  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 918 :: 		
0x461CE	0x220C    MOVS	R2, #12
0x461D0	0xB212    SXTH	R2, R2
0x461D2	0x2100    MOVS	R1, #0
0x461D4	0x4819    LDR	R0, [PC, #100]
0x461D6	0xF7FFF80D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 920 :: 		
0x461DA	0xF04F31FF  MOV	R1, #-1
0x461DE	0x4815    LDR	R0, [PC, #84]
0x461E0	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 921 :: 		
0x461E2	0x4917    LDR	R1, [PC, #92]
0x461E4	0x4817    LDR	R0, [PC, #92]
0x461E6	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 923 :: 		
0x461E8	0x2100    MOVS	R1, #0
0x461EA	0x4817    LDR	R0, [PC, #92]
0x461EC	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 924 :: 		
0x461EE	0x2100    MOVS	R1, #0
0x461F0	0x4816    LDR	R0, [PC, #88]
0x461F2	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 927 :: 		
0x461F4	0x2100    MOVS	R1, #0
0x461F6	0x4816    LDR	R0, [PC, #88]
0x461F8	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 929 :: 		
0x461FA	0x2100    MOVS	R1, #0
0x461FC	0x4815    LDR	R0, [PC, #84]
0x461FE	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 930 :: 		
0x46200	0x2100    MOVS	R1, #0
0x46202	0x4815    LDR	R0, [PC, #84]
0x46204	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 932 :: 		
0x46206	0x2100    MOVS	R1, #0
0x46208	0x4814    LDR	R0, [PC, #80]
0x4620A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 934 :: 		
0x4620C	0x2143    MOVS	R1, #67
0x4620E	0x480B    LDR	R0, [PC, #44]
0x46210	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 936 :: 		
0x46212	0x2100    MOVS	R1, #0
0x46214	0xB249    SXTB	R1, R1
0x46216	0x4812    LDR	R0, [PC, #72]
0x46218	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 937 :: 		
L_end_resetFSI:
0x4621A	0xF8DDE000  LDR	LR, [SP, #0]
0x4621E	0xB001    ADD	SP, SP, #4
0x46220	0x4770    BX	LR
0x46222	0xBF00    NOP
0x46224	0x0ADC2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x46228	0x0AE42000  	__Lib_FAT32_STM32_M3_M4_M7___CT+0
0x4622C	0x0A602000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x46230	0x08F82000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
0x46234	0x06F42000  	_f32_sector+0
0x46238	0x0A6C2000  	_fat32_fdesc+0
0x4623C	0x0AEC2000  	__Lib_FAT32_STM32_M3_M4_M7___volumeName+0
0x46240	0x08F82000  	_f32_sector+516
0x46244	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x46248	0x06F02000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x4624C	0x0A692000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
0x46250	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x46254	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x46258	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x4625C	0x0A682000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
0x46260	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_resetFSI
__Lib_FAT32_STM32_M3_M4_M7_alt_memset:
;__Lib_FAT32_STM32_M3_M4_M7.c, 140 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x451F4	0xB081    SUB	SP, SP, #4
0x451F6	0xB213    SXTH	R3, R2
0x451F8	0x4602    MOV	R2, R0
0x451FA	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 143 :: 		
; pp start address is: 4 (R1)
0x451FC	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x451FE	0xB21D    SXTH	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 144 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memset0:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x45200	0xB22C    SXTH	R4, R5
0x45202	0x1E6B    SUBS	R3, R5, #1
0x45204	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x45206	0xB114    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memset1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 145 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x45208	0x7008    STRB	R0, [R1, #0]
0x4520A	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x4520C	0xE7F8    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memset0
L___Lib_FAT32_STM32_M3_M4_M7_alt_memset1:
;__Lib_FAT32_STM32_M3_M4_M7.c, 146 :: 		
0x4520E	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 147 :: 		
L_end_alt_memset:
0x45210	0xB001    ADD	SP, SP, #4
0x45212	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memset
__Lib_FAT32_STM32_M3_M4_M7_readFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1255 :: 		
0x46814	0xB081    SUB	SP, SP, #4
0x46816	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1260 :: 		
0x4681A	0xF7FEFA93  BL	__Lib_FAT32_STM32_M3_M4_M7_readBR+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1262 :: 		
; pBR start address is: 8 (R2)
0x4681E	0x4A35    LDR	R2, [PC, #212]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1266 :: 		
0x46820	0x4835    LDR	R0, [PC, #212]
0x46822	0xF9900000  LDRSB	R0, [R0, #0]
0x46826	0xF1B03FFF  CMP	R0, #-1
0x4682A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI250
; pBR end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1267 :: 		
0x4682C	0x20FF    MOVS	R0, #-1
0x4682E	0xB240    SXTB	R0, R0
0x46830	0xE05B    B	L_end_readFSI
L___Lib_FAT32_STM32_M3_M4_M7_readFSI250:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1270 :: 		
; pBR start address is: 8 (R2)
0x46832	0x4831    LDR	R0, [PC, #196]
0x46834	0xF9901000  LDRSB	R1, [R0, #0]
0x46838	0xF06F0003  MVN	R0, #3
0x4683C	0x4281    CMP	R1, R0
0x4683E	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI251
; pBR end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1271 :: 		
0x46840	0x20FF    MOVS	R0, #-1
0x46842	0xB240    SXTB	R0, R0
0x46844	0xE051    B	L_end_readFSI
L___Lib_FAT32_STM32_M3_M4_M7_readFSI251:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1274 :: 		
; pBR start address is: 8 (R2)
0x46846	0x482C    LDR	R0, [PC, #176]
0x46848	0xF9900000  LDRSB	R0, [R0, #0]
0x4684C	0x2800    CMP	R0, #0
0x4684E	0xD146    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI252
;__Lib_FAT32_STM32_M3_M4_M7.c, 1275 :: 		
0x46850	0xF2020030  ADDW	R0, R2, #48
; pBR end address is: 8 (R2)
0x46854	0xF7FBFC50  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x46858	0x4928    LDR	R1, [PC, #160]
0x4685A	0x6809    LDR	R1, [R1, #0]
0x4685C	0x1808    ADDS	R0, R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1276 :: 		
0x4685E	0xF7FBF943  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x46862	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readFSI253
;__Lib_FAT32_STM32_M3_M4_M7.c, 1277 :: 		
0x46864	0x20FF    MOVS	R0, #-1
0x46866	0xB240    SXTB	R0, R0
0x46868	0xE03F    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1278 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI253:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1280 :: 		
; pFSI start address is: 12 (R3)
0x4686A	0x4B22    LDR	R3, [PC, #136]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1282 :: 		
0x4686C	0xF50370FF  ADD	R0, R3, #510
0x46870	0xF7FBFC42  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x46874	0xF64A2155  MOVW	R1, #43605
0x46878	0x4288    CMP	R0, R1
0x4687A	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI254
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1283 :: 		
0x4687C	0x21FC    MOVS	R1, #-4
0x4687E	0xB249    SXTB	R1, R1
0x46880	0x481D    LDR	R0, [PC, #116]
0x46882	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1284 :: 		
0x46884	0x20FF    MOVS	R0, #-1
0x46886	0xB240    SXTB	R0, R0
0x46888	0xE02F    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1285 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI254:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1287 :: 		
; pFSI start address is: 12 (R3)
0x4688A	0x4618    MOV	R0, R3
0x4688C	0xF7FBFBDE  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x46890	0x491B    LDR	R1, [PC, #108]
0x46892	0x4288    CMP	R0, R1
0x46894	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI255
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1288 :: 		
0x46896	0x21FA    MOVS	R1, #-6
0x46898	0xB249    SXTB	R1, R1
0x4689A	0x4817    LDR	R0, [PC, #92]
0x4689C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1289 :: 		
0x4689E	0x20FF    MOVS	R0, #-1
0x468A0	0xB240    SXTB	R0, R0
0x468A2	0xE022    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1290 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI255:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1292 :: 		
; pFSI start address is: 12 (R3)
0x468A4	0xF50370F2  ADD	R0, R3, #484
0x468A8	0xF7FBFBD0  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x468AC	0x4915    LDR	R1, [PC, #84]
0x468AE	0x4288    CMP	R0, R1
0x468B0	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI256
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1293 :: 		
0x468B2	0x21FA    MOVS	R1, #-6
0x468B4	0xB249    SXTB	R1, R1
0x468B6	0x4810    LDR	R0, [PC, #64]
0x468B8	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1294 :: 		
0x468BA	0x20FF    MOVS	R0, #-1
0x468BC	0xB240    SXTB	R0, R0
0x468BE	0xE014    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1295 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI256:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1297 :: 		
; pFSI start address is: 12 (R3)
0x468C0	0xF50370F4  ADD	R0, R3, #488
0x468C4	0xF7FBFBC2  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x468C8	0x490F    LDR	R1, [PC, #60]
0x468CA	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1298 :: 		
0x468CC	0xF50370F6  ADD	R0, R3, #492
; pFSI end address is: 12 (R3)
0x468D0	0xF7FBFBBC  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x468D4	0x490D    LDR	R1, [PC, #52]
0x468D6	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1300 :: 		
0x468D8	0x2000    MOVS	R0, #0
0x468DA	0xB240    SXTB	R0, R0
0x468DC	0xE005    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1301 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI252:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1303 :: 		
0x468DE	0x21FA    MOVS	R1, #-6
0x468E0	0xB249    SXTB	R1, R1
0x468E2	0x4805    LDR	R0, [PC, #20]
0x468E4	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1304 :: 		
0x468E6	0x20FF    MOVS	R0, #-1
0x468E8	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1305 :: 		
L_end_readFSI:
0x468EA	0xF8DDE000  LDR	LR, [SP, #0]
0x468EE	0xB001    ADD	SP, SP, #4
0x468F0	0x4770    BX	LR
0x468F2	0xBF00    NOP
0x468F4	0x06F82000  	_f32_sector+4
0x468F8	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x468FC	0x08FC2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+4
0x46900	0x52524161  	#1096897106
0x46904	0x72726141  	#1631679090
0x46908	0x09282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x4690C	0x092C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
; end of __Lib_FAT32_STM32_M3_M4_M7_readFSI
__Lib_FAT32_STM32_M3_M4_M7_readBR:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1129 :: 		
0x44D44	0xB081    SUB	SP, SP, #4
0x44D46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1136 :: 		
0x44D4A	0xF7FEFFEF  BL	__Lib_FAT32_STM32_M3_M4_M7_readMBR+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1138 :: 		
; pBR start address is: 12 (R3)
0x44D4E	0x4B93    LDR	R3, [PC, #588]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1141 :: 		
0x44D50	0x4893    LDR	R0, [PC, #588]
0x44D52	0xF9900000  LDRSB	R0, [R0, #0]
0x44D56	0xF1B03FFF  CMP	R0, #-1
0x44D5A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR223
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1142 :: 		
0x44D5C	0x20FF    MOVS	R0, #-1
0x44D5E	0xB240    SXTB	R0, R0
0x44D60	0xE18A    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1143 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR223:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1145 :: 		
; pBR start address is: 12 (R3)
0x44D62	0x488F    LDR	R0, [PC, #572]
0x44D64	0xF9901000  LDRSB	R1, [R0, #0]
0x44D68	0xF06F0003  MVN	R0, #3
0x44D6C	0x4281    CMP	R1, R0
0x44D6E	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR224
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1146 :: 		
0x44D70	0x20FF    MOVS	R0, #-1
0x44D72	0xB240    SXTB	R0, R0
0x44D74	0xE180    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1147 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR224:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1149 :: 		
; pBR start address is: 12 (R3)
0x44D76	0x488A    LDR	R0, [PC, #552]
0x44D78	0xF9900000  LDRSB	R0, [R0, #0]
0x44D7C	0x2800    CMP	R0, #0
0x44D7E	0xD13F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR225
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1150 :: 		
0x44D80	0x4888    LDR	R0, [PC, #544]
0x44D82	0x7800    LDRB	R0, [R0, #0]
0x44D84	0xF000000F  AND	R0, R0, #15
0x44D88	0xB2C0    UXTB	R0, R0
; partID start address is: 4 (R1)
0x44D8A	0xB2C1    UXTB	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1152 :: 		
0x44D8C	0x280B    CMP	R0, #11
0x44D8E	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1238
0x44D90	0x290C    CMP	R1, #12
0x44D92	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1237
; partID end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_readBR1236:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1153 :: 		
0x44D94	0x21F8    MOVS	R1, #-8
0x44D96	0xB249    SXTB	R1, R1
0x44D98	0x4881    LDR	R0, [PC, #516]
0x44D9A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1154 :: 		
0x44D9C	0x20FF    MOVS	R0, #-1
0x44D9E	0xB240    SXTB	R0, R0
0x44DA0	0xE16A    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1152 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR1238:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1237:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1158 :: 		
0x44DA2	0x4881    LDR	R0, [PC, #516]
; s start address is: 0 (R0)
0x44DA4	0x6800    LDR	R0, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1159 :: 		
; s end address is: 0 (R0)
0x44DA6	0xF7FCFE9F  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x44DAA	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR229
;__Lib_FAT32_STM32_M3_M4_M7.c, 1160 :: 		
0x44DAC	0x20FF    MOVS	R0, #-1
0x44DAE	0xB240    SXTB	R0, R0
0x44DB0	0xE162    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1161 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR229:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1162 :: 		
; pBR start address is: 12 (R3)
0x44DB2	0x4B7A    LDR	R3, [PC, #488]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1165 :: 		
0x44DB4	0xF50370FF  ADD	R0, R3, #510
0x44DB8	0xF7FDF99E  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x44DBC	0xF64A2155  MOVW	R1, #43605
0x44DC0	0x4288    CMP	R0, R1
0x44DC2	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR230
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1166 :: 		
0x44DC4	0x21FC    MOVS	R1, #-4
0x44DC6	0xB249    SXTB	R1, R1
0x44DC8	0x4875    LDR	R0, [PC, #468]
0x44DCA	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1167 :: 		
0x44DCC	0x20FF    MOVS	R0, #-1
0x44DCE	0xB240    SXTB	R0, R0
0x44DD0	0xE152    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1168 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR230:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1171 :: 		
; pBR start address is: 12 (R3)
0x44DD2	0x7818    LDRB	R0, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1172 :: 		
0x44DD4	0x28E9    CMP	R0, #233
0x44DD6	0xD009    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR234
0x44DD8	0x7818    LDRB	R0, [R3, #0]
0x44DDA	0x28EB    CMP	R0, #235
0x44DDC	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR1240
0x44DDE	0x1C98    ADDS	R0, R3, #2
0x44DE0	0x7800    LDRB	R0, [R0, #0]
0x44DE2	0x2890    CMP	R0, #144
0x44DE4	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR1239
0x44DE6	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR234
L___Lib_FAT32_STM32_M3_M4_M7_readBR1240:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1239:
0x44DE8	0x2000    MOVS	R0, #0
0x44DEA	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR233
L___Lib_FAT32_STM32_M3_M4_M7_readBR234:
0x44DEC	0x2001    MOVS	R0, #1
L___Lib_FAT32_STM32_M3_M4_M7_readBR233:
0x44DEE	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR235
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1173 :: 		
0x44DF0	0x21FB    MOVS	R1, #-5
0x44DF2	0xB249    SXTB	R1, R1
0x44DF4	0x486A    LDR	R0, [PC, #424]
0x44DF6	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1174 :: 		
0x44DF8	0x20FF    MOVS	R0, #-1
0x44DFA	0xB240    SXTB	R0, R0
0x44DFC	0xE13C    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1175 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR235:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1177 :: 		
; pBR start address is: 12 (R3)
0x44DFE	0xE016    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR236
L___Lib_FAT32_STM32_M3_M4_M7_readBR225:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1181 :: 		
0x44E00	0x4867    LDR	R0, [PC, #412]
0x44E02	0xF9901000  LDRSB	R1, [R0, #0]
0x44E06	0xF06F0004  MVN	R0, #4
0x44E0A	0x4281    CMP	R1, R0
0x44E0C	0xD10F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR237
;__Lib_FAT32_STM32_M3_M4_M7.c, 1182 :: 		
0x44E0E	0x2180    MOVS	R1, #128
0x44E10	0x4866    LDR	R0, [PC, #408]
0x44E12	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1183 :: 		
0x44E14	0x2100    MOVS	R1, #0
0x44E16	0x4864    LDR	R0, [PC, #400]
0x44E18	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1184 :: 		
0x44E1A	0xF2030020  ADDW	R0, R3, #32
0x44E1E	0xF7FDF915  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x44E22	0x4963    LDR	R1, [PC, #396]
0x44E24	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1186 :: 		
0x44E26	0x2100    MOVS	R1, #0
0x44E28	0xB249    SXTB	R1, R1
0x44E2A	0x485D    LDR	R0, [PC, #372]
0x44E2C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1187 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR237:
L___Lib_FAT32_STM32_M3_M4_M7_readBR236:
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1189 :: 		
; pBR start address is: 12 (R3)
0x44E2E	0x485C    LDR	R0, [PC, #368]
0x44E30	0xF9900000  LDRSB	R0, [R0, #0]
0x44E34	0x2800    CMP	R0, #0
0x44E36	0xF0408119  BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR238
;__Lib_FAT32_STM32_M3_M4_M7.c, 1190 :: 		
0x44E3A	0xF203000B  ADDW	R0, R3, #11
0x44E3E	0xF7FDF95B  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x44E42	0x495C    LDR	R1, [PC, #368]
0x44E44	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1191 :: 		
0x44E46	0xF203000D  ADDW	R0, R3, #13
0x44E4A	0xF7FDF94F  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x44E4E	0x495A    LDR	R1, [PC, #360]
0x44E50	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1192 :: 		
0x44E52	0xF203000E  ADDW	R0, R3, #14
0x44E56	0xF7FDF94F  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x44E5A	0x4958    LDR	R1, [PC, #352]
0x44E5C	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1193 :: 		
0x44E5E	0xF2030010  ADDW	R0, R3, #16
0x44E62	0xF7FDF943  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x44E66	0x4956    LDR	R1, [PC, #344]
0x44E68	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1194 :: 		
0x44E6A	0xF2030024  ADDW	R0, R3, #36
0x44E6E	0xF7FDF8ED  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x44E72	0x4954    LDR	R1, [PC, #336]
0x44E74	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1195 :: 		
0x44E76	0xF2030028  ADDW	R0, R3, #40
0x44E7A	0xF7FDF93D  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x44E7E	0x4952    LDR	R1, [PC, #328]
0x44E80	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1196 :: 		
0x44E82	0x484E    LDR	R0, [PC, #312]
0x44E84	0x8801    LDRH	R1, [R0, #0]
0x44E86	0x4848    LDR	R0, [PC, #288]
0x44E88	0x6800    LDR	R0, [R0, #0]
0x44E8A	0x1841    ADDS	R1, R0, R1
0x44E8C	0x484F    LDR	R0, [PC, #316]
0x44E8E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1197 :: 		
0x44E90	0xF203002C  ADDW	R0, R3, #44
0x44E94	0xF7FDF8DA  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x44E98	0x494D    LDR	R1, [PC, #308]
0x44E9A	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1198 :: 		
0x44E9C	0xF2030011  ADDW	R0, R3, #17
0x44EA0	0xF7FDF92A  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x44EA4	0x494B    LDR	R1, [PC, #300]
0x44EA6	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1199 :: 		
0x44EA8	0xF2030030  ADDW	R0, R3, #48
; pBR end address is: 12 (R3)
0x44EAC	0xF7FDF924  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x44EB0	0x493D    LDR	R1, [PC, #244]
0x44EB2	0x6809    LDR	R1, [R1, #0]
0x44EB4	0x1809    ADDS	R1, R1, R0
0x44EB6	0x4848    LDR	R0, [PC, #288]
0x44EB8	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1203 :: 		
0x44EBA	0x4844    LDR	R0, [PC, #272]
0x44EBC	0x6801    LDR	R1, [R0, #0]
0x44EBE	0x4847    LDR	R0, [PC, #284]
0x44EC0	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1204 :: 		
; i start address is: 12 (R3)
0x44EC2	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readBR239:
; i start address is: 12 (R3)
0x44EC4	0x483E    LDR	R0, [PC, #248]
0x44EC6	0x7800    LDRB	R0, [R0, #0]
0x44EC8	0x4283    CMP	R3, R0
0x44ECA	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_readBR240
;__Lib_FAT32_STM32_M3_M4_M7.c, 1205 :: 		
0x44ECC	0x483D    LDR	R0, [PC, #244]
0x44ECE	0x6802    LDR	R2, [R0, #0]
0x44ED0	0x4942    LDR	R1, [PC, #264]
0x44ED2	0x6808    LDR	R0, [R1, #0]
0x44ED4	0x1880    ADDS	R0, R0, R2
0x44ED6	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1204 :: 		
0x44ED8	0x1C5B    ADDS	R3, R3, #1
0x44EDA	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 1205 :: 		
; i end address is: 12 (R3)
0x44EDC	0xE7F2    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR239
L___Lib_FAT32_STM32_M3_M4_M7_readBR240:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1207 :: 		
0x44EDE	0x4A35    LDR	R2, [PC, #212]
0x44EE0	0x8810    LDRH	R0, [R2, #0]
0x44EE2	0x0941    LSRS	R1, R0, #5
0x44EE4	0xB289    UXTH	R1, R1
0x44EE6	0x483E    LDR	R0, [PC, #248]
0x44EE8	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1208 :: 		
0x44EEA	0x4610    MOV	R0, R2
0x44EEC	0x8800    LDRH	R0, [R0, #0]
0x44EEE	0x0881    LSRS	R1, R0, #2
0x44EF0	0xB289    UXTH	R1, R1
0x44EF2	0x483C    LDR	R0, [PC, #240]
0x44EF4	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1210 :: 		
0x44EF6	0x4610    MOV	R0, R2
0x44EF8	0x8800    LDRH	R0, [R0, #0]
0x44EFA	0xF7FEFECF  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x44EFE	0x493A    LDR	R1, [PC, #232]
0x44F00	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1211 :: 		
0x44F02	0x482D    LDR	R0, [PC, #180]
0x44F04	0x7800    LDRB	R0, [R0, #0]
0x44F06	0xF7FEFEC9  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x44F0A	0x4938    LDR	R1, [PC, #224]
0x44F0C	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1213 :: 		
0x44F0E	0x4834    LDR	R0, [PC, #208]
0x44F10	0x6800    LDR	R0, [R0, #0]
0x44F12	0xF7FEFEC3  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x44F16	0x4936    LDR	R1, [PC, #216]
0x44F18	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1214 :: 		
0x44F1A	0x4832    LDR	R0, [PC, #200]
0x44F1C	0x6800    LDR	R0, [R0, #0]
0x44F1E	0xF7FEFEBD  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x44F22	0x4934    LDR	R1, [PC, #208]
0x44F24	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1216 :: 		
0x44F26	0x4831    LDR	R0, [PC, #196]
0x44F28	0x7801    LDRB	R1, [R0, #0]
0x44F2A	0x482F    LDR	R0, [PC, #188]
0x44F2C	0x7800    LDRB	R0, [R0, #0]
0x44F2E	0x1841    ADDS	R1, R0, R1
0x44F30	0xB209    SXTH	R1, R1
0x44F32	0x4831    LDR	R0, [PC, #196]
0x44F34	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1217 :: 		
0x44F36	0xB2C9    UXTB	R1, R1
0x44F38	0xF04F0001  MOV	R0, #1
0x44F3C	0xFA00F101  LSL	R1, R0, R1
0x44F40	0x482E    LDR	R0, [PC, #184]
0x44F42	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1220 :: 		
0x44F44	0x2020    MOVS	R0, #32
0x44F46	0xF7FEFEA9  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x44F4A	0x492B    LDR	R1, [PC, #172]
0x44F4C	0x7809    LDRB	R1, [R1, #0]
0x44F4E	0x1A09    SUB	R1, R1, R0
0x44F50	0xB209    SXTH	R1, R1
0x44F52	0xF04F0001  MOV	R0, #1
0x44F56	0xFA00F101  LSL	R1, R0, R1
0x44F5A	0x4829    LDR	R0, [PC, #164]
0x44F5C	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1221 :: 		
0x44F5E	0x4608    MOV	R0, R1
0x44F60	0xF7FEFE9C  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x44F64	0x4927    LDR	R1, [PC, #156]
0x44F66	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1223 :: 		
0x44F68	0x4819    LDR	R0, [PC, #100]
0x44F6A	0x6801    LDR	R1, [R0, #0]
0x44F6C	0x4826    LDR	R0, [PC, #152]
0x44F6E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1224 :: 		
0x44F70	0x2100    MOVS	R1, #0
0x44F72	0x4826    LDR	R0, [PC, #152]
0x44F74	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1227 :: 		
0x44F76	0x480C    LDR	R0, [PC, #48]
0x44F78	0x6801    LDR	R1, [R0, #0]
0x44F7A	0x4818    LDR	R0, [PC, #96]
0x44F7C	0x6800    LDR	R0, [R0, #0]
0x44F7E	0x1A41    SUB	R1, R0, R1
0x44F80	0x480B    LDR	R0, [PC, #44]
0x44F82	0x6800    LDR	R0, [R0, #0]
0x44F84	0x1A41    SUB	R1, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1228 :: 		
0x44F86	0x4819    LDR	R0, [PC, #100]
0x44F88	0x7800    LDRB	R0, [R0, #0]
0x44F8A	0xFA21F000  LSR	R0, R1, R0
0x44F8E	0x1C81    ADDS	R1, R0, #2
0x44F90	0x481F    LDR	R0, [PC, #124]
0x44F92	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1231 :: 		
0x44F94	0x4803    LDR	R0, [PC, #12]
0x44F96	0x7800    LDRB	R0, [R0, #0]
0x44F98	0xF000B83C  B	#120
0x44F9C	0x06F82000  	_f32_sector+4
0x44FA0	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x44FA4	0x08F92000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+1
0x44FA8	0x08FC2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+4
0x44FAC	0x08F82000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
0x44FB0	0x09002000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+8
0x44FB4	0x09042000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+12
0x44FB8	0x09062000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
0x44FBC	0x09082000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+16
0x44FC0	0x090A2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x44FC4	0x090C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x44FC8	0x09102000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+24
0x44FCC	0x09142000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x44FD0	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x44FD4	0x091C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+36
0x44FD8	0x09242000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+44
0x44FDC	0x09202000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+40
0x44FE0	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x44FE4	0x09342000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x44FE8	0x06F22000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2+0
0x44FEC	0x06F32000  	__Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2+0
0x44FF0	0x09382000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x44FF4	0x09392000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x44FF8	0x093A2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2+0
0x44FFC	0x093C2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
0x45000	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x45004	0x093B2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x45008	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x4500C	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x45010	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x45014	0xB9B0    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR242
;__Lib_FAT32_STM32_M3_M4_M7.c, 1232 :: 		
0x45016	0x481A    LDR	R0, [PC, #104]
0x45018	0x6801    LDR	R1, [R0, #0]
0x4501A	0xF64F70F7  MOVW	R0, #65527
0x4501E	0x4281    CMP	R1, R0
0x45020	0xD303    BCC	L___Lib_FAT32_STM32_M3_M4_M7_readBR243
;__Lib_FAT32_STM32_M3_M4_M7.c, 1233 :: 		
0x45022	0x210B    MOVS	R1, #11
0x45024	0x4817    LDR	R0, [PC, #92]
0x45026	0x7001    STRB	R1, [R0, #0]
0x45028	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR244
L___Lib_FAT32_STM32_M3_M4_M7_readBR243:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1234 :: 		
0x4502A	0x4815    LDR	R0, [PC, #84]
0x4502C	0x6801    LDR	R1, [R0, #0]
0x4502E	0xF64070F7  MOVW	R0, #4087
0x45032	0x4281    CMP	R1, R0
0x45034	0xD303    BCC	L___Lib_FAT32_STM32_M3_M4_M7_readBR245
;__Lib_FAT32_STM32_M3_M4_M7.c, 1235 :: 		
0x45036	0x2106    MOVS	R1, #6
0x45038	0x4812    LDR	R0, [PC, #72]
0x4503A	0x7001    STRB	R1, [R0, #0]
0x4503C	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR246
L___Lib_FAT32_STM32_M3_M4_M7_readBR245:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1237 :: 		
0x4503E	0x2101    MOVS	R1, #1
0x45040	0x4810    LDR	R0, [PC, #64]
0x45042	0x7001    STRB	R1, [R0, #0]
L___Lib_FAT32_STM32_M3_M4_M7_readBR246:
L___Lib_FAT32_STM32_M3_M4_M7_readBR244:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1238 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR242:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1240 :: 		
0x45044	0x480F    LDR	R0, [PC, #60]
0x45046	0x7800    LDRB	R0, [R0, #0]
0x45048	0xF000000F  AND	R0, R0, #15
0x4504C	0xB2C0    UXTB	R0, R0
; partID start address is: 4 (R1)
0x4504E	0xB2C1    UXTB	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1241 :: 		
0x45050	0x280B    CMP	R0, #11
0x45052	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1242
0x45054	0x290C    CMP	R1, #12
0x45056	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1241
; partID end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_readBR1234:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1242 :: 		
0x45058	0x21F8    MOVS	R1, #-8
0x4505A	0xB249    SXTB	R1, R1
0x4505C	0x480A    LDR	R0, [PC, #40]
0x4505E	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1243 :: 		
0x45060	0x20FF    MOVS	R0, #-1
0x45062	0xB240    SXTB	R0, R0
0x45064	0xE008    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1241 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR1242:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1241:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1246 :: 		
0x45066	0x2000    MOVS	R0, #0
0x45068	0xB240    SXTB	R0, R0
0x4506A	0xE005    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1247 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR238:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1249 :: 		
0x4506C	0x21FB    MOVS	R1, #-5
0x4506E	0xB249    SXTB	R1, R1
0x45070	0x4805    LDR	R0, [PC, #20]
0x45072	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1250 :: 		
0x45074	0x20FF    MOVS	R0, #-1
0x45076	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1251 :: 		
L_end_readBR:
0x45078	0xF8DDE000  LDR	LR, [SP, #0]
0x4507C	0xB001    ADD	SP, SP, #4
0x4507E	0x4770    BX	LR
0x45080	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x45084	0x08F92000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+1
0x45088	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readBR
__Lib_FAT32_STM32_M3_M4_M7_readMBR:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1072 :: 		
0x43D2C	0xB082    SUB	SP, SP, #8
0x43D2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1077 :: 		
0x43D32	0x2000    MOVS	R0, #0
0x43D34	0xF7FDFED8  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x43D38	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMBR209
;__Lib_FAT32_STM32_M3_M4_M7.c, 1078 :: 		
0x43D3A	0x20FF    MOVS	R0, #-1
0x43D3C	0xB240    SXTB	R0, R0
0x43D3E	0xE069    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1079 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR209:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1081 :: 		
; pMBR start address is: 12 (R3)
0x43D40	0x4B36    LDR	R3, [PC, #216]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1082 :: 		
; pBR start address is: 16 (R4)
0x43D42	0x4C36    LDR	R4, [PC, #216]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1085 :: 		
0x43D44	0xF50370FF  ADD	R0, R3, #510
0x43D48	0xF7FEF9D6  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x43D4C	0xF64A2155  MOVW	R1, #43605
0x43D50	0x4288    CMP	R0, R1
0x43D52	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMBR210
; pBR end address is: 16 (R4)
; pMBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1086 :: 		
0x43D54	0x21FC    MOVS	R1, #-4
0x43D56	0xB249    SXTB	R1, R1
0x43D58	0x4831    LDR	R0, [PC, #196]
0x43D5A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1087 :: 		
0x43D5C	0x20FF    MOVS	R0, #-1
0x43D5E	0xB240    SXTB	R0, R0
0x43D60	0xE058    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1088 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR210:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1090 :: 		
; pMBR start address is: 12 (R3)
; pBR start address is: 16 (R4)
0x43D62	0x7820    LDRB	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1091 :: 		
0x43D64	0x28E9    CMP	R0, #233
0x43D66	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1233
0x43D68	0x7820    LDRB	R0, [R4, #0]
0x43D6A	0x28EB    CMP	R0, #235
0x43D6C	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1232
0x43D6E	0x1CA0    ADDS	R0, R4, #2
; pBR end address is: 16 (R4)
0x43D70	0x7800    LDRB	R0, [R0, #0]
0x43D72	0x2890    CMP	R0, #144
0x43D74	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1231
; pMBR end address is: 12 (R3)
0x43D76	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1229
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1232:
; pMBR start address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1231:
0x43D78	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR215
; pMBR end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1229:
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1233:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1092 :: 		
0x43D7A	0x21FB    MOVS	R1, #-5
0x43D7C	0xB249    SXTB	R1, R1
0x43D7E	0x4828    LDR	R0, [PC, #160]
0x43D80	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1093 :: 		
0x43D82	0x20FF    MOVS	R0, #-1
0x43D84	0xB240    SXTB	R0, R0
0x43D86	0xE045    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1094 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR215:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1101 :: 		
; i start address is: 16 (R4)
; pMBR start address is: 12 (R3)
0x43D88	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR216:
; i start address is: 16 (R4)
; pMBR start address is: 12 (R3)
; pMBR end address is: 12 (R3)
0x43D8A	0x2C01    CMP	R4, #1
0x43D8C	0xD240    BCS	L___Lib_FAT32_STM32_M3_M4_M7_readMBR217
; pMBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1102 :: 		
; pMBR start address is: 12 (R3)
0x43D8E	0x200C    MOVS	R0, #12
0x43D90	0xFB00F104  MUL	R1, R0, R4
0x43D94	0x4823    LDR	R0, [PC, #140]
0x43D96	0x1840    ADDS	R0, R0, R1
0x43D98	0x9001    STR	R0, [SP, #4]
0x43D9A	0xF50371DF  ADD	R1, R3, #446
0x43D9E	0x0120    LSLS	R0, R4, #4
0x43DA0	0x1808    ADDS	R0, R1, R0
0x43DA2	0xF7FEF9A3  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x43DA6	0x9901    LDR	R1, [SP, #4]
0x43DA8	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1103 :: 		
0x43DAA	0x200C    MOVS	R0, #12
0x43DAC	0xFB00F104  MUL	R1, R0, R4
0x43DB0	0x481C    LDR	R0, [PC, #112]
0x43DB2	0x1840    ADDS	R0, R0, R1
0x43DB4	0x1C40    ADDS	R0, R0, #1
0x43DB6	0x9001    STR	R0, [SP, #4]
0x43DB8	0xF50371DF  ADD	R1, R3, #446
0x43DBC	0x0120    LSLS	R0, R4, #4
0x43DBE	0x1808    ADDS	R0, R1, R0
0x43DC0	0x1D00    ADDS	R0, R0, #4
0x43DC2	0xF7FEF993  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x43DC6	0x9901    LDR	R1, [SP, #4]
0x43DC8	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1104 :: 		
0x43DCA	0x200C    MOVS	R0, #12
0x43DCC	0xFB00F104  MUL	R1, R0, R4
0x43DD0	0x4814    LDR	R0, [PC, #80]
0x43DD2	0x1840    ADDS	R0, R0, R1
0x43DD4	0x1D00    ADDS	R0, R0, #4
0x43DD6	0x9001    STR	R0, [SP, #4]
0x43DD8	0xF50371DF  ADD	R1, R3, #446
0x43DDC	0x0120    LSLS	R0, R4, #4
0x43DDE	0x1808    ADDS	R0, R1, R0
0x43DE0	0x3008    ADDS	R0, #8
0x43DE2	0xF7FEF933  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x43DE6	0x9901    LDR	R1, [SP, #4]
0x43DE8	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1105 :: 		
0x43DEA	0x200C    MOVS	R0, #12
0x43DEC	0xFB00F104  MUL	R1, R0, R4
0x43DF0	0x480C    LDR	R0, [PC, #48]
0x43DF2	0x1840    ADDS	R0, R0, R1
0x43DF4	0x3008    ADDS	R0, #8
0x43DF6	0x9001    STR	R0, [SP, #4]
0x43DF8	0xF50371DF  ADD	R1, R3, #446
0x43DFC	0x0120    LSLS	R0, R4, #4
0x43DFE	0x1808    ADDS	R0, R1, R0
0x43E00	0x300C    ADDS	R0, #12
0x43E02	0xF7FEF923  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x43E06	0x9901    LDR	R1, [SP, #4]
0x43E08	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1101 :: 		
0x43E0A	0x1C64    ADDS	R4, R4, #1
0x43E0C	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1106 :: 		
; pMBR end address is: 12 (R3)
; i end address is: 16 (R4)
0x43E0E	0xE7BC    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR216
L___Lib_FAT32_STM32_M3_M4_M7_readMBR217:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1108 :: 		
0x43E10	0x2000    MOVS	R0, #0
0x43E12	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1109 :: 		
L_end_readMBR:
0x43E14	0xF8DDE000  LDR	LR, [SP, #0]
0x43E18	0xB002    ADD	SP, SP, #8
0x43E1A	0x4770    BX	LR
0x43E1C	0x06F82000  	_f32_sector+4
0x43E20	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x43E24	0x08F82000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readMBR
__Lib_FAT32_STM32_M3_M4_M7_readSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 475 :: 		
; sc start address is: 0 (R0)
0x41AE8	0xB082    SUB	SP, SP, #8
0x41AEA	0xF8CDE000  STR	LR, [SP, #0]
0x41AEE	0x4602    MOV	R2, R0
; sc end address is: 0 (R0)
; sc start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 476 :: 		
0x41AF0	0x491F    LDR	R1, [PC, #124]
0x41AF2	0x7809    LDRB	R1, [R1, #0]
0x41AF4	0x2903    CMP	R1, #3
0x41AF6	0xD112    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector99
;__Lib_FAT32_STM32_M3_M4_M7.c, 477 :: 		
0x41AF8	0x9201    STR	R2, [SP, #4]
0x41AFA	0xF7FFFB7B  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x41AFE	0x9A01    LDR	R2, [SP, #4]
0x41B00	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSector100
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 478 :: 		
0x41B02	0x22FF    MOVS	R2, #-1
0x41B04	0xB252    SXTB	R2, R2
0x41B06	0x491B    LDR	R1, [PC, #108]
0x41B08	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 479 :: 		
0x41B0A	0x20FF    MOVS	R0, #-1
0x41B0C	0xB240    SXTB	R0, R0
0x41B0E	0xE02B    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 480 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector100:
;__Lib_FAT32_STM32_M3_M4_M7.c, 481 :: 		
; sc start address is: 8 (R2)
0x41B10	0x4919    LDR	R1, [PC, #100]
0x41B12	0x6809    LDR	R1, [R1, #0]
0x41B14	0x4291    CMP	R1, R2
0x41B16	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector101
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 482 :: 		
0x41B18	0x2000    MOVS	R0, #0
0x41B1A	0xB240    SXTB	R0, R0
0x41B1C	0xE024    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 483 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector101:
;__Lib_FAT32_STM32_M3_M4_M7.c, 484 :: 		
; sc start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_readSector99:
;__Lib_FAT32_STM32_M3_M4_M7.c, 486 :: 		
0x41B1E	0x4914    LDR	R1, [PC, #80]
0x41B20	0x7809    LDRB	R1, [R1, #0]
0x41B22	0x2901    CMP	R1, #1
0x41B24	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector102
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 487 :: 		
0x41B26	0x22FF    MOVS	R2, #-1
0x41B28	0xB252    SXTB	R2, R2
0x41B2A	0x4912    LDR	R1, [PC, #72]
0x41B2C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 488 :: 		
0x41B2E	0x20FF    MOVS	R0, #-1
0x41B30	0xB240    SXTB	R0, R0
0x41B32	0xE019    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 489 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector102:
;__Lib_FAT32_STM32_M3_M4_M7.c, 491 :: 		
; sc start address is: 8 (R2)
0x41B34	0x4910    LDR	R1, [PC, #64]
0x41B36	0x6809    LDR	R1, [R1, #0]
0x41B38	0x428A    CMP	R2, R1
0x41B3A	0xD013    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readSector103
;__Lib_FAT32_STM32_M3_M4_M7.c, 492 :: 		
0x41B3C	0x9201    STR	R2, [SP, #4]
0x41B3E	0x490F    LDR	R1, [PC, #60]
0x41B40	0x4610    MOV	R0, R2
0x41B42	0xF7FFFBF1  BL	_FAT32_Dev_Read_Sector+0
0x41B46	0x9A01    LDR	R2, [SP, #4]
0x41B48	0xB150    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSector104
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 493 :: 		
0x41B4A	0xF04F32FF  MOV	R2, #-1
0x41B4E	0x490A    LDR	R1, [PC, #40]
0x41B50	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 494 :: 		
0x41B52	0x22FF    MOVS	R2, #-1
0x41B54	0xB252    SXTB	R2, R2
0x41B56	0x4907    LDR	R1, [PC, #28]
0x41B58	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 495 :: 		
0x41B5A	0x20FF    MOVS	R0, #-1
0x41B5C	0xB240    SXTB	R0, R0
0x41B5E	0xE003    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 496 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector104:
;__Lib_FAT32_STM32_M3_M4_M7.c, 497 :: 		
; sc start address is: 8 (R2)
0x41B60	0x4905    LDR	R1, [PC, #20]
0x41B62	0x600A    STR	R2, [R1, #0]
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 498 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector103:
;__Lib_FAT32_STM32_M3_M4_M7.c, 500 :: 		
0x41B64	0x2000    MOVS	R0, #0
0x41B66	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 501 :: 		
L_end_readSector:
0x41B68	0xF8DDE000  LDR	LR, [SP, #0]
0x41B6C	0xB002    ADD	SP, SP, #8
0x41B6E	0x4770    BX	LR
0x41B70	0x06F02000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x41B74	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x41B78	0x06F42000  	_f32_sector+0
0x41B7C	0x06F82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readSector
__Lib_FAT32_STM32_M3_M4_M7_readMStop:
;__Lib_FAT32_STM32_M3_M4_M7.c, 381 :: 		
0x411F4	0xB081    SUB	SP, SP, #4
0x411F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 383 :: 		
0x411FA	0x480F    LDR	R0, [PC, #60]
0x411FC	0x7800    LDRB	R0, [R0, #0]
0x411FE	0xB120    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStop1210
0x41200	0x480D    LDR	R0, [PC, #52]
0x41202	0x7800    LDRB	R0, [R0, #0]
0x41204	0x2802    CMP	R0, #2
0x41206	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMStop1209
0x41208	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_readMStop84
L___Lib_FAT32_STM32_M3_M4_M7_readMStop1210:
L___Lib_FAT32_STM32_M3_M4_M7_readMStop1209:
;__Lib_FAT32_STM32_M3_M4_M7.c, 384 :: 		
0x4120A	0x2000    MOVS	R0, #0
0x4120C	0xB240    SXTB	R0, R0
0x4120E	0xE00E    B	L_end_readMStop
;__Lib_FAT32_STM32_M3_M4_M7.c, 385 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStop84:
;__Lib_FAT32_STM32_M3_M4_M7.c, 387 :: 		
0x41210	0xF7FFFAEE  BL	_FAT32_Dev_Multi_Read_Stop+0
0x41214	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStop85
;__Lib_FAT32_STM32_M3_M4_M7.c, 388 :: 		
0x41216	0x21FF    MOVS	R1, #-1
0x41218	0xB249    SXTB	R1, R1
0x4121A	0x4808    LDR	R0, [PC, #32]
0x4121C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 389 :: 		
0x4121E	0x20FF    MOVS	R0, #-1
0x41220	0xB240    SXTB	R0, R0
0x41222	0xE004    B	L_end_readMStop
;__Lib_FAT32_STM32_M3_M4_M7.c, 390 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStop85:
;__Lib_FAT32_STM32_M3_M4_M7.c, 392 :: 		
0x41224	0x2100    MOVS	R1, #0
0x41226	0x4804    LDR	R0, [PC, #16]
0x41228	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 393 :: 		
0x4122A	0x2000    MOVS	R0, #0
0x4122C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 394 :: 		
L_end_readMStop:
0x4122E	0xF8DDE000  LDR	LR, [SP, #0]
0x41232	0xB001    ADD	SP, SP, #4
0x41234	0x4770    BX	LR
0x41236	0xBF00    NOP
0x41238	0x06F02000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x4123C	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readMStop
_FAT32_Dev_Multi_Read_Stop:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 184 :: 		int8_t FAT32_Dev_Multi_Read_Stop()
0x407F0	0xB081    SUB	SP, SP, #4
0x407F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 186 :: 		if (Mmc_Multi_Read_Stop() != OK)
0x407F6	0xF7FFFF59  BL	_Mmc_Multi_Read_Stop+0
0x407FA	0xB110    CBZ	R0, L_FAT32_Dev_Multi_Read_Stop7
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 188 :: 		return ERROR;
0x407FC	0x20FF    MOVS	R0, #-1
0x407FE	0xB240    SXTB	R0, R0
0x40800	0xE001    B	L_end_FAT32_Dev_Multi_Read_Stop
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 189 :: 		}
L_FAT32_Dev_Multi_Read_Stop7:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 190 :: 		return OK;
0x40802	0x2000    MOVS	R0, #0
0x40804	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 191 :: 		}
L_end_FAT32_Dev_Multi_Read_Stop:
0x40806	0xF8DDE000  LDR	LR, [SP, #0]
0x4080A	0xB001    ADD	SP, SP, #4
0x4080C	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Stop
_Mmc_Multi_Read_Stop:
;__Lib_Mmc_SDIO.c, 140 :: 		
0x406AC	0xB081    SUB	SP, SP, #4
0x406AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 141 :: 		
0x406B2	0x4C03    LDR	R4, [PC, #12]
0x406B4	0x6824    LDR	R4, [R4, #0]
0x406B6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 142 :: 		
L_end_Mmc_Multi_Read_Stop:
0x406B8	0xF8DDE000  LDR	LR, [SP, #0]
0x406BC	0xB001    ADD	SP, SP, #4
0x406BE	0x4770    BX	LR
0x406C0	0x02CC2000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr+0
; end of _Mmc_Multi_Read_Stop
_FAT32_Dev_Read_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 43 :: 		int8_t FAT32_Dev_Read_Sector(__SECTOR sc, char* buf)
; buf start address is: 4 (R1)
; sc start address is: 0 (R0)
0x41328	0xB081    SUB	SP, SP, #4
0x4132A	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
; buf start address is: 4 (R1)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 45 :: 		if (Mmc_Read_Sector(sc, buf) != OK)
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
0x4132E	0xF7FFFA53  BL	_Mmc_Read_Sector+0
0x41332	0xB110    CBZ	R0, L_FAT32_Dev_Read_Sector1
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 47 :: 		return ERROR;
0x41334	0x20FF    MOVS	R0, #-1
0x41336	0xB240    SXTB	R0, R0
0x41338	0xE001    B	L_end_FAT32_Dev_Read_Sector
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 48 :: 		}
L_FAT32_Dev_Read_Sector1:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 49 :: 		return OK;
0x4133A	0x2000    MOVS	R0, #0
0x4133C	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 50 :: 		}
L_end_FAT32_Dev_Read_Sector:
0x4133E	0xF8DDE000  LDR	LR, [SP, #0]
0x41342	0xB001    ADD	SP, SP, #4
0x41344	0x4770    BX	LR
; end of _FAT32_Dev_Read_Sector
_Mmc_Read_Sector:
;__Lib_Mmc_SDIO.c, 115 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x407D8	0xB081    SUB	SP, SP, #4
0x407DA	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 116 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x407DE	0x4C03    LDR	R4, [PC, #12]
0x407E0	0x6824    LDR	R4, [R4, #0]
0x407E2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 117 :: 		
L_end_Mmc_Read_Sector:
0x407E4	0xF8DDE000  LDR	LR, [SP, #0]
0x407E8	0xB001    ADD	SP, SP, #4
0x407EA	0x4770    BX	LR
0x407EC	0x02D02000  	__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr+0
; end of _Mmc_Read_Sector
__Lib_Mmc_SDIO_Mmc_Read_Sector_SPI:
;__Lib_Mmc_SDIO.c, 478 :: 		
; sector start address is: 0 (R0)
0x40618	0xB085    SUB	SP, SP, #20
0x4061A	0xF8CDE000  STR	LR, [SP, #0]
0x4061E	0x4603    MOV	R3, R0
0x40620	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 483 :: 		
0x40622	0xF001FDA7  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 485 :: 		
0x40626	0x4A1E    LDR	R2, [PC, #120]
0x40628	0x7812    LDRB	R2, [R2, #0]
0x4062A	0x2A04    CMP	R2, #4
0x4062C	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI54
;__Lib_Mmc_SDIO.c, 486 :: 		
; byte_start start address is: 0 (R0)
0x4062E	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x40630	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI55
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI54:
;__Lib_Mmc_SDIO.c, 488 :: 		
; sector start address is: 12 (R3)
0x40632	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI55:
;__Lib_Mmc_SDIO.c, 491 :: 		
; byte_start start address is: 0 (R0)
0x40634	0x22FF    MOVS	R2, #255
0x40636	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x40638	0x2011    MOVS	R0, #17
0x4063A	0xF001FFCD  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDIO.c, 492 :: 		
0x4063E	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI56
;__Lib_Mmc_SDIO.c, 494 :: 		
0x40640	0xF001FD84  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 495 :: 		
0x40644	0x2003    MOVS	R0, #3
0x40646	0x4C17    LDR	R4, [PC, #92]
0x40648	0x6824    LDR	R4, [R4, #0]
0x4064A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 496 :: 		
0x4064C	0x2001    MOVS	R0, #1
0x4064E	0xE022    B	L_end_Mmc_Read_Sector_SPI
;__Lib_Mmc_SDIO.c, 497 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI56:
;__Lib_Mmc_SDIO.c, 499 :: 		
0x40650	0xF7FFFCD6  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 502 :: 		
; i start address is: 12 (R3)
0x40654	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x40656	0xB299    UXTH	R1, R3
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI57:
; i start address is: 4 (R1)
0x40658	0xF5B17F00  CMP	R1, #512
0x4065C	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI58
;__Lib_Mmc_SDIO.c, 504 :: 		
0x4065E	0x9A02    LDR	R2, [SP, #8]
0x40660	0x1852    ADDS	R2, R2, R1
0x40662	0x9204    STR	R2, [SP, #16]
0x40664	0xF8AD1004  STRH	R1, [SP, #4]
0x40668	0x20FF    MOVS	R0, #255
0x4066A	0x4C0F    LDR	R4, [PC, #60]
0x4066C	0x6824    LDR	R4, [R4, #0]
0x4066E	0x47A0    BLX	R4
0x40670	0xF8BD1004  LDRH	R1, [SP, #4]
0x40674	0x9A04    LDR	R2, [SP, #16]
0x40676	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 502 :: 		
0x40678	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x4067A	0xB293    UXTH	R3, R2
;__Lib_Mmc_SDIO.c, 505 :: 		
0x4067C	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x4067E	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI57
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI58:
;__Lib_Mmc_SDIO.c, 508 :: 		
0x40680	0x20FF    MOVS	R0, #255
0x40682	0x4C09    LDR	R4, [PC, #36]
0x40684	0x6824    LDR	R4, [R4, #0]
0x40686	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 509 :: 		
0x40688	0x20FF    MOVS	R0, #255
0x4068A	0x4C07    LDR	R4, [PC, #28]
0x4068C	0x6824    LDR	R4, [R4, #0]
0x4068E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 511 :: 		
0x40690	0xF001FD5C  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 514 :: 		
0x40694	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 515 :: 		
L_end_Mmc_Read_Sector_SPI:
0x40696	0xF8DDE000  LDR	LR, [SP, #0]
0x4069A	0xB005    ADD	SP, SP, #20
0x4069C	0x4770    BX	LR
0x4069E	0xBF00    NOP
0x406A0	0x02AA2000  	__Lib_Mmc_SDIO_cardType+0
0x406A4	0x0B182000  	_MMC_Timeout_Ptr+0
0x406A8	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready:
;__Lib_Mmc_SDIO.c, 227 :: 		
0x40000	0xB082    SUB	SP, SP, #8
0x40002	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 229 :: 		
0x40006	0x4810    LDR	R0, [PC, #64]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x40008	0x6801    LDR	R1, [R0, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 230 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready3:
;__Lib_Mmc_SDIO.c, 231 :: 		
; timeout start address is: 4 (R1)
0x4000A	0xF8AD1004  STRH	R1, [SP, #4]
0x4000E	0x20FF    MOVS	R0, #255
0x40010	0x4C0E    LDR	R4, [PC, #56]
0x40012	0x6824    LDR	R4, [R4, #0]
0x40014	0x47A0    BLX	R4
0x40016	0xF8BD1004  LDRH	R1, [SP, #4]
; response_spi start address is: 8 (R2)
0x4001A	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 232 :: 		
0x4001C	0x1E48    SUBS	R0, R1, #1
0x4001E	0xB281    UXTH	R1, R0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 233 :: 		
0x40020	0x480B    LDR	R0, [PC, #44]
0x40022	0x7800    LDRB	R0, [R0, #0]
0x40024	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready6
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 235 :: 		
; timeout start address is: 4 (R1)
0x40026	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready7
; response_spi end address is: 8 (R2)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 237 :: 		
0x40028	0x2002    MOVS	R0, #2
0x4002A	0x4C0A    LDR	R4, [PC, #40]
0x4002C	0x6824    LDR	R4, [R4, #0]
0x4002E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 238 :: 		
0x40030	0x2001    MOVS	R0, #1
0x40032	0xE004    B	L_end_Mmc_Wait_Data_Ready
;__Lib_Mmc_SDIO.c, 239 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready7:
;__Lib_Mmc_SDIO.c, 240 :: 		
; timeout start address is: 4 (R1)
; response_spi start address is: 8 (R2)
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready6:
;__Lib_Mmc_SDIO.c, 241 :: 		
0x40034	0x2AFE    CMP	R2, #254
0x40036	0xD002    BEQ	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready404
; response_spi end address is: 8 (R2)
0x40038	0x2900    CMP	R1, #0
0x4003A	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready403
; timeout end address is: 4 (R1)
0x4003C	0xE7E5    B	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready3
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready404:
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready403:
;__Lib_Mmc_SDIO.c, 242 :: 		
L_end_Mmc_Wait_Data_Ready:
0x4003E	0xF8DDE000  LDR	LR, [SP, #0]
0x40042	0xB002    ADD	SP, SP, #8
0x40044	0x4770    BX	LR
0x40046	0xBF00    NOP
0x40048	0x02B42000  	_delay_time_spi+0
0x4004C	0x0B142000  	_SPI_Rd_Ptr+0
0x40050	0x02A92000  	_set_timeout_on+0
0x40054	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Wait_Data_Ready
__Lib_Mmc_SDIO_Mmc_Write_Sector_SPI:
;__Lib_Mmc_SDIO.c, 527 :: 		
; sector start address is: 0 (R0)
0x406C4	0xB083    SUB	SP, SP, #12
0x406C6	0xF8CDE000  STR	LR, [SP, #0]
0x406CA	0x4603    MOV	R3, R0
0x406CC	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 531 :: 		
0x406CE	0xF001FD51  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 533 :: 		
0x406D2	0x4A2C    LDR	R2, [PC, #176]
0x406D4	0x7812    LDRB	R2, [R2, #0]
0x406D6	0x2A04    CMP	R2, #4
0x406D8	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI60
;__Lib_Mmc_SDIO.c, 534 :: 		
; byte_start start address is: 0 (R0)
0x406DA	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x406DC	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI61
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI60:
;__Lib_Mmc_SDIO.c, 536 :: 		
; sector start address is: 12 (R3)
0x406DE	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI61:
;__Lib_Mmc_SDIO.c, 539 :: 		
; byte_start start address is: 0 (R0)
0x406E0	0x22FF    MOVS	R2, #255
0x406E2	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x406E4	0x2018    MOVS	R0, #24
0x406E6	0xF001FF77  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x406EA	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI62
;__Lib_Mmc_SDIO.c, 541 :: 		
0x406EC	0xF001FD2E  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 542 :: 		
0x406F0	0x2002    MOVS	R0, #2
0x406F2	0x4C25    LDR	R4, [PC, #148]
0x406F4	0x6824    LDR	R4, [R4, #0]
0x406F6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 543 :: 		
0x406F8	0x2001    MOVS	R0, #1
0x406FA	0xE03E    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 544 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI62:
;__Lib_Mmc_SDIO.c, 548 :: 		
0x406FC	0x20FF    MOVS	R0, #255
0x406FE	0x4C23    LDR	R4, [PC, #140]
0x40700	0x6824    LDR	R4, [R4, #0]
0x40702	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 549 :: 		
0x40704	0x20FF    MOVS	R0, #255
0x40706	0x4C21    LDR	R4, [PC, #132]
0x40708	0x6824    LDR	R4, [R4, #0]
0x4070A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 552 :: 		
0x4070C	0x20FE    MOVS	R0, #254
0x4070E	0x4C1F    LDR	R4, [PC, #124]
0x40710	0x6824    LDR	R4, [R4, #0]
0x40712	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 555 :: 		
; i start address is: 0 (R0)
0x40714	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI63:
; i start address is: 0 (R0)
0x40716	0xF24012FF  MOVW	R2, #511
0x4071A	0x4290    CMP	R0, R2
0x4071C	0xD80F    BHI	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI64
;__Lib_Mmc_SDIO.c, 556 :: 		
0x4071E	0x9A02    LDR	R2, [SP, #8]
0x40720	0x1812    ADDS	R2, R2, R0
0x40722	0x7812    LDRB	R2, [R2, #0]
0x40724	0xB2D4    UXTB	R4, R2
0x40726	0xF8AD0004  STRH	R0, [SP, #4]
0x4072A	0xB2A0    UXTH	R0, R4
0x4072C	0x4C17    LDR	R4, [PC, #92]
0x4072E	0x6824    LDR	R4, [R4, #0]
0x40730	0x47A0    BLX	R4
0x40732	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 555 :: 		
0x40736	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x40738	0xB291    UXTH	R1, R2
;__Lib_Mmc_SDIO.c, 557 :: 		
0x4073A	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x4073C	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI63
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI64:
;__Lib_Mmc_SDIO.c, 560 :: 		
0x4073E	0x20FF    MOVS	R0, #255
0x40740	0x4C12    LDR	R4, [PC, #72]
0x40742	0x6824    LDR	R4, [R4, #0]
0x40744	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 561 :: 		
0x40746	0x20FF    MOVS	R0, #255
0x40748	0x4C10    LDR	R4, [PC, #64]
0x4074A	0x6824    LDR	R4, [R4, #0]
0x4074C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 564 :: 		
0x4074E	0x20FF    MOVS	R0, #255
0x40750	0x4C0E    LDR	R4, [PC, #56]
0x40752	0x6824    LDR	R4, [R4, #0]
0x40754	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 565 :: 		
0x40756	0xF000021F  AND	R2, R0, #31
0x4075A	0xB292    UXTH	R2, R2
;__Lib_Mmc_SDIO.c, 566 :: 		
0x4075C	0x2A05    CMP	R2, #5
0x4075E	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI66
;__Lib_Mmc_SDIO.c, 568 :: 		
0x40760	0xF001FCF4  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 569 :: 		
0x40764	0x2003    MOVS	R0, #3
0x40766	0x4C08    LDR	R4, [PC, #32]
0x40768	0x6824    LDR	R4, [R4, #0]
0x4076A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 570 :: 		
0x4076C	0x2002    MOVS	R0, #2
0x4076E	0xE004    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 571 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI66:
;__Lib_Mmc_SDIO.c, 573 :: 		
0x40770	0xF001FE0E  BL	__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free+0
;__Lib_Mmc_SDIO.c, 575 :: 		
0x40774	0xF001FCEA  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 578 :: 		
0x40778	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 579 :: 		
L_end_Mmc_Write_Sector_SPI:
0x4077A	0xF8DDE000  LDR	LR, [SP, #0]
0x4077E	0xB003    ADD	SP, SP, #12
0x40780	0x4770    BX	LR
0x40782	0xBF00    NOP
0x40784	0x02AA2000  	__Lib_Mmc_SDIO_cardType+0
0x40788	0x0B182000  	_MMC_Timeout_Ptr+0
0x4078C	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Write_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2205 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x40400	0xB082    SUB	SP, SP, #8
0x40402	0xF8CDE000  STR	LR, [SP, #0]
0x40406	0x4605    MOV	R5, R0
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 20 (R5)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2207 :: 		
;__Lib_Mmc_SDIO.c, 2208 :: 		
;__Lib_Mmc_SDIO.c, 2211 :: 		
; tempbuff start address is: 16 (R4)
0x40408	0x460C    MOV	R4, R1
;__Lib_Mmc_SDIO.c, 2213 :: 		
0x4040A	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO265
; sector end address is: 20 (R5)
; dbuff end address is: 4 (R1)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2215 :: 		
0x4040C	0x2001    MOVS	R0, #1
0x4040E	0xE0DB    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2216 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO265:
;__Lib_Mmc_SDIO.c, 2219 :: 		
; tempbuff start address is: 16 (R4)
; sector start address is: 20 (R5)
0x40410	0x4B6F    LDR	R3, [PC, #444]
0x40412	0x4A70    LDR	R2, [PC, #448]
0x40414	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2220 :: 		
0x40416	0x2300    MOVS	R3, #0
0x40418	0x4A6F    LDR	R2, [PC, #444]
0x4041A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2221 :: 		
0x4041C	0xF04F0300  MOV	R3, #0
0x40420	0x4A6E    LDR	R2, [PC, #440]
0x40422	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2222 :: 		
0x40424	0xF04F0300  MOV	R3, #0
0x40428	0x4A6D    LDR	R2, [PC, #436]
0x4042A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2223 :: 		
0x4042C	0xF04F0300  MOV	R3, #0
0x40430	0x4A6C    LDR	R2, [PC, #432]
0x40432	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2224 :: 		
0x40434	0xF04F0300  MOV	R3, #0
0x40438	0x4A6B    LDR	R2, [PC, #428]
0x4043A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2225 :: 		
0x4043C	0x4865    LDR	R0, [PC, #404]
0x4043E	0xF7FFFFB5  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2226 :: 		
0x40442	0x2000    MOVS	R0, #0
0x40444	0xF7FFFE08  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2228 :: 		
0x40448	0x4A68    LDR	R2, [PC, #416]
0x4044A	0x6812    LDR	R2, [R2, #0]
0x4044C	0xF0027200  AND	R2, R2, #33554432
0x40450	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO266
; sector end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2230 :: 		
0x40452	0x2001    MOVS	R0, #1
0x40454	0xE0B8    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2231 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO266:
;__Lib_Mmc_SDIO.c, 2233 :: 		
; tempbuff start address is: 16 (R4)
; sector start address is: 20 (R5)
0x40456	0x4A66    LDR	R2, [PC, #408]
0x40458	0x6812    LDR	R2, [R2, #0]
0x4045A	0x2A02    CMP	R2, #2
0x4045C	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO267
;__Lib_Mmc_SDIO.c, 2235 :: 		
; addr start address is: 0 (R0)
0x4045E	0x4628    MOV	R0, R5
; sector end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2236 :: 		
0x40460	0x4605    MOV	R5, R0
; addr end address is: 0 (R0)
0x40462	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO268
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO267:
;__Lib_Mmc_SDIO.c, 2238 :: 		
; sector start address is: 20 (R5)
0x40464	0x026D    LSLS	R5, R5, #9
; sector end address is: 20 (R5)
; addr start address is: 20 (R5)
; addr end address is: 20 (R5)
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO268:
;__Lib_Mmc_SDIO.c, 2241 :: 		
; addr start address is: 20 (R5)
0x40466	0xF2402300  MOVW	R3, #512
0x4046A	0x4A62    LDR	R2, [PC, #392]
0x4046C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2242 :: 		
0x4046E	0x2310    MOVS	R3, #16
0x40470	0x4A61    LDR	R2, [PC, #388]
0x40472	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2243 :: 		
0x40474	0xF04F0340  MOV	R3, #64
0x40478	0x4A60    LDR	R2, [PC, #384]
0x4047A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2244 :: 		
0x4047C	0xF04F0300  MOV	R3, #0
0x40480	0x4A5F    LDR	R2, [PC, #380]
0x40482	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2245 :: 		
0x40484	0xF44F6380  MOV	R3, #1024
0x40488	0x4A5E    LDR	R2, [PC, #376]
0x4048A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2246 :: 		
0x4048C	0x4859    LDR	R0, [PC, #356]
0x4048E	0xF000FCD1  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2248 :: 		
0x40492	0x2010    MOVS	R0, #16
0x40494	0xF000FD04  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 24 (R6)
0x40498	0xB2C6    UXTB	R6, R0
;__Lib_Mmc_SDIO.c, 2250 :: 		
0x4049A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO269
; addr end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2252 :: 		
0x4049C	0xB2F0    UXTB	R0, R6
; errorstatus end address is: 24 (R6)
0x4049E	0xE093    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2253 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO269:
;__Lib_Mmc_SDIO.c, 2255 :: 		
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 24 (R6)
; addr start address is: 20 (R5)
0x404A0	0x4B4B    LDR	R3, [PC, #300]
0x404A2	0x4A4C    LDR	R2, [PC, #304]
0x404A4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2256 :: 		
0x404A6	0xF2402300  MOVW	R3, #512
0x404AA	0x4A4B    LDR	R2, [PC, #300]
0x404AC	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2257 :: 		
0x404AE	0x2390    MOVS	R3, #144
0x404B0	0x4A4A    LDR	R2, [PC, #296]
0x404B2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2258 :: 		
0x404B4	0xF04F0302  MOV	R3, #2
0x404B8	0x4A49    LDR	R2, [PC, #292]
0x404BA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2259 :: 		
0x404BC	0xF04F0300  MOV	R3, #0
0x404C0	0x4A48    LDR	R2, [PC, #288]
0x404C2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2260 :: 		
0x404C4	0xF04F0301  MOV	R3, #1
0x404C8	0x4A47    LDR	R2, [PC, #284]
0x404CA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2261 :: 		
0x404CC	0x4841    LDR	R0, [PC, #260]
0x404CE	0xF7FFFF6D  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2263 :: 		
0x404D2	0xF2402300  MOVW	R3, #512
0x404D6	0x4A4C    LDR	R2, [PC, #304]
0x404D8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2266 :: 		
0x404DA	0x4A46    LDR	R2, [PC, #280]
0x404DC	0x6015    STR	R5, [R2, #0]
; addr end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2267 :: 		
0x404DE	0x2311    MOVS	R3, #17
0x404E0	0x4A45    LDR	R2, [PC, #276]
0x404E2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2268 :: 		
0x404E4	0xF04F0340  MOV	R3, #64
0x404E8	0x4A44    LDR	R2, [PC, #272]
0x404EA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2269 :: 		
0x404EC	0xF04F0300  MOV	R3, #0
0x404F0	0x4A43    LDR	R2, [PC, #268]
0x404F2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2270 :: 		
0x404F4	0xF44F6380  MOV	R3, #1024
0x404F8	0x4A42    LDR	R2, [PC, #264]
0x404FA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2271 :: 		
0x404FC	0x483D    LDR	R0, [PC, #244]
0x404FE	0xF000FC99  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2273 :: 		
0x40502	0x2011    MOVS	R0, #17
0x40504	0xF000FCCC  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x40508	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO270
; errorstatus end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2275 :: 		
0x4050A	0x2001    MOVS	R0, #1
0x4050C	0xE05C    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2276 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO270:
;__Lib_Mmc_SDIO.c, 2279 :: 		
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 24 (R6)
0x4050E	0x4625    MOV	R5, R4
; tempbuff end address is: 16 (R4)
0x40510	0xB2F4    UXTB	R4, R6
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO271:
; errorstatus end address is: 24 (R6)
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x40512	0x4A3E    LDR	R2, [PC, #248]
0x40514	0x6813    LDR	R3, [R2, #0]
0x40516	0x4A3E    LDR	R2, [PC, #248]
0x40518	0xEA030202  AND	R2, R3, R2, LSL #0
0x4051C	0xB9C2    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO272
;__Lib_Mmc_SDIO.c, 2281 :: 		
0x4051E	0xF44F4000  MOV	R0, #32768
0x40522	0xF000F97D  BL	_SDIO_GetFlagStatus+0
0x40526	0xB190    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO465
;__Lib_Mmc_SDIO.c, 2283 :: 		
; count start address is: 12 (R3)
0x40528	0x2300    MOVS	R3, #0
; count end address is: 12 (R3)
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
0x4052A	0xB2E1    UXTB	R1, R4
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO274:
; count start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; errorstatus start address is: 4 (R1)
0x4052C	0x2B08    CMP	R3, #8
0x4052E	0xD208    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO275
;__Lib_Mmc_SDIO.c, 2285 :: 		
0x40530	0x009A    LSLS	R2, R3, #2
0x40532	0x18AA    ADDS	R2, R5, R2
0x40534	0x9201    STR	R2, [SP, #4]
0x40536	0xF7FFFDA1  BL	_SDIO_ReadData+0
0x4053A	0x9A01    LDR	R2, [SP, #4]
0x4053C	0x6010    STR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 2283 :: 		
0x4053E	0x1C5B    ADDS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 2286 :: 		
; count end address is: 12 (R3)
0x40540	0xE7F4    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO274
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO275:
;__Lib_Mmc_SDIO.c, 2287 :: 		
0x40542	0xF2050220  ADDW	R2, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
0x40546	0x4610    MOV	R0, R2
; errorstatus end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
0x40548	0xB2CC    UXTB	R4, R1
0x4054A	0x4605    MOV	R5, R0
;__Lib_Mmc_SDIO.c, 2288 :: 		
0x4054C	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO273
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO465:
;__Lib_Mmc_SDIO.c, 2281 :: 		
;__Lib_Mmc_SDIO.c, 2288 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO273:
;__Lib_Mmc_SDIO.c, 2289 :: 		
; tempbuff start address is: 20 (R5)
; errorstatus start address is: 16 (R4)
0x4054E	0xE7E0    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO271
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO272:
;__Lib_Mmc_SDIO.c, 2291 :: 		
0x40550	0xF04F0008  MOV	R0, #8
0x40554	0xF000F964  BL	_SDIO_GetFlagStatus+0
0x40558	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO277
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2293 :: 		
0x4055A	0xF04F0008  MOV	R0, #8
0x4055E	0xF000F957  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2294 :: 		
0x40562	0x2001    MOVS	R0, #1
0x40564	0xE030    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2295 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO277:
;__Lib_Mmc_SDIO.c, 2296 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x40566	0xF04F0002  MOV	R0, #2
0x4056A	0xF000F959  BL	_SDIO_GetFlagStatus+0
0x4056E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO279
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2298 :: 		
0x40570	0xF04F0002  MOV	R0, #2
0x40574	0xF000F94C  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2299 :: 		
0x40578	0x2001    MOVS	R0, #1
0x4057A	0xE025    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2300 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO279:
;__Lib_Mmc_SDIO.c, 2301 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x4057C	0xF04F0020  MOV	R0, #32
0x40580	0xF000F94E  BL	_SDIO_GetFlagStatus+0
0x40584	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO281
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2303 :: 		
0x40586	0xF04F0020  MOV	R0, #32
0x4058A	0xF000F941  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2304 :: 		
0x4058E	0x2001    MOVS	R0, #1
0x40590	0xE01A    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2305 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO281:
;__Lib_Mmc_SDIO.c, 2306 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x40592	0xF44F7000  MOV	R0, #512
0x40596	0xF000F943  BL	_SDIO_GetFlagStatus+0
0x4059A	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO283
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2308 :: 		
0x4059C	0xF44F7000  MOV	R0, #512
0x405A0	0xF000F936  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2309 :: 		
0x405A4	0x2001    MOVS	R0, #1
0x405A6	0xE00F    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2310 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO283:
;__Lib_Mmc_SDIO.c, 2311 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x405A8	0xB2E3    UXTB	R3, R4
; errorstatus end address is: 16 (R4)
0x405AA	0x462C    MOV	R4, R5
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO284:
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x405AC	0xF44F1000  MOV	R0, #2097152
0x405B0	0xF000F936  BL	_SDIO_GetFlagStatus+0
0x405B4	0xB120    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO285
;__Lib_Mmc_SDIO.c, 2313 :: 		
0x405B6	0xF7FFFD61  BL	_SDIO_ReadData+0
0x405BA	0x6020    STR	R0, [R4, #0]
;__Lib_Mmc_SDIO.c, 2314 :: 		
0x405BC	0x1D24    ADDS	R4, R4, #4
;__Lib_Mmc_SDIO.c, 2315 :: 		
; tempbuff end address is: 16 (R4)
0x405BE	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO284
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO285:
;__Lib_Mmc_SDIO.c, 2318 :: 		
0x405C0	0x4814    LDR	R0, [PC, #80]
0x405C2	0xF000F925  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2320 :: 		
0x405C6	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2321 :: 		
L_end_Mmc_Read_Sector_SDIO:
0x405C8	0xF8DDE000  LDR	LR, [SP, #0]
0x405CC	0xB002    ADD	SP, SP, #8
0x405CE	0x4770    BX	LR
0x405D0	0xFFFF000F  	#1048575
0x405D4	0x0B402000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x405D8	0x0B442000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x405DC	0x0B482000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x405E0	0x0B4C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x405E4	0x0B502000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x405E8	0x0B542000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x405EC	0x2C144001  	SDIO_RESP1+0
0x405F0	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x405F4	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x405F8	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x405FC	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x40600	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x40604	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x40608	0x02B02000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x4060C	0x2C344001  	SDIO_STA+0
0x40610	0x062A0000  	#1578
0x40614	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO
_SDIO_DMACmd:
;__Lib_SDIO.c, 1016 :: 		
; newState start address is: 0 (R0)
0x40058	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 1018 :: 		
0x4005A	0x4A03    LDR	R2, [PC, #12]
0x4005C	0x6811    LDR	R1, [R2, #0]
0x4005E	0xF36001C3  BFI	R1, R0, #3, #1
; newState end address is: 0 (R0)
0x40062	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 1020 :: 		
L_end_SDIO_DMACmd:
0x40064	0xB001    ADD	SP, SP, #4
0x40066	0x4770    BX	LR
0x40068	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_DMACmd
__Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2327 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x4008C	0xB084    SUB	SP, SP, #16
0x4008E	0xF8CDE000  STR	LR, [SP, #0]
0x40092	0x4606    MOV	R6, R0
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 24 (R6)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2328 :: 		
;__Lib_Mmc_SDIO.c, 2329 :: 		
0x40094	0x2200    MOVS	R2, #0
0x40096	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_Mmc_SDIO.c, 2330 :: 		
; bytestransferred start address is: 16 (R4)
0x4009A	0xF04F0400  MOV	R4, #0
;__Lib_Mmc_SDIO.c, 2331 :: 		
;__Lib_Mmc_SDIO.c, 2335 :: 		
; tempbuff start address is: 20 (R5)
0x4009E	0x460D    MOV	R5, R1
;__Lib_Mmc_SDIO.c, 2337 :: 		
0x400A0	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO286
; sector end address is: 24 (R6)
; dbuff end address is: 4 (R1)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2339 :: 		
0x400A2	0x2001    MOVS	R0, #1
0x400A4	0xE157    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2340 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO286:
;__Lib_Mmc_SDIO.c, 2342 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; sector start address is: 24 (R6)
0x400A6	0x4BAD    LDR	R3, [PC, #692]
0x400A8	0x4AAD    LDR	R2, [PC, #692]
0x400AA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2343 :: 		
0x400AC	0x2300    MOVS	R3, #0
0x400AE	0x4AAD    LDR	R2, [PC, #692]
0x400B0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2344 :: 		
0x400B2	0xF04F0300  MOV	R3, #0
0x400B6	0x4AAC    LDR	R2, [PC, #688]
0x400B8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2345 :: 		
0x400BA	0xF04F0300  MOV	R3, #0
0x400BE	0x4AAB    LDR	R2, [PC, #684]
0x400C0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2346 :: 		
0x400C2	0xF04F0300  MOV	R3, #0
0x400C6	0x4AAA    LDR	R2, [PC, #680]
0x400C8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2347 :: 		
0x400CA	0xF04F0300  MOV	R3, #0
0x400CE	0x4AA9    LDR	R2, [PC, #676]
0x400D0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2348 :: 		
0x400D2	0x48A3    LDR	R0, [PC, #652]
0x400D4	0xF000F96A  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2349 :: 		
0x400D8	0x2000    MOVS	R0, #0
0x400DA	0xF7FFFFBD  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2351 :: 		
0x400DE	0x4AA6    LDR	R2, [PC, #664]
0x400E0	0x6812    LDR	R2, [R2, #0]
0x400E2	0xF0027200  AND	R2, R2, #33554432
0x400E6	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO287
; sector end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2353 :: 		
0x400E8	0x2001    MOVS	R0, #1
0x400EA	0xE134    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2354 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO287:
;__Lib_Mmc_SDIO.c, 2355 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; sector start address is: 24 (R6)
0x400EC	0x4AA3    LDR	R2, [PC, #652]
0x400EE	0x6812    LDR	R2, [R2, #0]
0x400F0	0x2A02    CMP	R2, #2
0x400F2	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO288
;__Lib_Mmc_SDIO.c, 2357 :: 		
; addr start address is: 0 (R0)
0x400F4	0x4630    MOV	R0, R6
; sector end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2358 :: 		
0x400F6	0x4606    MOV	R6, R0
; addr end address is: 0 (R0)
0x400F8	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO289
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO288:
;__Lib_Mmc_SDIO.c, 2360 :: 		
; sector start address is: 24 (R6)
0x400FA	0x0276    LSLS	R6, R6, #9
; sector end address is: 24 (R6)
; addr start address is: 24 (R6)
; addr end address is: 24 (R6)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO289:
;__Lib_Mmc_SDIO.c, 2365 :: 		
; addr start address is: 24 (R6)
0x400FC	0xF2402300  MOVW	R3, #512
0x40100	0x4A9F    LDR	R2, [PC, #636]
0x40102	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2366 :: 		
0x40104	0x2310    MOVS	R3, #16
0x40106	0x4A9F    LDR	R2, [PC, #636]
0x40108	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2367 :: 		
0x4010A	0xF04F0340  MOV	R3, #64
0x4010E	0x4A9E    LDR	R2, [PC, #632]
0x40110	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2368 :: 		
0x40112	0xF04F0300  MOV	R3, #0
0x40116	0x4A9D    LDR	R2, [PC, #628]
0x40118	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2369 :: 		
0x4011A	0xF44F6380  MOV	R3, #1024
0x4011E	0x4A9C    LDR	R2, [PC, #624]
0x40120	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2370 :: 		
0x40122	0x4897    LDR	R0, [PC, #604]
0x40124	0xF000FE86  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2372 :: 		
0x40128	0x2010    MOVS	R0, #16
0x4012A	0xF000FEB9  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x4012E	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO290
; addr end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2374 :: 		
0x40130	0x2001    MOVS	R0, #1
0x40132	0xE110    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2375 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO290:
;__Lib_Mmc_SDIO.c, 2378 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; addr start address is: 24 (R6)
0x40134	0x4A97    LDR	R2, [PC, #604]
0x40136	0x6812    LDR	R2, [R2, #0]
0x40138	0x0413    LSLS	R3, R2, #16
0x4013A	0x4A91    LDR	R2, [PC, #580]
0x4013C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2379 :: 		
0x4013E	0x230D    MOVS	R3, #13
0x40140	0x4A90    LDR	R2, [PC, #576]
0x40142	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2380 :: 		
0x40144	0xF04F0340  MOV	R3, #64
0x40148	0x4A8F    LDR	R2, [PC, #572]
0x4014A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2381 :: 		
0x4014C	0xF04F0300  MOV	R3, #0
0x40150	0x4A8E    LDR	R2, [PC, #568]
0x40152	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2382 :: 		
0x40154	0xF44F6380  MOV	R3, #1024
0x40158	0x4A8D    LDR	R2, [PC, #564]
0x4015A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2383 :: 		
0x4015C	0x4888    LDR	R0, [PC, #544]
0x4015E	0xF000FE69  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2385 :: 		
0x40162	0x200D    MOVS	R0, #13
0x40164	0xF000FE9C  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x40168	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO291
; addr end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2387 :: 		
0x4016A	0x2001    MOVS	R0, #1
0x4016C	0xE0F3    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2388 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO291:
;__Lib_Mmc_SDIO.c, 2390 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; addr start address is: 24 (R6)
0x4016E	0x4A82    LDR	R2, [PC, #520]
; cardstatus start address is: 4 (R1)
0x40170	0x6811    LDR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2391 :: 		
; timeout start address is: 0 (R0)
0x40172	0x487A    LDR	R0, [PC, #488]
; addr end address is: 24 (R6)
; timeout end address is: 0 (R0)
; cardstatus end address is: 4 (R1)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
0x40174	0x9601    STR	R6, [SP, #4]
0x40176	0x4626    MOV	R6, R4
0x40178	0x9C01    LDR	R4, [SP, #4]
;__Lib_Mmc_SDIO.c, 2393 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO292:
; timeout start address is: 0 (R0)
; cardstatus start address is: 4 (R1)
; addr start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x4017A	0xF4017280  AND	R2, R1, #256
; cardstatus end address is: 4 (R1)
0x4017E	0x2A00    CMP	R2, #0
0x40180	0xD124    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO470
0x40182	0x2800    CMP	R0, #0
0x40184	0xD922    BLS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO469
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO468:
;__Lib_Mmc_SDIO.c, 2395 :: 		
0x40186	0x1E42    SUBS	R2, R0, #1
; timeout end address is: 0 (R0)
; timeout start address is: 28 (R7)
0x40188	0x4617    MOV	R7, R2
;__Lib_Mmc_SDIO.c, 2396 :: 		
0x4018A	0x4A82    LDR	R2, [PC, #520]
0x4018C	0x6812    LDR	R2, [R2, #0]
0x4018E	0x0413    LSLS	R3, R2, #16
0x40190	0x4A7B    LDR	R2, [PC, #492]
0x40192	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2397 :: 		
0x40194	0x230D    MOVS	R3, #13
0x40196	0x4A7B    LDR	R2, [PC, #492]
0x40198	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2398 :: 		
0x4019A	0xF04F0340  MOV	R3, #64
0x4019E	0x4A7A    LDR	R2, [PC, #488]
0x401A0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2399 :: 		
0x401A2	0xF04F0300  MOV	R3, #0
0x401A6	0x4A79    LDR	R2, [PC, #484]
0x401A8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2400 :: 		
0x401AA	0xF44F6380  MOV	R3, #1024
0x401AE	0x4A78    LDR	R2, [PC, #480]
0x401B0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2401 :: 		
0x401B2	0x4873    LDR	R0, [PC, #460]
0x401B4	0xF000FE3E  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2403 :: 		
0x401B8	0x200D    MOVS	R0, #13
0x401BA	0xF000FE71  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x401BE	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO296
; addr end address is: 16 (R4)
; bytestransferred end address is: 24 (R6)
; timeout end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2405 :: 		
0x401C0	0x2001    MOVS	R0, #1
0x401C2	0xE0C8    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2406 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO296:
;__Lib_Mmc_SDIO.c, 2407 :: 		
; tempbuff start address is: 20 (R5)
; timeout start address is: 28 (R7)
; bytestransferred start address is: 24 (R6)
; addr start address is: 16 (R4)
0x401C4	0x4A6C    LDR	R2, [PC, #432]
; cardstatus start address is: 4 (R1)
0x401C6	0x6811    LDR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2408 :: 		
; timeout end address is: 28 (R7)
; cardstatus end address is: 4 (R1)
0x401C8	0x4638    MOV	R0, R7
0x401CA	0xE7D6    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO292
;__Lib_Mmc_SDIO.c, 2393 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO470:
; timeout start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO469:
;__Lib_Mmc_SDIO.c, 2410 :: 		
0x401CC	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO297
; timeout end address is: 0 (R0)
; addr end address is: 16 (R4)
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2412 :: 		
0x401CE	0x2001    MOVS	R0, #1
0x401D0	0xE0C1    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2413 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO297:
;__Lib_Mmc_SDIO.c, 2416 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
; addr start address is: 16 (R4)
0x401D2	0x4A6B    LDR	R2, [PC, #428]
0x401D4	0x6014    STR	R4, [R2, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2417 :: 		
0x401D6	0x2318    MOVS	R3, #24
0x401D8	0x4A6A    LDR	R2, [PC, #424]
0x401DA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2418 :: 		
0x401DC	0xF04F0340  MOV	R3, #64
0x401E0	0x4A69    LDR	R2, [PC, #420]
0x401E2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2419 :: 		
0x401E4	0xF04F0300  MOV	R3, #0
0x401E8	0x4A68    LDR	R2, [PC, #416]
0x401EA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2420 :: 		
0x401EC	0xF44F6380  MOV	R3, #1024
0x401F0	0x4A67    LDR	R2, [PC, #412]
0x401F2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2421 :: 		
0x401F4	0x4862    LDR	R0, [PC, #392]
0x401F6	0xF000FE1D  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2423 :: 		
0x401FA	0x2018    MOVS	R0, #24
0x401FC	0xF000FE50  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x40200	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO298
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2425 :: 		
0x40202	0x2001    MOVS	R0, #1
0x40204	0xE0A7    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2426 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO298:
;__Lib_Mmc_SDIO.c, 2428 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x40206	0xF2402300  MOVW	R3, #512
0x4020A	0x4A63    LDR	R2, [PC, #396]
0x4020C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2430 :: 		
0x4020E	0x4B53    LDR	R3, [PC, #332]
0x40210	0x4A53    LDR	R2, [PC, #332]
0x40212	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2431 :: 		
0x40214	0xF2402300  MOVW	R3, #512
0x40218	0x4A52    LDR	R2, [PC, #328]
0x4021A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2432 :: 		
0x4021C	0x2390    MOVS	R3, #144
0x4021E	0x4A52    LDR	R2, [PC, #328]
0x40220	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2433 :: 		
0x40222	0xF04F0300  MOV	R3, #0
0x40226	0x4A51    LDR	R2, [PC, #324]
0x40228	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2434 :: 		
0x4022A	0xF04F0300  MOV	R3, #0
0x4022E	0x4A50    LDR	R2, [PC, #320]
0x40230	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2435 :: 		
0x40232	0xF04F0301  MOV	R3, #1
0x40236	0x4A4F    LDR	R2, [PC, #316]
0x40238	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2436 :: 		
0x4023A	0x4849    LDR	R0, [PC, #292]
0x4023C	0xF000F8B6  BL	_SDIO_DataConfig+0
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
0x40240	0x4634    MOV	R4, R6
;__Lib_Mmc_SDIO.c, 2438 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO299:
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x40242	0x4A56    LDR	R2, [PC, #344]
0x40244	0x6813    LDR	R3, [R2, #0]
0x40246	0x4A56    LDR	R2, [PC, #344]
0x40248	0xEA030202  AND	R2, R3, R2, LSL #0
0x4024C	0x2A00    CMP	R2, #0
0x4024E	0xD13E    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO300
;__Lib_Mmc_SDIO.c, 2440 :: 		
0x40250	0xF44F4080  MOV	R0, #16384
0x40254	0xF000FAE4  BL	_SDIO_GetFlagStatus+0
0x40258	0x2800    CMP	R0, #0
0x4025A	0xD037    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO474
;__Lib_Mmc_SDIO.c, 2442 :: 		
0x4025C	0x4A4E    LDR	R2, [PC, #312]
0x4025E	0x6812    LDR	R2, [R2, #0]
0x40260	0x1B12    SUB	R2, R2, R4
0x40262	0x2A20    CMP	R2, #32
0x40264	0xD220    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO302
;__Lib_Mmc_SDIO.c, 2444 :: 		
0x40266	0x4A4C    LDR	R2, [PC, #304]
0x40268	0x6812    LDR	R2, [R2, #0]
0x4026A	0x1B12    SUB	R2, R2, R4
0x4026C	0xF0020203  AND	R2, R2, #3
0x40270	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO303
0x40272	0x4A49    LDR	R2, [PC, #292]
0x40274	0x6812    LDR	R2, [R2, #0]
0x40276	0x1B12    SUB	R2, R2, R4
0x40278	0x0892    LSRS	R2, R2, #2
0x4027A	0x9202    STR	R2, [SP, #8]
0x4027C	0xE005    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO304
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO303:
0x4027E	0x4A46    LDR	R2, [PC, #280]
0x40280	0x6812    LDR	R2, [R2, #0]
0x40282	0x1B12    SUB	R2, R2, R4
0x40284	0x0892    LSRS	R2, R2, #2
0x40286	0x1C52    ADDS	R2, R2, #1
0x40288	0x9202    STR	R2, [SP, #8]
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO304:
; restwords start address is: 12 (R3)
0x4028A	0x9B02    LDR	R3, [SP, #8]
;__Lib_Mmc_SDIO.c, 2446 :: 		
; count start address is: 24 (R6)
0x4028C	0x2600    MOVS	R6, #0
; restwords end address is: 12 (R3)
; count end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO305:
; count start address is: 24 (R6)
; restwords start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
0x4028E	0x429E    CMP	R6, R3
0x40290	0xD207    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO306
;__Lib_Mmc_SDIO.c, 2448 :: 		
0x40292	0x682A    LDR	R2, [R5, #0]
0x40294	0x4610    MOV	R0, R2
0x40296	0xF7FFFEE9  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2446 :: 		
0x4029A	0x1C76    ADDS	R6, R6, #1
0x4029C	0x1D2D    ADDS	R5, R5, #4
0x4029E	0x1D24    ADDS	R4, R4, #4
;__Lib_Mmc_SDIO.c, 2449 :: 		
; restwords end address is: 12 (R3)
; count end address is: 24 (R6)
0x402A0	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO305
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO306:
;__Lib_Mmc_SDIO.c, 2450 :: 		
0x402A2	0x4628    MOV	R0, R5
0x402A4	0x4621    MOV	R1, R4
0x402A6	0xE00E    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO308
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO302:
;__Lib_Mmc_SDIO.c, 2453 :: 		
; count start address is: 12 (R3)
0x402A8	0x2300    MOVS	R3, #0
; count end address is: 12 (R3)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO309:
; count start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
0x402AA	0x2B08    CMP	R3, #8
0x402AC	0xD207    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO310
;__Lib_Mmc_SDIO.c, 2455 :: 		
0x402AE	0x009A    LSLS	R2, R3, #2
0x402B0	0x18AA    ADDS	R2, R5, R2
0x402B2	0x6812    LDR	R2, [R2, #0]
0x402B4	0x4610    MOV	R0, R2
0x402B6	0xF7FFFED9  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2453 :: 		
0x402BA	0x1C5B    ADDS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 2456 :: 		
; count end address is: 12 (R3)
0x402BC	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO309
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO310:
;__Lib_Mmc_SDIO.c, 2457 :: 		
0x402BE	0xF2050020  ADDW	R0, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2458 :: 		
0x402C2	0xF2040120  ADDW	R1, R4, #32
; bytestransferred end address is: 16 (R4)
; bytestransferred start address is: 4 (R1)
; bytestransferred end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2459 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO308:
;__Lib_Mmc_SDIO.c, 2460 :: 		
; bytestransferred start address is: 4 (R1)
; tempbuff start address is: 0 (R0)
0x402C6	0x460C    MOV	R4, R1
; bytestransferred end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
0x402C8	0x4605    MOV	R5, R0
0x402CA	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO301
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO474:
;__Lib_Mmc_SDIO.c, 2440 :: 		
;__Lib_Mmc_SDIO.c, 2460 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO301:
;__Lib_Mmc_SDIO.c, 2461 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
0x402CC	0xE7B9    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO299
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO300:
;__Lib_Mmc_SDIO.c, 2462 :: 		
0x402CE	0xF04F0008  MOV	R0, #8
0x402D2	0xF000FAA5  BL	_SDIO_GetFlagStatus+0
0x402D6	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO312
;__Lib_Mmc_SDIO.c, 2464 :: 		
0x402D8	0xF04F0008  MOV	R0, #8
0x402DC	0xF000FA98  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2465 :: 		
0x402E0	0x2001    MOVS	R0, #1
0x402E2	0xE038    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2466 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO312:
;__Lib_Mmc_SDIO.c, 2467 :: 		
0x402E4	0xF04F0002  MOV	R0, #2
0x402E8	0xF000FA9A  BL	_SDIO_GetFlagStatus+0
0x402EC	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO314
;__Lib_Mmc_SDIO.c, 2469 :: 		
0x402EE	0xF04F0002  MOV	R0, #2
0x402F2	0xF000FA8D  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2470 :: 		
0x402F6	0x2001    MOVS	R0, #1
0x402F8	0xE02D    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2471 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO314:
;__Lib_Mmc_SDIO.c, 2472 :: 		
0x402FA	0xF04F0010  MOV	R0, #16
0x402FE	0xF000FA8F  BL	_SDIO_GetFlagStatus+0
0x40302	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO316
;__Lib_Mmc_SDIO.c, 2474 :: 		
0x40304	0xF04F0010  MOV	R0, #16
0x40308	0xF000FA82  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2475 :: 		
0x4030C	0x2001    MOVS	R0, #1
0x4030E	0xE022    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2476 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO316:
;__Lib_Mmc_SDIO.c, 2477 :: 		
0x40310	0xF44F7000  MOV	R0, #512
0x40314	0xF000FA84  BL	_SDIO_GetFlagStatus+0
0x40318	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO318
;__Lib_Mmc_SDIO.c, 2479 :: 		
0x4031A	0xF44F7000  MOV	R0, #512
0x4031E	0xF000FA77  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2480 :: 		
0x40322	0x2001    MOVS	R0, #1
0x40324	0xE017    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2481 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO318:
;__Lib_Mmc_SDIO.c, 2484 :: 		
0x40326	0x481F    LDR	R0, [PC, #124]
0x40328	0xF000FA72  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2487 :: 		
0x4032C	0xAA03    ADD	R2, SP, #12
0x4032E	0x4610    MOV	R0, R2
0x40330	0xF001FC56  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x40334	0xB2C1    UXTB	R1, R0
; errorstatus end address is: 4 (R1)
0x40336	0xB2C8    UXTB	R0, R1
;__Lib_Mmc_SDIO.c, 2489 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO319:
; errorstatus start address is: 0 (R0)
0x40338	0xB968    CBNZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO473
0x4033A	0xF89D200C  LDRB	R2, [SP, #12]
0x4033E	0x2A07    CMP	R2, #7
0x40340	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO472
0x40342	0xF89D200C  LDRB	R2, [SP, #12]
0x40346	0x2A06    CMP	R2, #6
0x40348	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO471
0x4034A	0xE004    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO320
; errorstatus end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO472:
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO471:
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO466:
;__Lib_Mmc_SDIO.c, 2491 :: 		
0x4034C	0xAA03    ADD	R2, SP, #12
0x4034E	0x4610    MOV	R0, R2
0x40350	0xF001FC46  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2492 :: 		
0x40354	0xE7F0    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO319
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO320:
;__Lib_Mmc_SDIO.c, 2489 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO473:
;__Lib_Mmc_SDIO.c, 2494 :: 		
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2496 :: 		
L_end_Mmc_Write_Sector_SDIO:
0x40356	0xF8DDE000  LDR	LR, [SP, #0]
0x4035A	0xE025    B	#74
0x4035C	0xFFFF000F  	#1048575
0x40360	0x0B402000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x40364	0x0B442000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x40368	0x0B482000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x4036C	0x0B4C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x40370	0x0B502000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x40374	0x0B542000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x40378	0x2C144001  	SDIO_RESP1+0
0x4037C	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x40380	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x40384	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x40388	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x4038C	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x40390	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x40394	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
0x40398	0x02B02000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x4039C	0x2C344001  	SDIO_STA+0
0x403A0	0x061A0000  	#1562
0x403A4	0x05FF0000  	#1535
0x403A8	0xB004    ADD	SP, SP, #16
0x403AA	0x4770    BX	LR
; end of __Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO
_SDIO_WriteData:
;__Lib_SDIO.c, 788 :: 		
; dat start address is: 0 (R0)
0x4006C	0xB081    SUB	SP, SP, #4
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
;__Lib_SDIO.c, 790 :: 		
0x4006E	0x4902    LDR	R1, [PC, #8]
0x40070	0x6008    STR	R0, [R1, #0]
; dat end address is: 0 (R0)
;__Lib_SDIO.c, 791 :: 		
L_end_SDIO_WriteData:
0x40072	0xB001    ADD	SP, SP, #4
0x40074	0x4770    BX	LR
0x40076	0xBF00    NOP
0x40078	0x2C804001  	SDIO_FIFO+0
; end of _SDIO_WriteData
__Lib_FAT32_STM32_M3_M4_M7_UI16:
;__Lib_FAT32_STM32_M3_M4_M7.c, 94 :: 		
; a start address is: 0 (R0)
0x420F8	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 97 :: 		
0x420FA	0x1C41    ADDS	R1, R0, #1
0x420FC	0x7809    LDRB	R1, [R1, #0]
; result start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 98 :: 		
0x420FE	0x020A    LSLS	R2, R1, #8
0x42100	0xB292    UXTH	R2, R2
; result end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 99 :: 		
0x42102	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
0x42104	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 102 :: 		
0x42106	0xB288    UXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 103 :: 		
L_end_UI16:
0x42108	0xB001    ADD	SP, SP, #4
0x4210A	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI16
__Lib_FAT32_STM32_M3_M4_M7_UI8:
;__Lib_FAT32_STM32_M3_M4_M7.c, 85 :: 		
; a start address is: 0 (R0)
0x420EC	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 88 :: 		
0x420EE	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 89 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 91 :: 		
0x420F0	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 92 :: 		
L_end_UI8:
0x420F2	0xB001    ADD	SP, SP, #4
0x420F4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI8
__Lib_FAT32_STM32_M3_M4_M7_UI32:
;__Lib_FAT32_STM32_M3_M4_M7.c, 105 :: 		
; a start address is: 0 (R0)
0x4204C	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 108 :: 		
0x4204E	0x1CC1    ADDS	R1, R0, #3
0x42050	0x7809    LDRB	R1, [R1, #0]
; result start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 109 :: 		
0x42052	0x020A    LSLS	R2, R1, #8
; result end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 110 :: 		
0x42054	0x1C81    ADDS	R1, R0, #2
0x42056	0x7809    LDRB	R1, [R1, #0]
0x42058	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 111 :: 		
0x4205A	0x020A    LSLS	R2, R1, #8
;__Lib_FAT32_STM32_M3_M4_M7.c, 112 :: 		
0x4205C	0x1C41    ADDS	R1, R0, #1
0x4205E	0x7809    LDRB	R1, [R1, #0]
0x42060	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 113 :: 		
0x42062	0x020A    LSLS	R2, R1, #8
;__Lib_FAT32_STM32_M3_M4_M7.c, 114 :: 		
0x42064	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
0x42066	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 117 :: 		
0x42068	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 118 :: 		
L_end_UI32:
0x4206A	0xB001    ADD	SP, SP, #4
0x4206C	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI32
__Lib_FAT32_STM32_M3_M4_M7_PO2:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1111 :: 		
; n start address is: 0 (R0)
0x43C9C	0xB081    SUB	SP, SP, #4
; n end address is: 0 (R0)
; n start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1115 :: 		
; i start address is: 12 (R3)
0x43C9E	0x2301    MOVS	R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1116 :: 		
; po2 start address is: 8 (R2)
0x43CA0	0x2200    MOVS	R2, #0
; i end address is: 12 (R3)
; po2 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_PO2219:
; po2 start address is: 8 (R2)
; i start address is: 12 (R3)
; n start address is: 0 (R0)
; n end address is: 0 (R0)
0x43CA2	0x2A20    CMP	R2, #32
0x43CA4	0xDA09    BGE	L___Lib_FAT32_STM32_M3_M4_M7_PO2220
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1117 :: 		
; n start address is: 0 (R0)
0x43CA6	0xEA400103  ORR	R1, R0, R3, LSL #0
0x43CAA	0x4299    CMP	R1, R3
0x43CAC	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_PO2222
; n end address is: 0 (R0)
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1118 :: 		
0x43CAE	0xB250    SXTB	R0, R2
; po2 end address is: 8 (R2)
0x43CB0	0xE005    B	L_end_PO2
L___Lib_FAT32_STM32_M3_M4_M7_PO2222:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1119 :: 		
; po2 start address is: 8 (R2)
; i start address is: 12 (R3)
; n start address is: 0 (R0)
0x43CB2	0x005B    LSLS	R3, R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1116 :: 		
0x43CB4	0x1C52    ADDS	R2, R2, #1
0x43CB6	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1120 :: 		
; n end address is: 0 (R0)
; i end address is: 12 (R3)
; po2 end address is: 8 (R2)
0x43CB8	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_PO2219
L___Lib_FAT32_STM32_M3_M4_M7_PO2220:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1121 :: 		
0x43CBA	0x20FF    MOVS	R0, #-1
0x43CBC	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1122 :: 		
L_end_PO2:
0x43CBE	0xB001    ADD	SP, SP, #4
0x43CC0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_PO2
__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2074 :: 		
0x463BC	0xB088    SUB	SP, SP, #32
0x463BE	0xF8CDE000  STR	LR, [SP, #0]
0x463C2	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2084 :: 		
0x463C4	0x498C    LDR	R1, [PC, #560]
0x463C6	0x6809    LDR	R1, [R1, #0]
0x463C8	0xF1B13FFF  CMP	R1, #-1
0x463CC	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry512
;__Lib_FAT32_STM32_M3_M4_M7.c, 2085 :: 		
0x463CE	0x22F6    MOVS	R2, #-10
0x463D0	0xB252    SXTB	R2, R2
0x463D2	0x498A    LDR	R1, [PC, #552]
0x463D4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2086 :: 		
0x463D6	0x20FF    MOVS	R0, #-1
0x463D8	0xB240    SXTB	R0, R0
0x463DA	0xE108    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2087 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry512:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2090 :: 		
0x463DC	0x4B88    LDR	R3, [PC, #544]
0x463DE	0x6819    LDR	R1, [R3, #0]
0x463E0	0x9102    STR	R1, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2091 :: 		
0x463E2	0x4988    LDR	R1, [PC, #544]
0x463E4	0x680A    LDR	R2, [R1, #0]
0x463E6	0x4619    MOV	R1, R3
0x463E8	0x6809    LDR	R1, [R1, #0]
0x463EA	0x4291    CMP	R1, R2
0x463EC	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1249
0x463EE	0x4986    LDR	R1, [PC, #536]
0x463F0	0x680A    LDR	R2, [R1, #0]
0x463F2	0x9902    LDR	R1, [SP, #8]
0x463F4	0x4291    CMP	R1, R2
0x463F6	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1248
0x463F8	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry515
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1249:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1248:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2092 :: 		
0x463FA	0x22F4    MOVS	R2, #-12
0x463FC	0xB252    SXTB	R2, R2
0x463FE	0x497F    LDR	R1, [PC, #508]
0x46400	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2093 :: 		
0x46402	0x20FF    MOVS	R0, #-1
0x46404	0xB240    SXTB	R0, R0
0x46406	0xE0F2    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2094 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry515:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2096 :: 		
; i start address is: 12 (R3)
0x46408	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry516:
; i start address is: 12 (R3)
0x4640A	0x4980    LDR	R1, [PC, #512]
0x4640C	0x780A    LDRB	R2, [R1, #0]
0x4640E	0x497A    LDR	R1, [PC, #488]
0x46410	0x6809    LDR	R1, [R1, #0]
0x46412	0x40D1    LSRS	R1, R2
0x46414	0x428B    CMP	R3, R1
0x46416	0xD228    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry517
;__Lib_FAT32_STM32_M3_M4_M7.c, 2097 :: 		
0x46418	0xF88D3004  STRB	R3, [SP, #4]
0x4641C	0x9802    LDR	R0, [SP, #8]
0x4641E	0xF7FFFC15  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x46422	0xF89D3004  LDRB	R3, [SP, #4]
0x46426	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2099 :: 		
0x46428	0xF06F4170  MVN	R1, #-268435456
0x4642C	0x4288    CMP	R0, R1
0x4642E	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry519
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2100 :: 		
0x46430	0x22F1    MOVS	R2, #-15
0x46432	0xB252    SXTB	R2, R2
0x46434	0x4971    LDR	R1, [PC, #452]
0x46436	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2101 :: 		
0x46438	0x20FF    MOVS	R0, #-1
0x4643A	0xB240    SXTB	R0, R0
0x4643C	0xE0D7    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2102 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry519:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2103 :: 		
; i start address is: 12 (R3)
0x4643E	0x4971    LDR	R1, [PC, #452]
0x46440	0x680A    LDR	R2, [R1, #0]
0x46442	0x9902    LDR	R1, [SP, #8]
0x46444	0x4291    CMP	R1, R2
0x46446	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1251
0x46448	0x496F    LDR	R1, [PC, #444]
0x4644A	0x680A    LDR	R2, [R1, #0]
0x4644C	0x9902    LDR	R1, [SP, #8]
0x4644E	0x4291    CMP	R1, R2
0x46450	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1250
0x46452	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry522
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1251:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1250:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2104 :: 		
0x46454	0x22F4    MOVS	R2, #-12
0x46456	0xB252    SXTB	R2, R2
0x46458	0x4968    LDR	R1, [PC, #416]
0x4645A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2105 :: 		
0x4645C	0x20FF    MOVS	R0, #-1
0x4645E	0xB240    SXTB	R0, R0
0x46460	0xE0C5    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2106 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry522:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2096 :: 		
; i start address is: 12 (R3)
0x46462	0x1C59    ADDS	R1, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
0x46464	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2107 :: 		
0x46466	0xB2C3    UXTB	R3, R0
; i end address is: 0 (R0)
0x46468	0xE7CF    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry516
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry517:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2109 :: 		
0x4646A	0x4969    LDR	R1, [PC, #420]
0x4646C	0x6809    LDR	R1, [R1, #0]
0x4646E	0x1E4A    SUBS	R2, R1, #1
0x46470	0x4961    LDR	R1, [PC, #388]
0x46472	0x6809    LDR	R1, [R1, #0]
0x46474	0x4011    ANDS	R1, R2
0x46476	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2111 :: 		
0x46478	0x9802    LDR	R0, [SP, #8]
0x4647A	0xF7FFFC27  BL	_FAT32_ClustToSect+0
0x4647E	0x4965    LDR	R1, [PC, #404]
0x46480	0x780A    LDRB	R2, [R1, #0]
0x46482	0x9904    LDR	R1, [SP, #16]
0x46484	0x40D1    LSRS	R1, R2
0x46486	0x1843    ADDS	R3, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2112 :: 		
0x46488	0x4963    LDR	R1, [PC, #396]
0x4648A	0x6809    LDR	R1, [R1, #0]
0x4648C	0x1E4A    SUBS	R2, R1, #1
0x4648E	0x9904    LDR	R1, [SP, #16]
0x46490	0x4011    ANDS	R1, R2
0x46492	0x014A    LSLS	R2, R1, #5
0x46494	0x4961    LDR	R1, [PC, #388]
0x46496	0x1889    ADDS	R1, R1, R2
0x46498	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2114 :: 		
0x4649A	0x4618    MOV	R0, R3
0x4649C	0xF7FFFC2A  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x464A0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry523
;__Lib_FAT32_STM32_M3_M4_M7.c, 2115 :: 		
0x464A2	0x20FF    MOVS	R0, #-1
0x464A4	0xB240    SXTB	R0, R0
0x464A6	0xE0A2    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry523:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2118 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry524:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2120 :: 		
0x464A8	0x9903    LDR	R1, [SP, #12]
0x464AA	0x7809    LDRB	R1, [R1, #0]
0x464AC	0x29E5    CMP	R1, #229
0x464AE	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1253
0x464B0	0x9903    LDR	R1, [SP, #12]
0x464B2	0x7809    LDRB	R1, [R1, #0]
0x464B4	0x2920    CMP	R1, #32
0x464B6	0xD300    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1252
0x464B8	0xE00D    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1243
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1253:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1252:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2121 :: 		
0x464BA	0x9903    LDR	R1, [SP, #12]
0x464BC	0x7809    LDRB	R1, [R1, #0]
0x464BE	0x2914    CMP	R1, #20
0x464C0	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1255
0x464C2	0x9903    LDR	R1, [SP, #12]
0x464C4	0x310B    ADDS	R1, #11
0x464C6	0x7809    LDRB	R1, [R1, #0]
0x464C8	0xF001013F  AND	R1, R1, #63
0x464CC	0xB2C9    UXTB	R1, R1
0x464CE	0x290F    CMP	R1, #15
0x464D0	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1254
0x464D2	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1243
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1255:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1254:
0x464D4	0xE04D    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry532
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1243:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2123 :: 		
0x464D6	0xF7FAFE8D  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x464DA	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry533
;__Lib_FAT32_STM32_M3_M4_M7.c, 2124 :: 		
0x464DC	0x20FF    MOVS	R0, #-1
0x464DE	0xB240    SXTB	R0, R0
0x464E0	0xE085    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry533:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2127 :: 		
0x464E2	0x9903    LDR	R1, [SP, #12]
0x464E4	0x310B    ADDS	R1, #11
0x464E6	0x7809    LDRB	R1, [R1, #0]
0x464E8	0xF0010108  AND	R1, R1, #8
0x464EC	0xB2C9    UXTB	R1, R1
0x464EE	0xB1B9    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry534
;__Lib_FAT32_STM32_M3_M4_M7.c, 2128 :: 		
0x464F0	0xF2401210  MOVW	R2, #272
0x464F4	0xB212    SXTH	R2, R2
0x464F6	0x2100    MOVS	R1, #0
0x464F8	0x9805    LDR	R0, [SP, #20]
0x464FA	0xF7FEFE7B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2129 :: 		
0x464FE	0x9905    LDR	R1, [SP, #20]
0x46500	0x31FF    ADDS	R1, #255
0x46502	0x9107    STR	R1, [SP, #28]
0x46504	0x9903    LDR	R1, [SP, #12]
0x46506	0x310B    ADDS	R1, #11
0x46508	0x4608    MOV	R0, R1
0x4650A	0xF7FBFDEF  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x4650E	0x9907    LDR	R1, [SP, #28]
0x46510	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2130 :: 		
0x46512	0x220B    MOVS	R2, #11
0x46514	0xB212    SXTH	R2, R2
0x46516	0x9903    LDR	R1, [SP, #12]
0x46518	0x9805    LDR	R0, [SP, #20]
0x4651A	0xF7FFFC49  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2131 :: 		
0x4651E	0xE021    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry535
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry534:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2132 :: 		
0x46520	0x9905    LDR	R1, [SP, #20]
0x46522	0xB1F9    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry536
;__Lib_FAT32_STM32_M3_M4_M7.c, 2133 :: 		
0x46524	0x4934    LDR	R1, [PC, #208]
0x46526	0x680A    LDR	R2, [R1, #0]
0x46528	0x4935    LDR	R1, [PC, #212]
0x4652A	0x6809    LDR	R1, [R1, #0]
0x4652C	0x4613    MOV	R3, R2
0x4652E	0x460A    MOV	R2, R1
0x46530	0x9905    LDR	R1, [SP, #20]
0x46532	0x9803    LDR	R0, [SP, #12]
0x46534	0xF7FEFEA2  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt+0
0x46538	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry537
;__Lib_FAT32_STM32_M3_M4_M7.c, 2134 :: 		
0x4653A	0x20FF    MOVS	R0, #-1
0x4653C	0xB240    SXTB	R0, R0
0x4653E	0xE056    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry537:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2135 :: 		
0x46540	0x9803    LDR	R0, [SP, #12]
0x46542	0xF7FEFDFD  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2136 :: 		
0x46546	0x9803    LDR	R0, [SP, #12]
0x46548	0xF7FEFDA0  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2137 :: 		
0x4654C	0x9905    LDR	R1, [SP, #20]
0x4654E	0xF5017284  ADD	R2, R1, #264
0x46552	0x492B    LDR	R1, [PC, #172]
0x46554	0x6809    LDR	R1, [R1, #0]
0x46556	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2138 :: 		
0x46558	0x9905    LDR	R1, [SP, #20]
0x4655A	0xF5017286  ADD	R2, R1, #268
0x4655E	0x4926    LDR	R1, [PC, #152]
0x46560	0x6809    LDR	R1, [R1, #0]
0x46562	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2139 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry536:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry535:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2141 :: 		
0x46564	0x4A24    LDR	R2, [PC, #144]
0x46566	0x6811    LDR	R1, [R2, #0]
0x46568	0x1C49    ADDS	R1, R1, #1
0x4656A	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2142 :: 		
0x4656C	0x2001    MOVS	R0, #1
0x4656E	0xB240    SXTB	R0, R0
0x46570	0xE03D    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2143 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry532:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2145 :: 		
0x46572	0x9904    LDR	R1, [SP, #16]
0x46574	0x1C49    ADDS	R1, R1, #1
0x46576	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2146 :: 		
0x46578	0x9903    LDR	R1, [SP, #12]
0x4657A	0xF2010320  ADDW	R3, R1, #32
0x4657E	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2147 :: 		
0x46580	0x4A1D    LDR	R2, [PC, #116]
0x46582	0x6811    LDR	R1, [R2, #0]
0x46584	0x1C49    ADDS	R1, R1, #1
0x46586	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2150 :: 		
0x46588	0x4925    LDR	R1, [PC, #148]
0x4658A	0x6809    LDR	R1, [R1, #0]
0x4658C	0x428B    CMP	R3, R1
0x4658E	0xD12D    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry538
;__Lib_FAT32_STM32_M3_M4_M7.c, 2151 :: 		
0x46590	0x4922    LDR	R1, [PC, #136]
0x46592	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2153 :: 		
0x46594	0x491E    LDR	R1, [PC, #120]
0x46596	0x680A    LDR	R2, [R1, #0]
0x46598	0x9904    LDR	R1, [SP, #16]
0x4659A	0x4291    CMP	R1, R2
0x4659C	0xD120    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry539
;__Lib_FAT32_STM32_M3_M4_M7.c, 2154 :: 		
0x4659E	0xF7FAFE29  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x465A2	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry540
;__Lib_FAT32_STM32_M3_M4_M7.c, 2155 :: 		
0x465A4	0x20FF    MOVS	R0, #-1
0x465A6	0xB240    SXTB	R0, R0
0x465A8	0xE021    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry540:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2157 :: 		
0x465AA	0x2100    MOVS	R1, #0
0x465AC	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2158 :: 		
0x465AE	0x9802    LDR	R0, [SP, #8]
0x465B0	0xF7FFFB4C  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x465B4	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2159 :: 		
0x465B6	0xF06F4170  MVN	R1, #-268435456
0x465BA	0x4288    CMP	R0, R1
0x465BC	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry541
;__Lib_FAT32_STM32_M3_M4_M7.c, 2160 :: 		
0x465BE	0xF04F32FF  MOV	R2, #-1
0x465C2	0x490D    LDR	R1, [PC, #52]
0x465C4	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2161 :: 		
0x465C6	0x2000    MOVS	R0, #0
0x465C8	0xB240    SXTB	R0, R0
0x465CA	0xE010    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2162 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry541:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2164 :: 		
0x465CC	0x9802    LDR	R0, [SP, #8]
0x465CE	0xF7FFFB7D  BL	_FAT32_ClustToSect+0
0x465D2	0xF7FFFB8F  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x465D6	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry542
;__Lib_FAT32_STM32_M3_M4_M7.c, 2165 :: 		
0x465D8	0x20FF    MOVS	R0, #-1
0x465DA	0xB240    SXTB	R0, R0
0x465DC	0xE007    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry542:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2166 :: 		
0x465DE	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry543
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry539:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2167 :: 		
0x465E0	0xF7FEFE18  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x465E4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry544
;__Lib_FAT32_STM32_M3_M4_M7.c, 2168 :: 		
0x465E6	0x20FF    MOVS	R0, #-1
0x465E8	0xB240    SXTB	R0, R0
0x465EA	0xE000    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry544:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2169 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry543:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2170 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry538:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2171 :: 		
0x465EC	0xE75C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry524
;__Lib_FAT32_STM32_M3_M4_M7.c, 2174 :: 		
L_end_FAT32_FindNextEntry:
0x465EE	0xF8DDE000  LDR	LR, [SP, #0]
0x465F2	0xB008    ADD	SP, SP, #32
0x465F4	0x4770    BX	LR
0x465F6	0xBF00    NOP
0x465F8	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x465FC	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x46600	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x46604	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x46608	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x4660C	0x093B2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x46610	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x46614	0x09382000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x46618	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x4661C	0x06F82000  	_f32_sector+4
0x46620	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry
__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 668 :: 		
; cl start address is: 0 (R0)
0x45C4C	0xB082    SUB	SP, SP, #8
0x45C4E	0xF8CDE000  STR	LR, [SP, #0]
0x45C52	0x4603    MOV	R3, R0
; cl end address is: 0 (R0)
; cl start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 672 :: 		
0x45C54	0x4916    LDR	R1, [PC, #88]
0x45C56	0x6809    LDR	R1, [R1, #0]
0x45C58	0x428B    CMP	R3, R1
0x45C5A	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1213
0x45C5C	0x4915    LDR	R1, [PC, #84]
0x45C5E	0x6809    LDR	R1, [R1, #0]
0x45C60	0x428B    CMP	R3, R1
0x45C62	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1212
0x45C64	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry135
; cl end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1213:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1212:
;__Lib_FAT32_STM32_M3_M4_M7.c, 673 :: 		
0x45C66	0x22F4    MOVS	R2, #-12
0x45C68	0xB252    SXTB	R2, R2
0x45C6A	0x4913    LDR	R1, [PC, #76]
0x45C6C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 674 :: 		
0x45C6E	0xF06F4070  MVN	R0, #-268435456
0x45C72	0xE019    B	L_end_FAT_getEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 675 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry135:
;__Lib_FAT32_STM32_M3_M4_M7.c, 678 :: 		
; cl start address is: 12 (R3)
0x45C74	0x4911    LDR	R1, [PC, #68]
0x45C76	0x7809    LDRB	R1, [R1, #0]
0x45C78	0xFA23F201  LSR	R2, R3, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 679 :: 		
0x45C7C	0x4910    LDR	R1, [PC, #64]
0x45C7E	0x6809    LDR	R1, [R1, #0]
0x45C80	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 681 :: 		
0x45C82	0x9301    STR	R3, [SP, #4]
0x45C84	0x4608    MOV	R0, R1
0x45C86	0xF7FBFF2F  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x45C8A	0x9B01    LDR	R3, [SP, #4]
0x45C8C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry136
; cl end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 682 :: 		
0x45C8E	0xF06F4070  MVN	R0, #-268435456
0x45C92	0xE009    B	L_end_FAT_getEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry136:
;__Lib_FAT32_STM32_M3_M4_M7.c, 685 :: 		
; cl start address is: 12 (R3)
0x45C94	0x490B    LDR	R1, [PC, #44]
0x45C96	0x6809    LDR	R1, [R1, #0]
0x45C98	0x1E49    SUBS	R1, R1, #1
0x45C9A	0xEA030101  AND	R1, R3, R1, LSL #0
; cl end address is: 12 (R3)
0x45C9E	0x008A    LSLS	R2, R1, #2
0x45CA0	0x4909    LDR	R1, [PC, #36]
0x45CA2	0x1889    ADDS	R1, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 687 :: 		
0x45CA4	0x6809    LDR	R1, [R1, #0]
0x45CA6	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 688 :: 		
L_end_FAT_getEntry:
0x45CA8	0xF8DDE000  LDR	LR, [SP, #0]
0x45CAC	0xB002    ADD	SP, SP, #8
0x45CAE	0x4770    BX	LR
0x45CB0	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x45CB4	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x45CB8	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x45CBC	0x09392000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x45CC0	0x09142000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x45CC4	0x09342000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x45CC8	0x06F82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry
_FAT32_ClustToSect:
;__Lib_FAT32_STM32_M3_M4_M7.c, 654 :: 		
; cl start address is: 0 (R0)
0x45CCC	0xB081    SUB	SP, SP, #4
; cl end address is: 0 (R0)
; cl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 656 :: 		
0x45CCE	0x4906    LDR	R1, [PC, #24]
0x45CD0	0x6809    LDR	R1, [R1, #0]
0x45CD2	0x1A42    SUB	R2, R0, R1
; cl end address is: 0 (R0)
0x45CD4	0x4905    LDR	R1, [PC, #20]
0x45CD6	0x7809    LDRB	R1, [R1, #0]
0x45CD8	0x408A    LSLS	R2, R1
0x45CDA	0x4905    LDR	R1, [PC, #20]
0x45CDC	0x6809    LDR	R1, [R1, #0]
0x45CDE	0x1889    ADDS	R1, R1, R2
0x45CE0	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 657 :: 		
L_end_FAT32_ClustToSect:
0x45CE2	0xB001    ADD	SP, SP, #4
0x45CE4	0x4770    BX	LR
0x45CE6	0xBF00    NOP
0x45CE8	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x45CEC	0x06F32000  	__Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2+0
0x45CF0	0x09202000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+40
; end of _FAT32_ClustToSect
__Lib_FAT32_STM32_M3_M4_M7_readMStart:
;__Lib_FAT32_STM32_M3_M4_M7.c, 396 :: 		
0x45CF4	0xB082    SUB	SP, SP, #8
0x45CF6	0xF8CDE000  STR	LR, [SP, #0]
0x45CFA	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 397 :: 		
0x45CFC	0x4922    LDR	R1, [PC, #136]
0x45CFE	0x7809    LDRB	R1, [R1, #0]
0x45D00	0x2903    CMP	R1, #3
0x45D02	0xD109    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart86
;__Lib_FAT32_STM32_M3_M4_M7.c, 398 :: 		
0x45D04	0xF7FBFA76  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x45D08	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart87
;__Lib_FAT32_STM32_M3_M4_M7.c, 399 :: 		
0x45D0A	0x22FF    MOVS	R2, #-1
0x45D0C	0xB252    SXTB	R2, R2
0x45D0E	0x491F    LDR	R1, [PC, #124]
0x45D10	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 400 :: 		
0x45D12	0x20FF    MOVS	R0, #-1
0x45D14	0xB240    SXTB	R0, R0
0x45D16	0xE033    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 401 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart87:
;__Lib_FAT32_STM32_M3_M4_M7.c, 402 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart86:
;__Lib_FAT32_STM32_M3_M4_M7.c, 404 :: 		
0x45D18	0x491B    LDR	R1, [PC, #108]
0x45D1A	0x7809    LDRB	R1, [R1, #0]
0x45D1C	0x2901    CMP	R1, #1
0x45D1E	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart88
;__Lib_FAT32_STM32_M3_M4_M7.c, 405 :: 		
0x45D20	0x22FF    MOVS	R2, #-1
0x45D22	0xB252    SXTB	R2, R2
0x45D24	0x4919    LDR	R1, [PC, #100]
0x45D26	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 406 :: 		
0x45D28	0x20FF    MOVS	R0, #-1
0x45D2A	0xB240    SXTB	R0, R0
0x45D2C	0xE028    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 407 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart88:
;__Lib_FAT32_STM32_M3_M4_M7.c, 409 :: 		
0x45D2E	0x9A01    LDR	R2, [SP, #4]
0x45D30	0x4917    LDR	R1, [PC, #92]
0x45D32	0x6809    LDR	R1, [R1, #0]
0x45D34	0x4291    CMP	R1, R2
0x45D36	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart89
;__Lib_FAT32_STM32_M3_M4_M7.c, 410 :: 		
0x45D38	0x2202    MOVS	R2, #2
0x45D3A	0x4913    LDR	R1, [PC, #76]
0x45D3C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 411 :: 		
0x45D3E	0x2000    MOVS	R0, #0
0x45D40	0xB240    SXTB	R0, R0
0x45D42	0xE01D    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 412 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart89:
;__Lib_FAT32_STM32_M3_M4_M7.c, 414 :: 		
0x45D44	0x9801    LDR	R0, [SP, #4]
0x45D46	0xF7FDFFD5  BL	_FAT32_Dev_Multi_Read_Start+0
0x45D4A	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart90
;__Lib_FAT32_STM32_M3_M4_M7.c, 415 :: 		
0x45D4C	0x22FF    MOVS	R2, #-1
0x45D4E	0xB252    SXTB	R2, R2
0x45D50	0x490E    LDR	R1, [PC, #56]
0x45D52	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 416 :: 		
0x45D54	0x20FF    MOVS	R0, #-1
0x45D56	0xB240    SXTB	R0, R0
0x45D58	0xE012    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 417 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart90:
;__Lib_FAT32_STM32_M3_M4_M7.c, 421 :: 		
0x45D5A	0x480E    LDR	R0, [PC, #56]
0x45D5C	0xF7FDFFBE  BL	_FAT32_Dev_Multi_Read_Sector+0
0x45D60	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart91
;__Lib_FAT32_STM32_M3_M4_M7.c, 422 :: 		
0x45D62	0x22FF    MOVS	R2, #-1
0x45D64	0xB252    SXTB	R2, R2
0x45D66	0x4909    LDR	R1, [PC, #36]
0x45D68	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 423 :: 		
0x45D6A	0x20FF    MOVS	R0, #-1
0x45D6C	0xB240    SXTB	R0, R0
0x45D6E	0xE007    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 424 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart91:
;__Lib_FAT32_STM32_M3_M4_M7.c, 426 :: 		
0x45D70	0x2201    MOVS	R2, #1
0x45D72	0x4905    LDR	R1, [PC, #20]
0x45D74	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 427 :: 		
0x45D76	0x9A01    LDR	R2, [SP, #4]
0x45D78	0x4905    LDR	R1, [PC, #20]
0x45D7A	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 429 :: 		
0x45D7C	0x2000    MOVS	R0, #0
0x45D7E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 430 :: 		
L_end_readMStart:
0x45D80	0xF8DDE000  LDR	LR, [SP, #0]
0x45D84	0xB002    ADD	SP, SP, #8
0x45D86	0x4770    BX	LR
0x45D88	0x06F02000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x45D8C	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x45D90	0x06F42000  	_f32_sector+0
0x45D94	0x06F82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readMStart
_FAT32_Dev_Multi_Read_Start:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 165 :: 		int8_t FAT32_Dev_Multi_Read_Start(__SECTOR sc)
; sc start address is: 0 (R0)
0x43CF4	0xB081    SUB	SP, SP, #4
0x43CF6	0xF8CDE000  STR	LR, [SP, #0]
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 167 :: 		if (Mmc_Multi_Read_Start(sc) != OK)
; sc end address is: 0 (R0)
0x43CFA	0xF7FEF95F  BL	_Mmc_Multi_Read_Start+0
0x43CFE	0xB110    CBZ	R0, L_FAT32_Dev_Multi_Read_Start6
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 169 :: 		return ERROR;
0x43D00	0x20FF    MOVS	R0, #-1
0x43D02	0xB240    SXTB	R0, R0
0x43D04	0xE001    B	L_end_FAT32_Dev_Multi_Read_Start
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 170 :: 		}
L_FAT32_Dev_Multi_Read_Start6:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 171 :: 		return OK;
0x43D06	0x2000    MOVS	R0, #0
0x43D08	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 172 :: 		}
L_end_FAT32_Dev_Multi_Read_Start:
0x43D0A	0xF8DDE000  LDR	LR, [SP, #0]
0x43D0E	0xB001    ADD	SP, SP, #4
0x43D10	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Start
_Mmc_Multi_Read_Start:
;__Lib_Mmc_SDIO.c, 132 :: 		
; sector start address is: 0 (R0)
0x41FBC	0xB081    SUB	SP, SP, #4
0x41FBE	0xF8CDE000  STR	LR, [SP, #0]
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 133 :: 		
; sector end address is: 0 (R0)
0x41FC2	0x4C03    LDR	R4, [PC, #12]
0x41FC4	0x6824    LDR	R4, [R4, #0]
0x41FC6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 134 :: 		
L_end_Mmc_Multi_Read_Start:
0x41FC8	0xF8DDE000  LDR	LR, [SP, #0]
0x41FCC	0xB001    ADD	SP, SP, #4
0x41FCE	0x4770    BX	LR
0x41FD0	0x02D42000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr+0
; end of _Mmc_Multi_Read_Start
__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI:
;__Lib_Mmc_SDIO.c, 691 :: 		
; sector start address is: 0 (R0)
0x41810	0xB081    SUB	SP, SP, #4
0x41812	0xF8CDE000  STR	LR, [SP, #0]
0x41816	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 695 :: 		
0x41818	0xF000FCAC  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 697 :: 		
0x4181C	0x490C    LDR	R1, [PC, #48]
0x4181E	0x7809    LDRB	R1, [R1, #0]
0x41820	0x2904    CMP	R1, #4
0x41822	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI75
;__Lib_Mmc_SDIO.c, 698 :: 		
; byte_start start address is: 0 (R0)
0x41824	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x41826	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI76
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI75:
;__Lib_Mmc_SDIO.c, 700 :: 		
; sector start address is: 8 (R2)
0x41828	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI76:
;__Lib_Mmc_SDIO.c, 703 :: 		
; byte_start start address is: 0 (R0)
0x4182A	0x22FF    MOVS	R2, #255
0x4182C	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x4182E	0x2012    MOVS	R0, #18
0x41830	0xF000FED2  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDIO.c, 704 :: 		
0x41834	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI77
;__Lib_Mmc_SDIO.c, 706 :: 		
0x41836	0xF000FC89  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 707 :: 		
0x4183A	0x2003    MOVS	R0, #3
0x4183C	0x4C05    LDR	R4, [PC, #20]
0x4183E	0x6824    LDR	R4, [R4, #0]
0x41840	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 708 :: 		
0x41842	0x2001    MOVS	R0, #1
0x41844	0xE000    B	L_end_Mmc_Multi_Read_Start_SPI
;__Lib_Mmc_SDIO.c, 709 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI77:
;__Lib_Mmc_SDIO.c, 710 :: 		
0x41846	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 711 :: 		
L_end_Mmc_Multi_Read_Start_SPI:
0x41848	0xF8DDE000  LDR	LR, [SP, #0]
0x4184C	0xB001    ADD	SP, SP, #4
0x4184E	0x4770    BX	LR
0x41850	0x02AA2000  	__Lib_Mmc_SDIO_cardType+0
0x41854	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI:
;__Lib_Mmc_SDIO.c, 792 :: 		
; sector start address is: 0 (R0)
0x419EC	0xB081    SUB	SP, SP, #4
0x419EE	0xF8CDE000  STR	LR, [SP, #0]
0x419F2	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 796 :: 		
0x419F4	0xF000FBBE  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 798 :: 		
0x419F8	0x4910    LDR	R1, [PC, #64]
0x419FA	0x7809    LDRB	R1, [R1, #0]
0x419FC	0x2904    CMP	R1, #4
0x419FE	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI96
;__Lib_Mmc_SDIO.c, 799 :: 		
; byte_start start address is: 0 (R0)
0x41A00	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x41A02	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI97
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI96:
;__Lib_Mmc_SDIO.c, 801 :: 		
; sector start address is: 8 (R2)
0x41A04	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI97:
;__Lib_Mmc_SDIO.c, 804 :: 		
; byte_start start address is: 0 (R0)
0x41A06	0x22FF    MOVS	R2, #255
0x41A08	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x41A0A	0x2019    MOVS	R0, #25
0x41A0C	0xF000FDE4  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x41A10	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI98
;__Lib_Mmc_SDIO.c, 806 :: 		
0x41A12	0xF000FB9B  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 807 :: 		
0x41A16	0x2003    MOVS	R0, #3
0x41A18	0x4C09    LDR	R4, [PC, #36]
0x41A1A	0x6824    LDR	R4, [R4, #0]
0x41A1C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 808 :: 		
0x41A1E	0x2001    MOVS	R0, #1
0x41A20	0xE008    B	L_end_Mmc_Multi_Write_Start_SPI
;__Lib_Mmc_SDIO.c, 809 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI98:
;__Lib_Mmc_SDIO.c, 813 :: 		
0x41A22	0x20FF    MOVS	R0, #255
0x41A24	0x4C07    LDR	R4, [PC, #28]
0x41A26	0x6824    LDR	R4, [R4, #0]
0x41A28	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 814 :: 		
0x41A2A	0x20FF    MOVS	R0, #255
0x41A2C	0x4C05    LDR	R4, [PC, #20]
0x41A2E	0x6824    LDR	R4, [R4, #0]
0x41A30	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 815 :: 		
0x41A32	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 817 :: 		
L_end_Mmc_Multi_Write_Start_SPI:
0x41A34	0xF8DDE000  LDR	LR, [SP, #0]
0x41A38	0xB001    ADD	SP, SP, #4
0x41A3A	0x4770    BX	LR
0x41A3C	0x02AA2000  	__Lib_Mmc_SDIO_cardType+0
0x41A40	0x0B182000  	_MMC_Timeout_Ptr+0
0x41A44	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO:
;__Lib_Mmc_SDIO.c, 2547 :: 		
; sector start address is: 0 (R0)
0x41890	0xB081    SUB	SP, SP, #4
0x41892	0xF8CDE000  STR	LR, [SP, #0]
0x41896	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2549 :: 		
;__Lib_Mmc_SDIO.c, 2554 :: 		
0x41898	0x2001    MOVS	R0, #1
0x4189A	0xF001F82D  BL	_SDIO_StartSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2557 :: 		
0x4189E	0x2001    MOVS	R0, #1
0x418A0	0xF001F808  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2560 :: 		
0x418A4	0x2001    MOVS	R0, #1
0x418A6	0xF7FFF90B  BL	_SDIO_SetSDIOReadWaitMode+0
;__Lib_Mmc_SDIO.c, 2563 :: 		
0x418AA	0x2001    MOVS	R0, #1
0x418AC	0xF001F81A  BL	_SDIO_SetSDIOOperation+0
;__Lib_Mmc_SDIO.c, 2566 :: 		
0x418B0	0x4A40    LDR	R2, [PC, #256]
0x418B2	0x4941    LDR	R1, [PC, #260]
0x418B4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2567 :: 		
0x418B6	0x2200    MOVS	R2, #0
0x418B8	0x4940    LDR	R1, [PC, #256]
0x418BA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2568 :: 		
0x418BC	0xF04F0200  MOV	R2, #0
0x418C0	0x493F    LDR	R1, [PC, #252]
0x418C2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2569 :: 		
0x418C4	0xF04F0200  MOV	R2, #0
0x418C8	0x493E    LDR	R1, [PC, #248]
0x418CA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2570 :: 		
0x418CC	0xF04F0200  MOV	R2, #0
0x418D0	0x493D    LDR	R1, [PC, #244]
0x418D2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2571 :: 		
0x418D4	0xF04F0200  MOV	R2, #0
0x418D8	0x493C    LDR	R1, [PC, #240]
0x418DA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2572 :: 		
0x418DC	0x4836    LDR	R0, [PC, #216]
0x418DE	0xF7FEFD65  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2573 :: 		
0x418E2	0x2000    MOVS	R0, #0
0x418E4	0xF7FEFBB8  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2575 :: 		
0x418E8	0x4939    LDR	R1, [PC, #228]
0x418EA	0x6809    LDR	R1, [R1, #0]
0x418EC	0xF0017100  AND	R1, R1, #33554432
0x418F0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO325
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2577 :: 		
0x418F2	0x2001    MOVS	R0, #1
0x418F4	0xE05A    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2578 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO325:
;__Lib_Mmc_SDIO.c, 2580 :: 		
; sector start address is: 16 (R4)
0x418F6	0x4937    LDR	R1, [PC, #220]
0x418F8	0x6809    LDR	R1, [R1, #0]
0x418FA	0x2902    CMP	R1, #2
0x418FC	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO326
;__Lib_Mmc_SDIO.c, 2582 :: 		
; addr start address is: 0 (R0)
0x418FE	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2583 :: 		
0x41900	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x41902	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO327
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO326:
;__Lib_Mmc_SDIO.c, 2585 :: 		
; sector start address is: 16 (R4)
0x41904	0x0264    LSLS	R4, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 16 (R4)
; addr end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO327:
;__Lib_Mmc_SDIO.c, 2588 :: 		
; addr start address is: 16 (R4)
0x41906	0xF2402200  MOVW	R2, #512
0x4190A	0x4933    LDR	R1, [PC, #204]
0x4190C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2589 :: 		
0x4190E	0x2210    MOVS	R2, #16
0x41910	0x4932    LDR	R1, [PC, #200]
0x41912	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2590 :: 		
0x41914	0xF04F0240  MOV	R2, #64
0x41918	0x4931    LDR	R1, [PC, #196]
0x4191A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2591 :: 		
0x4191C	0xF04F0200  MOV	R2, #0
0x41920	0x4930    LDR	R1, [PC, #192]
0x41922	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2592 :: 		
0x41924	0xF44F6280  MOV	R2, #1024
0x41928	0x492F    LDR	R1, [PC, #188]
0x4192A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2593 :: 		
0x4192C	0x482A    LDR	R0, [PC, #168]
0x4192E	0xF7FFFA81  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2595 :: 		
0x41932	0x2010    MOVS	R0, #16
0x41934	0xF7FFFAB4  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x41938	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO328
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2597 :: 		
0x4193A	0x2001    MOVS	R0, #1
0x4193C	0xE036    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2598 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO328:
;__Lib_Mmc_SDIO.c, 2601 :: 		
; addr start address is: 16 (R4)
0x4193E	0x4926    LDR	R1, [PC, #152]
0x41940	0x600C    STR	R4, [R1, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2602 :: 		
0x41942	0x2212    MOVS	R2, #18
0x41944	0x4925    LDR	R1, [PC, #148]
0x41946	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2603 :: 		
0x41948	0xF04F0240  MOV	R2, #64
0x4194C	0x4924    LDR	R1, [PC, #144]
0x4194E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2604 :: 		
0x41950	0xF04F0200  MOV	R2, #0
0x41954	0x4923    LDR	R1, [PC, #140]
0x41956	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2605 :: 		
0x41958	0xF44F6280  MOV	R2, #1024
0x4195C	0x4922    LDR	R1, [PC, #136]
0x4195E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2606 :: 		
0x41960	0x481D    LDR	R0, [PC, #116]
0x41962	0xF7FFFA67  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2608 :: 		
0x41966	0x2012    MOVS	R0, #18
0x41968	0xF7FFFA9A  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x4196C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO329
;__Lib_Mmc_SDIO.c, 2610 :: 		
0x4196E	0x2001    MOVS	R0, #1
0x41970	0xE01C    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2611 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO329:
;__Lib_Mmc_SDIO.c, 2615 :: 		
0x41972	0x2000    MOVS	R0, #0
0x41974	0xF000FF9E  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2617 :: 		
0x41978	0x4A0E    LDR	R2, [PC, #56]
0x4197A	0x490F    LDR	R1, [PC, #60]
0x4197C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2618 :: 		
0x4197E	0xF06F427E  MVN	R2, #-33554432
0x41982	0x490E    LDR	R1, [PC, #56]
0x41984	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2619 :: 		
0x41986	0x2290    MOVS	R2, #144
0x41988	0x490D    LDR	R1, [PC, #52]
0x4198A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2620 :: 		
0x4198C	0xF04F0202  MOV	R2, #2
0x41990	0x490C    LDR	R1, [PC, #48]
0x41992	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2621 :: 		
0x41994	0xF04F0200  MOV	R2, #0
0x41998	0x490B    LDR	R1, [PC, #44]
0x4199A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2622 :: 		
0x4199C	0xF04F0201  MOV	R2, #1
0x419A0	0x490A    LDR	R1, [PC, #40]
0x419A2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2623 :: 		
0x419A4	0x4804    LDR	R0, [PC, #16]
0x419A6	0xF7FEFD01  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2625 :: 		
0x419AA	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2626 :: 		
L_end_Mmc_Multi_Read_Start_SDIO:
0x419AC	0xF8DDE000  LDR	LR, [SP, #0]
0x419B0	0xB001    ADD	SP, SP, #4
0x419B2	0x4770    BX	LR
0x419B4	0xFFFF000F  	#1048575
0x419B8	0x0B402000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x419BC	0x0B442000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x419C0	0x0B482000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x419C4	0x0B4C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x419C8	0x0B502000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x419CC	0x0B542000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x419D0	0x2C144001  	SDIO_RESP1+0
0x419D4	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x419D8	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x419DC	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x419E0	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x419E4	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x419E8	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO
_SDIO_SetSDIOReadWaitMode:
;__Lib_SDIO.c, 873 :: 		
; readWaitMode start address is: 0 (R0)
0x40AC0	0xB081    SUB	SP, SP, #4
; readWaitMode end address is: 0 (R0)
; readWaitMode start address is: 0 (R0)
;__Lib_SDIO.c, 875 :: 		
0x40AC2	0x4A03    LDR	R2, [PC, #12]
0x40AC4	0x6811    LDR	R1, [R2, #0]
0x40AC6	0xF360218A  BFI	R1, R0, #10, #1
; readWaitMode end address is: 0 (R0)
0x40ACA	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 877 :: 		
L_end_SDIO_SetSDIOReadWaitMode:
0x40ACC	0xB001    ADD	SP, SP, #4
0x40ACE	0x4770    BX	LR
0x40AD0	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_SetSDIOReadWaitMode
__Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO:
;__Lib_Mmc_SDIO.c, 2742 :: 		
; sector start address is: 0 (R0)
0x41410	0xB081    SUB	SP, SP, #4
0x41412	0xF8CDE000  STR	LR, [SP, #0]
0x41416	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2743 :: 		
;__Lib_Mmc_SDIO.c, 2746 :: 		
0x41418	0x4A4F    LDR	R2, [PC, #316]
0x4141A	0x4950    LDR	R1, [PC, #320]
0x4141C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2747 :: 		
0x4141E	0x2200    MOVS	R2, #0
0x41420	0x494F    LDR	R1, [PC, #316]
0x41422	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2748 :: 		
0x41424	0xF04F0200  MOV	R2, #0
0x41428	0x494E    LDR	R1, [PC, #312]
0x4142A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2749 :: 		
0x4142C	0xF04F0200  MOV	R2, #0
0x41430	0x494D    LDR	R1, [PC, #308]
0x41432	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2750 :: 		
0x41434	0xF04F0200  MOV	R2, #0
0x41438	0x494C    LDR	R1, [PC, #304]
0x4143A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2751 :: 		
0x4143C	0xF04F0200  MOV	R2, #0
0x41440	0x494B    LDR	R1, [PC, #300]
0x41442	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2752 :: 		
0x41444	0x4845    LDR	R0, [PC, #276]
0x41446	0xF7FEFFB1  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2753 :: 		
0x4144A	0x2000    MOVS	R0, #0
0x4144C	0xF7FEFE04  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2755 :: 		
0x41450	0x4948    LDR	R1, [PC, #288]
0x41452	0x6809    LDR	R1, [R1, #0]
0x41454	0xF0017100  AND	R1, R1, #33554432
0x41458	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO353
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2758 :: 		
0x4145A	0x2001    MOVS	R0, #1
0x4145C	0xE077    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2759 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO353:
;__Lib_Mmc_SDIO.c, 2761 :: 		
; sector start address is: 16 (R4)
0x4145E	0x4946    LDR	R1, [PC, #280]
0x41460	0x6809    LDR	R1, [R1, #0]
0x41462	0x2902    CMP	R1, #2
0x41464	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO354
;__Lib_Mmc_SDIO.c, 2763 :: 		
; addr start address is: 0 (R0)
0x41466	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2764 :: 		
0x41468	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x4146A	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO355
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO354:
;__Lib_Mmc_SDIO.c, 2766 :: 		
; sector start address is: 16 (R4)
0x4146C	0x0264    LSLS	R4, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 16 (R4)
; addr end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO355:
;__Lib_Mmc_SDIO.c, 2768 :: 		
; addr start address is: 16 (R4)
0x4146E	0xF2402200  MOVW	R2, #512
0x41472	0x4942    LDR	R1, [PC, #264]
0x41474	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2769 :: 		
0x41476	0x2210    MOVS	R2, #16
0x41478	0x4941    LDR	R1, [PC, #260]
0x4147A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2770 :: 		
0x4147C	0xF04F0240  MOV	R2, #64
0x41480	0x4940    LDR	R1, [PC, #256]
0x41482	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2771 :: 		
0x41484	0xF04F0200  MOV	R2, #0
0x41488	0x493F    LDR	R1, [PC, #252]
0x4148A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2772 :: 		
0x4148C	0xF44F6280  MOV	R2, #1024
0x41490	0x493E    LDR	R1, [PC, #248]
0x41492	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2773 :: 		
0x41494	0x4839    LDR	R0, [PC, #228]
0x41496	0xF7FFFCCD  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2775 :: 		
0x4149A	0x2010    MOVS	R0, #16
0x4149C	0xF7FFFD00  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x414A0	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO356
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2777 :: 		
0x414A2	0x2001    MOVS	R0, #1
0x414A4	0xE053    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2778 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO356:
;__Lib_Mmc_SDIO.c, 2782 :: 		
; addr start address is: 16 (R4)
0x414A6	0x493A    LDR	R1, [PC, #232]
0x414A8	0x6809    LDR	R1, [R1, #0]
0x414AA	0x040A    LSLS	R2, R1, #16
0x414AC	0x4933    LDR	R1, [PC, #204]
0x414AE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2783 :: 		
0x414B0	0x220D    MOVS	R2, #13
0x414B2	0x4933    LDR	R1, [PC, #204]
0x414B4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2784 :: 		
0x414B6	0xF04F0240  MOV	R2, #64
0x414BA	0x4932    LDR	R1, [PC, #200]
0x414BC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2785 :: 		
0x414BE	0xF04F0200  MOV	R2, #0
0x414C2	0x4931    LDR	R1, [PC, #196]
0x414C4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2786 :: 		
0x414C6	0xF44F6280  MOV	R2, #1024
0x414CA	0x4930    LDR	R1, [PC, #192]
0x414CC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2787 :: 		
0x414CE	0x482B    LDR	R0, [PC, #172]
0x414D0	0xF7FFFCB0  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2789 :: 		
0x414D4	0x200D    MOVS	R0, #13
0x414D6	0xF7FFFCE3  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x414DA	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO357
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2791 :: 		
0x414DC	0x2001    MOVS	R0, #1
0x414DE	0xE036    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2792 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO357:
;__Lib_Mmc_SDIO.c, 2823 :: 		
; addr start address is: 16 (R4)
0x414E0	0x4926    LDR	R1, [PC, #152]
0x414E2	0x600C    STR	R4, [R1, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2824 :: 		
0x414E4	0x2219    MOVS	R2, #25
0x414E6	0x4926    LDR	R1, [PC, #152]
0x414E8	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2825 :: 		
0x414EA	0xF04F0240  MOV	R2, #64
0x414EE	0x4925    LDR	R1, [PC, #148]
0x414F0	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2826 :: 		
0x414F2	0xF04F0200  MOV	R2, #0
0x414F6	0x4924    LDR	R1, [PC, #144]
0x414F8	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2827 :: 		
0x414FA	0xF44F6280  MOV	R2, #1024
0x414FE	0x4923    LDR	R1, [PC, #140]
0x41500	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2828 :: 		
0x41502	0x481E    LDR	R0, [PC, #120]
0x41504	0xF7FFFC96  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2830 :: 		
0x41508	0x2019    MOVS	R0, #25
0x4150A	0xF7FFFCC9  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x4150E	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO358
;__Lib_Mmc_SDIO.c, 2832 :: 		
0x41510	0x2001    MOVS	R0, #1
0x41512	0xE01C    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2833 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO358:
;__Lib_Mmc_SDIO.c, 2835 :: 		
0x41514	0x4A10    LDR	R2, [PC, #64]
0x41516	0x4911    LDR	R1, [PC, #68]
0x41518	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2836 :: 		
0x4151A	0xF06F427E  MVN	R2, #-33554432
0x4151E	0x4910    LDR	R1, [PC, #64]
0x41520	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2837 :: 		
0x41522	0x2290    MOVS	R2, #144
0x41524	0x490F    LDR	R1, [PC, #60]
0x41526	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2838 :: 		
0x41528	0xF04F0200  MOV	R2, #0
0x4152C	0x490E    LDR	R1, [PC, #56]
0x4152E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2839 :: 		
0x41530	0xF04F0200  MOV	R2, #0
0x41534	0x490D    LDR	R1, [PC, #52]
0x41536	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2840 :: 		
0x41538	0xF04F0201  MOV	R2, #1
0x4153C	0x490C    LDR	R1, [PC, #48]
0x4153E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2841 :: 		
0x41540	0x4806    LDR	R0, [PC, #24]
0x41542	0xF7FEFF33  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2843 :: 		
0x41546	0x2200    MOVS	R2, #0
0x41548	0x4912    LDR	R1, [PC, #72]
0x4154A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2845 :: 		
0x4154C	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2846 :: 		
L_end_Mmc_Multi_Write_Start_SDIO:
0x4154E	0xF8DDE000  LDR	LR, [SP, #0]
0x41552	0xB001    ADD	SP, SP, #4
0x41554	0x4770    BX	LR
0x41556	0xBF00    NOP
0x41558	0xFFFF000F  	#1048575
0x4155C	0x0B402000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x41560	0x0B442000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x41564	0x0B482000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x41568	0x0B4C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x4156C	0x0B502000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x41570	0x0B542000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x41574	0x2C144001  	SDIO_RESP1+0
0x41578	0x02BC2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x4157C	0x0B1C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x41580	0x0B202000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x41584	0x0B242000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x41588	0x0B282000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x4158C	0x0B2C2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x41590	0x02B82000  	__Lib_Mmc_SDIO_RCA+0
0x41594	0x0B102000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO
_FAT32_Dev_Multi_Read_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 204 :: 		int8_t FAT32_Dev_Multi_Read_Sector(char* buf)
; buf start address is: 0 (R0)
0x43CDC	0xB081    SUB	SP, SP, #4
0x43CDE	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 0 (R0)
; buf start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 206 :: 		Mmc_Multi_Read_Sector(buf);
; buf end address is: 0 (R0)
0x43CE2	0xF7FEF977  BL	_Mmc_Multi_Read_Sector+0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 207 :: 		return OK;
0x43CE6	0x2000    MOVS	R0, #0
0x43CE8	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 208 :: 		}
L_end_FAT32_Dev_Multi_Read_Sector:
0x43CEA	0xF8DDE000  LDR	LR, [SP, #0]
0x43CEE	0xB001    ADD	SP, SP, #4
0x43CF0	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Sector
_Mmc_Multi_Read_Sector:
;__Lib_Mmc_SDIO.c, 136 :: 		
; dbuff start address is: 0 (R0)
0x41FD4	0xB081    SUB	SP, SP, #4
0x41FD6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 137 :: 		
; dbuff end address is: 0 (R0)
0x41FDA	0x4C03    LDR	R4, [PC, #12]
0x41FDC	0x6824    LDR	R4, [R4, #0]
0x41FDE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 138 :: 		
L_end_Mmc_Multi_Read_Sector:
0x41FE0	0xF8DDE000  LDR	LR, [SP, #0]
0x41FE4	0xB001    ADD	SP, SP, #4
0x41FE6	0x4770    BX	LR
0x41FE8	0x02C82000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_SDIO_Mmc_Read_Cid_SPI:
;__Lib_Mmc_SDIO.c, 617 :: 		
0x41394	0xB085    SUB	SP, SP, #20
0x41396	0xF8CDE000  STR	LR, [SP, #0]
0x4139A	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 620 :: 		
0x4139C	0xF000FEEA  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 623 :: 		
0x413A0	0x22FF    MOVS	R2, #255
0x413A2	0x2100    MOVS	R1, #0
0x413A4	0x200A    MOVS	R0, #10
0x413A6	0xF001F917  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x413AA	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI67
;__Lib_Mmc_SDIO.c, 625 :: 		
0x413AC	0xF000FECE  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 626 :: 		
0x413B0	0x2003    MOVS	R0, #3
0x413B2	0x4C15    LDR	R4, [PC, #84]
0x413B4	0x6824    LDR	R4, [R4, #0]
0x413B6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 627 :: 		
0x413B8	0x2001    MOVS	R0, #1
0x413BA	0xE021    B	L_end_Mmc_Read_Cid_SPI
;__Lib_Mmc_SDIO.c, 628 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI67:
;__Lib_Mmc_SDIO.c, 631 :: 		
0x413BC	0xF7FEFE20  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 634 :: 		
; i start address is: 12 (R3)
0x413C0	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x413C2	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI68:
; i start address is: 8 (R2)
0x413C4	0x2A10    CMP	R2, #16
0x413C6	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI69
;__Lib_Mmc_SDIO.c, 635 :: 		
0x413C8	0x9902    LDR	R1, [SP, #8]
0x413CA	0x1889    ADDS	R1, R1, R2
0x413CC	0x9104    STR	R1, [SP, #16]
0x413CE	0xF8AD2004  STRH	R2, [SP, #4]
0x413D2	0x20FF    MOVS	R0, #255
0x413D4	0x4C0D    LDR	R4, [PC, #52]
0x413D6	0x6824    LDR	R4, [R4, #0]
0x413D8	0x47A0    BLX	R4
0x413DA	0xF8BD2004  LDRH	R2, [SP, #4]
0x413DE	0x9904    LDR	R1, [SP, #16]
0x413E0	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 634 :: 		
0x413E2	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x413E4	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 636 :: 		
0x413E6	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x413E8	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI68
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI69:
;__Lib_Mmc_SDIO.c, 639 :: 		
0x413EA	0x20FF    MOVS	R0, #255
0x413EC	0x4C07    LDR	R4, [PC, #28]
0x413EE	0x6824    LDR	R4, [R4, #0]
0x413F0	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 640 :: 		
0x413F2	0x20FF    MOVS	R0, #255
0x413F4	0x4C05    LDR	R4, [PC, #20]
0x413F6	0x6824    LDR	R4, [R4, #0]
0x413F8	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 642 :: 		
0x413FA	0xF000FEA7  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 645 :: 		
0x413FE	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 646 :: 		
L_end_Mmc_Read_Cid_SPI:
0x41400	0xF8DDE000  LDR	LR, [SP, #0]
0x41404	0xB005    ADD	SP, SP, #20
0x41406	0x4770    BX	LR
0x41408	0x0B182000  	_MMC_Timeout_Ptr+0
0x4140C	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Cid_SPI
__Lib_Mmc_SDIO_Mmc_Read_Csd_SPI:
;__Lib_Mmc_SDIO.c, 656 :: 		
0x41178	0xB085    SUB	SP, SP, #20
0x4117A	0xF8CDE000  STR	LR, [SP, #0]
0x4117E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 659 :: 		
0x41180	0xF000FFF8  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 662 :: 		
0x41184	0x22FF    MOVS	R2, #255
0x41186	0x2100    MOVS	R1, #0
0x41188	0x2009    MOVS	R0, #9
0x4118A	0xF001FA25  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x4118E	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI71
;__Lib_Mmc_SDIO.c, 664 :: 		
0x41190	0xF000FFDC  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 665 :: 		
0x41194	0x2003    MOVS	R0, #3
0x41196	0x4C15    LDR	R4, [PC, #84]
0x41198	0x6824    LDR	R4, [R4, #0]
0x4119A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 666 :: 		
0x4119C	0x2001    MOVS	R0, #1
0x4119E	0xE021    B	L_end_Mmc_Read_Csd_SPI
;__Lib_Mmc_SDIO.c, 667 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI71:
;__Lib_Mmc_SDIO.c, 670 :: 		
0x411A0	0xF7FEFF2E  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 673 :: 		
; i start address is: 12 (R3)
0x411A4	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x411A6	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI72:
; i start address is: 8 (R2)
0x411A8	0x2A10    CMP	R2, #16
0x411AA	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI73
;__Lib_Mmc_SDIO.c, 674 :: 		
0x411AC	0x9902    LDR	R1, [SP, #8]
0x411AE	0x1889    ADDS	R1, R1, R2
0x411B0	0x9104    STR	R1, [SP, #16]
0x411B2	0xF8AD2004  STRH	R2, [SP, #4]
0x411B6	0x20FF    MOVS	R0, #255
0x411B8	0x4C0D    LDR	R4, [PC, #52]
0x411BA	0x6824    LDR	R4, [R4, #0]
0x411BC	0x47A0    BLX	R4
0x411BE	0xF8BD2004  LDRH	R2, [SP, #4]
0x411C2	0x9904    LDR	R1, [SP, #16]
0x411C4	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 673 :: 		
0x411C6	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x411C8	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 675 :: 		
0x411CA	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x411CC	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI72
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI73:
;__Lib_Mmc_SDIO.c, 678 :: 		
0x411CE	0x20FF    MOVS	R0, #255
0x411D0	0x4C07    LDR	R4, [PC, #28]
0x411D2	0x6824    LDR	R4, [R4, #0]
0x411D4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 679 :: 		
0x411D6	0x20FF    MOVS	R0, #255
0x411D8	0x4C05    LDR	R4, [PC, #20]
0x411DA	0x6824    LDR	R4, [R4, #0]
0x411DC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 681 :: 		
0x411DE	0xF000FFB5  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 684 :: 		
0x411E2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 685 :: 		
L_end_Mmc_Read_Csd_SPI:
0x411E4	0xF8DDE000  LDR	LR, [SP, #0]
0x411E8	0xB005    ADD	SP, SP, #20
0x411EA	0x4770    BX	LR
0x411EC	0x0B182000  	_MMC_Timeout_Ptr+0
0x411F0	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Csd_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI:
;__Lib_Mmc_SDIO.c, 717 :: 		
0x41734	0xB085    SUB	SP, SP, #20
0x41736	0xF8CDE000  STR	LR, [SP, #0]
0x4173A	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 719 :: 		
0x4173C	0xF7FEFC60  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 721 :: 		
; i start address is: 12 (R3)
0x41740	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x41742	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI78:
; i start address is: 8 (R2)
0x41744	0xF5B27F00  CMP	R2, #512
0x41748	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI79
;__Lib_Mmc_SDIO.c, 723 :: 		
0x4174A	0x9902    LDR	R1, [SP, #8]
0x4174C	0x1889    ADDS	R1, R1, R2
0x4174E	0x9104    STR	R1, [SP, #16]
0x41750	0xF8AD2004  STRH	R2, [SP, #4]
0x41754	0x20FF    MOVS	R0, #255
0x41756	0x4C0C    LDR	R4, [PC, #48]
0x41758	0x6824    LDR	R4, [R4, #0]
0x4175A	0x47A0    BLX	R4
0x4175C	0xF8BD2004  LDRH	R2, [SP, #4]
0x41760	0x9904    LDR	R1, [SP, #16]
0x41762	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 721 :: 		
0x41764	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x41766	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 724 :: 		
0x41768	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x4176A	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI78
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI79:
;__Lib_Mmc_SDIO.c, 727 :: 		
0x4176C	0x20FF    MOVS	R0, #255
0x4176E	0x4C06    LDR	R4, [PC, #24]
0x41770	0x6824    LDR	R4, [R4, #0]
0x41772	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 728 :: 		
0x41774	0x20FF    MOVS	R0, #255
0x41776	0x4C04    LDR	R4, [PC, #16]
0x41778	0x6824    LDR	R4, [R4, #0]
0x4177A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 730 :: 		
0x4177C	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 731 :: 		
L_end_Mmc_Multi_Read_Sector_SPI:
0x4177E	0xF8DDE000  LDR	LR, [SP, #0]
0x41782	0xB005    ADD	SP, SP, #20
0x41784	0x4770    BX	LR
0x41786	0xBF00    NOP
0x41788	0x0B142000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI:
;__Lib_Mmc_SDIO.c, 823 :: 		
0x4178C	0xB083    SUB	SP, SP, #12
0x4178E	0xF8CDE000  STR	LR, [SP, #0]
0x41792	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 826 :: 		
0x41794	0x20FC    MOVS	R0, #252
0x41796	0x4C1C    LDR	R4, [PC, #112]
0x41798	0x6824    LDR	R4, [R4, #0]
0x4179A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 829 :: 		
; i start address is: 8 (R2)
0x4179C	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x4179E	0xB290    UXTH	R0, R2
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI99:
; i start address is: 0 (R0)
0x417A0	0xF24011FF  MOVW	R1, #511
0x417A4	0x4288    CMP	R0, R1
0x417A6	0xD80F    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI100
;__Lib_Mmc_SDIO.c, 830 :: 		
0x417A8	0x9902    LDR	R1, [SP, #8]
0x417AA	0x1809    ADDS	R1, R1, R0
0x417AC	0x7809    LDRB	R1, [R1, #0]
0x417AE	0xB2CC    UXTB	R4, R1
0x417B0	0xF8AD0004  STRH	R0, [SP, #4]
0x417B4	0xB2A0    UXTH	R0, R4
0x417B6	0x4C14    LDR	R4, [PC, #80]
0x417B8	0x6824    LDR	R4, [R4, #0]
0x417BA	0x47A0    BLX	R4
0x417BC	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 829 :: 		
0x417C0	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 8 (R2)
0x417C2	0xB28A    UXTH	R2, R1
;__Lib_Mmc_SDIO.c, 831 :: 		
0x417C4	0xB290    UXTH	R0, R2
; i end address is: 8 (R2)
0x417C6	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI99
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI100:
;__Lib_Mmc_SDIO.c, 834 :: 		
0x417C8	0x20FF    MOVS	R0, #255
0x417CA	0x4C0F    LDR	R4, [PC, #60]
0x417CC	0x6824    LDR	R4, [R4, #0]
0x417CE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 835 :: 		
0x417D0	0x20FF    MOVS	R0, #255
0x417D2	0x4C0D    LDR	R4, [PC, #52]
0x417D4	0x6824    LDR	R4, [R4, #0]
0x417D6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 838 :: 		
0x417D8	0x20FF    MOVS	R0, #255
0x417DA	0x4C0B    LDR	R4, [PC, #44]
0x417DC	0x6824    LDR	R4, [R4, #0]
0x417DE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 839 :: 		
0x417E0	0xF000011F  AND	R1, R0, #31
0x417E4	0xB289    UXTH	R1, R1
;__Lib_Mmc_SDIO.c, 840 :: 		
0x417E6	0x2905    CMP	R1, #5
0x417E8	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI102
;__Lib_Mmc_SDIO.c, 842 :: 		
0x417EA	0xF000FCAF  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 843 :: 		
0x417EE	0x2003    MOVS	R0, #3
0x417F0	0x4C06    LDR	R4, [PC, #24]
0x417F2	0x6824    LDR	R4, [R4, #0]
0x417F4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 844 :: 		
0x417F6	0x2002    MOVS	R0, #2
0x417F8	0xE002    B	L_end_Mmc_Multi_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 845 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI102:
;__Lib_Mmc_SDIO.c, 847 :: 		
0x417FA	0xF000FDC9  BL	__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free+0
;__Lib_Mmc_SDIO.c, 848 :: 		
0x417FE	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 849 :: 		
L_end_Mmc_Multi_Write_Sector_SPI:
0x41800	0xF8DDE000  LDR	LR, [SP, #0]
0x41804	0xB003    ADD	SP, SP, #12
0x41806	0x4770    BX	LR
0x41808	0x0B142000  	_SPI_Rd_Ptr+0
0x4180C	0x0B182000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO:
;__Lib_Mmc_SDIO.c, 2502 :: 		
; data_for_registers start address is: 0 (R0)
0x41348	0xB081    SUB	SP, SP, #4
0x4134A	0xF8CDE000  STR	LR, [SP, #0]
0x4134E	0x4604    MOV	R4, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2504 :: 		
0x41350	0x490C    LDR	R1, [PC, #48]
0x41352	0x4620    MOV	R0, R4
0x41354	0xF7FFFBA6  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2505 :: 		
0x41358	0x1D21    ADDS	R1, R4, #4
0x4135A	0x4608    MOV	R0, R1
0x4135C	0x490A    LDR	R1, [PC, #40]
0x4135E	0xF7FFFBA1  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2506 :: 		
0x41362	0xF2040108  ADDW	R1, R4, #8
0x41366	0x4608    MOV	R0, R1
0x41368	0x4908    LDR	R1, [PC, #32]
0x4136A	0xF7FFFB9B  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2507 :: 		
0x4136E	0xF204010C  ADDW	R1, R4, #12
; data_for_registers end address is: 16 (R4)
0x41372	0x4608    MOV	R0, R1
0x41374	0x4906    LDR	R1, [PC, #24]
0x41376	0xF7FFFB95  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2508 :: 		
0x4137A	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2509 :: 		
L_end_Mmc_Read_Cid_SDIO:
0x4137C	0xF8DDE000  LDR	LR, [SP, #0]
0x41380	0xB001    ADD	SP, SP, #4
0x41382	0x4770    BX	LR
0x41384	0x0B302000  	__Lib_Mmc_SDIO_CID_TabSdio+0
0x41388	0x0B342000  	__Lib_Mmc_SDIO_CID_TabSdio+4
0x4138C	0x0B382000  	__Lib_Mmc_SDIO_CID_TabSdio+8
0x41390	0x0B3C2000  	__Lib_Mmc_SDIO_CID_TabSdio+12
; end of __Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO
__Lib_Mmc_SDIO_SwapMsbToLsb_32:
;__Lib_Mmc_SDIO.c, 1062 :: 		
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x40AA4	0xB081    SUB	SP, SP, #4
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 0 (R0)
; src start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1066 :: 		
0x40AA6	0x1CC3    ADDS	R3, R0, #3
; dst end address is: 0 (R0)
; dst start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1067 :: 		
; cnt start address is: 0 (R0)
0x40AA8	0x2000    MOVS	R0, #0
; src end address is: 4 (R1)
; dst end address is: 12 (R3)
; cnt end address is: 0 (R0)
L___Lib_Mmc_SDIO_SwapMsbToLsb_32103:
; cnt start address is: 0 (R0)
; dst start address is: 12 (R3)
; src start address is: 4 (R1)
0x40AAA	0x2804    CMP	R0, #4
0x40AAC	0xD206    BCS	L___Lib_Mmc_SDIO_SwapMsbToLsb_32104
;__Lib_Mmc_SDIO.c, 1069 :: 		
0x40AAE	0x780A    LDRB	R2, [R1, #0]
0x40AB0	0x701A    STRB	R2, [R3, #0]
0x40AB2	0x1C49    ADDS	R1, R1, #1
0x40AB4	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1067 :: 		
0x40AB6	0x1C40    ADDS	R0, R0, #1
0x40AB8	0xB2C0    UXTB	R0, R0
;__Lib_Mmc_SDIO.c, 1070 :: 		
; src end address is: 4 (R1)
; dst end address is: 12 (R3)
; cnt end address is: 0 (R0)
0x40ABA	0xE7F6    B	L___Lib_Mmc_SDIO_SwapMsbToLsb_32103
L___Lib_Mmc_SDIO_SwapMsbToLsb_32104:
;__Lib_Mmc_SDIO.c, 1071 :: 		
L_end_SwapMsbToLsb_32:
0x40ABC	0xB001    ADD	SP, SP, #4
0x40ABE	0x4770    BX	LR
; end of __Lib_Mmc_SDIO_SwapMsbToLsb_32
__Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO:
;__Lib_Mmc_SDIO.c, 2515 :: 		
; data_for_registers start address is: 0 (R0)
0x40CB0	0xB081    SUB	SP, SP, #4
0x40CB2	0xF8CDE000  STR	LR, [SP, #0]
0x40CB6	0x4604    MOV	R4, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2517 :: 		
0x40CB8	0x490C    LDR	R1, [PC, #48]
0x40CBA	0x4620    MOV	R0, R4
0x40CBC	0xF7FFFEF2  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2518 :: 		
0x40CC0	0x1D21    ADDS	R1, R4, #4
0x40CC2	0x4608    MOV	R0, R1
0x40CC4	0x490A    LDR	R1, [PC, #40]
0x40CC6	0xF7FFFEED  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2519 :: 		
0x40CCA	0xF2040108  ADDW	R1, R4, #8
0x40CCE	0x4608    MOV	R0, R1
0x40CD0	0x4908    LDR	R1, [PC, #32]
0x40CD2	0xF7FFFEE7  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2520 :: 		
0x40CD6	0xF204010C  ADDW	R1, R4, #12
; data_for_registers end address is: 16 (R4)
0x40CDA	0x4608    MOV	R0, R1
0x40CDC	0x4906    LDR	R1, [PC, #24]
0x40CDE	0xF7FFFEE1  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2522 :: 		
0x40CE2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2541 :: 		
L_end_Mmc_Read_Csd_SDIO:
0x40CE4	0xF8DDE000  LDR	LR, [SP, #0]
0x40CE8	0xB001    ADD	SP, SP, #4
0x40CEA	0x4770    BX	LR
0x40CEC	0x0B002000  	__Lib_Mmc_SDIO_CSD_TabSdio+0
0x40CF0	0x0B042000  	__Lib_Mmc_SDIO_CSD_TabSdio+4
0x40CF4	0x0B082000  	__Lib_Mmc_SDIO_CSD_TabSdio+8
0x40CF8	0x0B0C2000  	__Lib_Mmc_SDIO_CSD_TabSdio+12
; end of __Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO
__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2634 :: 		
; dbuff start address is: 0 (R0)
0x4106C	0xB082    SUB	SP, SP, #8
0x4106E	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2635 :: 		
;__Lib_Mmc_SDIO.c, 2636 :: 		
;__Lib_Mmc_SDIO.c, 2638 :: 		
; firstRead_mark start address is: 24 (R6)
0x41072	0x2601    MOVS	R6, #1
;__Lib_Mmc_SDIO.c, 2640 :: 		
; tempbuff start address is: 16 (R4)
0x41074	0x4604    MOV	R4, R0
; dbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2641 :: 		
; numOfWordRead start address is: 12 (R3)
0x41076	0x2300    MOVS	R3, #0
;__Lib_Mmc_SDIO.c, 2642 :: 		
; timeOut start address is: 20 (R5)
0x41078	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2646 :: 		
0x4107A	0x2001    MOVS	R0, #1
0x4107C	0xF001FC1A  BL	_SDIO_StopSDIOReadWait+0
; timeOut end address is: 20 (R5)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2648 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO330:
; timeOut start address is: 20 (R5)
; numOfWordRead start address is: 12 (R3)
; tempbuff start address is: 16 (R4)
; firstRead_mark start address is: 24 (R6)
0x41080	0x493A    LDR	R1, [PC, #232]
0x41082	0x680A    LDR	R2, [R1, #0]
0x41084	0x493A    LDR	R1, [PC, #232]
0x41086	0xEA020101  AND	R1, R2, R1, LSL #0
0x4108A	0x2900    CMP	R1, #0
0x4108C	0xD12F    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO483
0x4108E	0x4939    LDR	R1, [PC, #228]
0x41090	0x428D    CMP	R5, R1
0x41092	0xD82F    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO484
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO476:
;__Lib_Mmc_SDIO.c, 2650 :: 		
0x41094	0xF44F4000  MOV	R0, #32768
0x41098	0xF7FFFBC2  BL	_SDIO_GetFlagStatus+0
0x4109C	0xB1F8    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO334
; timeOut end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2654 :: 		
0x4109E	0x2E01    CMP	R6, #1
0x410A0	0xD104    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO481
; firstRead_mark end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2656 :: 		
0x410A2	0x2000    MOVS	R0, #0
0x410A4	0xF001FC06  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2657 :: 		
; firstRead_mark start address is: 8 (R2)
0x410A8	0x2200    MOVS	R2, #0
; firstRead_mark end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2658 :: 		
0x410AA	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO335
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO481:
;__Lib_Mmc_SDIO.c, 2654 :: 		
0x410AC	0xB2F2    UXTB	R2, R6
;__Lib_Mmc_SDIO.c, 2658 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO335:
;__Lib_Mmc_SDIO.c, 2660 :: 		
; firstRead_mark start address is: 8 (R2)
; count start address is: 20 (R5)
0x410AE	0x2500    MOVS	R5, #0
; firstRead_mark end address is: 8 (R2)
; count end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO336:
; count start address is: 20 (R5)
; firstRead_mark start address is: 8 (R2)
; tempbuff start address is: 16 (R4)
; numOfWordRead start address is: 12 (R3)
0x410B0	0x2D08    CMP	R5, #8
0x410B2	0xD20E    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO482
;__Lib_Mmc_SDIO.c, 2662 :: 		
0x410B4	0x00A9    LSLS	R1, R5, #2
0x410B6	0x1861    ADDS	R1, R4, R1
0x410B8	0x9101    STR	R1, [SP, #4]
0x410BA	0xF7FEFFDF  BL	_SDIO_ReadData+0
0x410BE	0x9901    LDR	R1, [SP, #4]
0x410C0	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2663 :: 		
0x410C2	0x1C59    ADDS	R1, R3, #1
0x410C4	0x460B    MOV	R3, R1
;__Lib_Mmc_SDIO.c, 2665 :: 		
0x410C6	0x2980    CMP	R1, #128
0x410C8	0xD301    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO339
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2666 :: 		
0x410CA	0x4618    MOV	R0, R3
0x410CC	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO337
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO339:
;__Lib_Mmc_SDIO.c, 2660 :: 		
; count start address is: 20 (R5)
0x410CE	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 2667 :: 		
; count end address is: 20 (R5)
; numOfWordRead end address is: 12 (R3)
0x410D0	0xE7EE    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO336
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO482:
;__Lib_Mmc_SDIO.c, 2660 :: 		
0x410D2	0x4618    MOV	R0, R3
;__Lib_Mmc_SDIO.c, 2667 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO337:
;__Lib_Mmc_SDIO.c, 2668 :: 		
; numOfWordRead start address is: 0 (R0)
0x410D4	0x3420    ADDS	R4, #32
;__Lib_Mmc_SDIO.c, 2669 :: 		
; timeOut start address is: 20 (R5)
0x410D6	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2670 :: 		
0x410D8	0x4603    MOV	R3, R0
; firstRead_mark end address is: 8 (R2)
; numOfWordRead end address is: 0 (R0)
0x410DA	0xB2D6    UXTB	R6, R2
0x410DC	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO340
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO334:
;__Lib_Mmc_SDIO.c, 2672 :: 		
; numOfWordRead start address is: 12 (R3)
; firstRead_mark start address is: 24 (R6)
0x410DE	0x1C6D    ADDS	R5, R5, #1
; timeOut end address is: 20 (R5)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2673 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO340:
;__Lib_Mmc_SDIO.c, 2675 :: 		
; timeOut start address is: 20 (R5)
; firstRead_mark start address is: 24 (R6)
; tempbuff start address is: 16 (R4)
; numOfWordRead start address is: 12 (R3)
0x410E0	0x2B80    CMP	R3, #128
0x410E2	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO341
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2676 :: 		
0x410E4	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO331
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO341:
;__Lib_Mmc_SDIO.c, 2677 :: 		
; tempbuff start address is: 16 (R4)
; firstRead_mark start address is: 24 (R6)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
0x410E6	0xE7CB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO330
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO331:
;__Lib_Mmc_SDIO.c, 2648 :: 		
0x410E8	0x461A    MOV	R2, R3
; numOfWordRead end address is: 12 (R3)
0x410EA	0x462B    MOV	R3, R5
0x410EC	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO478
; timeOut end address is: 20 (R5)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO483:
0x410EE	0x461A    MOV	R2, R3
0x410F0	0x462B    MOV	R3, R5
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO478:
; numOfWordRead start address is: 8 (R2)
; timeOut start address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
0x410F2	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO477
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO484:
0x410F4	0x461A    MOV	R2, R3
0x410F6	0x462B    MOV	R3, R5
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO477:
;__Lib_Mmc_SDIO.c, 2679 :: 		
; numOfWordRead start address is: 8 (R2)
; timeOut start address is: 12 (R3)
0x410F8	0xF04F0008  MOV	R0, #8
0x410FC	0xF7FFFB90  BL	_SDIO_GetFlagStatus+0
0x41100	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO342
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2681 :: 		
0x41102	0xF04F0008  MOV	R0, #8
0x41106	0xF7FFFB83  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2682 :: 		
0x4110A	0x2001    MOVS	R0, #1
0x4110C	0xE029    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2683 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO342:
;__Lib_Mmc_SDIO.c, 2684 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x4110E	0xF04F0002  MOV	R0, #2
0x41112	0xF7FFFB85  BL	_SDIO_GetFlagStatus+0
0x41116	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO344
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2686 :: 		
0x41118	0xF04F0002  MOV	R0, #2
0x4111C	0xF7FFFB78  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2687 :: 		
0x41120	0x2001    MOVS	R0, #1
0x41122	0xE01E    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2688 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO344:
;__Lib_Mmc_SDIO.c, 2689 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x41124	0xF04F0020  MOV	R0, #32
0x41128	0xF7FFFB7A  BL	_SDIO_GetFlagStatus+0
0x4112C	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO346
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2691 :: 		
0x4112E	0xF04F0020  MOV	R0, #32
0x41132	0xF7FFFB6D  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2692 :: 		
0x41136	0x2001    MOVS	R0, #1
0x41138	0xE013    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2693 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO346:
;__Lib_Mmc_SDIO.c, 2694 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x4113A	0xF44F7000  MOV	R0, #512
0x4113E	0xF7FFFB6F  BL	_SDIO_GetFlagStatus+0
0x41142	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO348
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2696 :: 		
0x41144	0xF44F7000  MOV	R0, #512
0x41148	0xF7FFFB62  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2697 :: 		
0x4114C	0x2001    MOVS	R0, #1
0x4114E	0xE008    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2698 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO348:
;__Lib_Mmc_SDIO.c, 2699 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x41150	0x4908    LDR	R1, [PC, #32]
0x41152	0x428B    CMP	R3, R1
0x41154	0xD802    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO480
; timeOut end address is: 12 (R3)
0x41156	0x2A80    CMP	R2, #128
0x41158	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO479
; numOfWordRead end address is: 8 (R2)
0x4115A	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO352
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO480:
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO479:
;__Lib_Mmc_SDIO.c, 2701 :: 		
0x4115C	0x2001    MOVS	R0, #1
0x4115E	0xE000    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2702 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO352:
;__Lib_Mmc_SDIO.c, 2704 :: 		
0x41160	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2705 :: 		
L_end_Mmc_Multi_Read_Sector_SDIO:
0x41162	0xF8DDE000  LDR	LR, [SP, #0]
0x41166	0xB002    ADD	SP, SP, #8
0x41168	0x4770    BX	LR
0x4116A	0xBF00    NOP
0x4116C	0x2C344001  	SDIO_STA+0
0x41170	0x032A0000  	#810
0x41174	0xFFFF001F  	#2097151
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO
__Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2852 :: 		
; dbuff start address is: 0 (R0)
0x41598	0xB084    SUB	SP, SP, #16
0x4159A	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2853 :: 		
;__Lib_Mmc_SDIO.c, 2854 :: 		
; bytestransferred start address is: 24 (R6)
0x4159E	0xF04F0600  MOV	R6, #0
;__Lib_Mmc_SDIO.c, 2855 :: 		
;__Lib_Mmc_SDIO.c, 2859 :: 		
; tempbuff start address is: 20 (R5)
0x415A2	0x4605    MOV	R5, R0
; dbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2860 :: 		
0x415A4	0xF2402200  MOVW	R2, #512
0x415A8	0x495D    LDR	R1, [PC, #372]
0x415AA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2861 :: 		
0x415AC	0x2100    MOVS	R1, #0
0x415AE	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2862 :: 		
0x415B0	0x2100    MOVS	R1, #0
0x415B2	0x9103    STR	R1, [SP, #12]
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2864 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359:
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x415B4	0x495B    LDR	R1, [PC, #364]
0x415B6	0x680A    LDR	R2, [R1, #0]
0x415B8	0x495B    LDR	R1, [PC, #364]
0x415BA	0xEA020101  AND	R1, R2, R1, LSL #0
0x415BE	0x2900    CMP	R1, #0
0x415C0	0xF040806E  BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO488
0x415C4	0x9A03    LDR	R2, [SP, #12]
0x415C6	0x4959    LDR	R1, [PC, #356]
0x415C8	0x428A    CMP	R2, R1
0x415CA	0xF2008069  BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO487
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO486:
;__Lib_Mmc_SDIO.c, 2866 :: 		
0x415CE	0xF44F4080  MOV	R0, #16384
0x415D2	0xF7FFF925  BL	_SDIO_GetFlagStatus+0
0x415D6	0x2800    CMP	R0, #0
0x415D8	0xF000805A  BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO363
;__Lib_Mmc_SDIO.c, 2868 :: 		
0x415DC	0x4950    LDR	R1, [PC, #320]
0x415DE	0x6809    LDR	R1, [R1, #0]
0x415E0	0x1B89    SUB	R1, R1, R6
0x415E2	0x2920    CMP	R1, #32
0x415E4	0xD31B    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO364
;__Lib_Mmc_SDIO.c, 2870 :: 		
; count start address is: 28 (R7)
0x415E6	0x2700    MOVS	R7, #0
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x415E8	0x4633    MOV	R3, R6
0x415EA	0x463A    MOV	R2, R7
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO365:
; count start address is: 8 (R2)
; bytestransferred start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
0x415EC	0x2A08    CMP	R2, #8
0x415EE	0xD20E    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366
;__Lib_Mmc_SDIO.c, 2872 :: 		
0x415F0	0x0091    LSLS	R1, R2, #2
0x415F2	0x1869    ADDS	R1, R5, R1
0x415F4	0x6809    LDR	R1, [R1, #0]
0x415F6	0x4608    MOV	R0, R1
0x415F8	0xF7FEFD38  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2873 :: 		
0x415FC	0x9902    LDR	R1, [SP, #8]
0x415FE	0x1C49    ADDS	R1, R1, #1
0x41600	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2874 :: 		
0x41602	0x2980    CMP	R1, #128
0x41604	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO368
; count end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2875 :: 		
0x41606	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO368:
;__Lib_Mmc_SDIO.c, 2870 :: 		
; count start address is: 8 (R2)
0x41608	0x1C57    ADDS	R7, R2, #1
; count end address is: 8 (R2)
; count start address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 2876 :: 		
; count end address is: 28 (R7)
0x4160A	0x463A    MOV	R2, R7
0x4160C	0xE7EE    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO365
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366:
;__Lib_Mmc_SDIO.c, 2877 :: 		
0x4160E	0xF2050120  ADDW	R1, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
0x41612	0x4608    MOV	R0, R1
;__Lib_Mmc_SDIO.c, 2878 :: 		
0x41614	0xF2030120  ADDW	R1, R3, #32
; bytestransferred end address is: 12 (R3)
; bytestransferred start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2879 :: 		
0x41618	0x460E    MOV	R6, R1
; tempbuff end address is: 0 (R0)
; bytestransferred end address is: 4 (R1)
0x4161A	0x4605    MOV	R5, R0
0x4161C	0xE02F    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO369
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO364:
;__Lib_Mmc_SDIO.c, 2882 :: 		
; bytestransferred start address is: 24 (R6)
; tempbuff start address is: 20 (R5)
0x4161E	0x4940    LDR	R1, [PC, #256]
0x41620	0x6809    LDR	R1, [R1, #0]
0x41622	0x1B89    SUB	R1, R1, R6
0x41624	0xF0010103  AND	R1, R1, #3
0x41628	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO370
0x4162A	0x493D    LDR	R1, [PC, #244]
0x4162C	0x6809    LDR	R1, [R1, #0]
0x4162E	0x1B89    SUB	R1, R1, R6
0x41630	0x0889    LSRS	R1, R1, #2
0x41632	0x9101    STR	R1, [SP, #4]
0x41634	0xE005    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO371
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO370:
;__Lib_Mmc_SDIO.c, 2883 :: 		
0x41636	0x493A    LDR	R1, [PC, #232]
0x41638	0x6809    LDR	R1, [R1, #0]
0x4163A	0x1B89    SUB	R1, R1, R6
0x4163C	0x0889    LSRS	R1, R1, #2
0x4163E	0x1C49    ADDS	R1, R1, #1
0x41640	0x9101    STR	R1, [SP, #4]
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO371:
; restwords start address is: 0 (R0)
0x41642	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2885 :: 		
; count start address is: 28 (R7)
0x41644	0x2700    MOVS	R7, #0
; restwords end address is: 0 (R0)
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x41646	0x46A8    MOV	R8, R5
0x41648	0x4634    MOV	R4, R6
0x4164A	0x4603    MOV	R3, R0
0x4164C	0x463A    MOV	R2, R7
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO372:
; count start address is: 8 (R2)
; restwords start address is: 12 (R3)
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 32 (R8)
0x4164E	0x429A    CMP	R2, R3
0x41650	0xD213    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO373
;__Lib_Mmc_SDIO.c, 2887 :: 		
0x41652	0xF8D81000  LDR	R1, [R8, #0]
0x41656	0x4608    MOV	R0, R1
0x41658	0xF7FEFD08  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2888 :: 		
0x4165C	0x9902    LDR	R1, [SP, #8]
0x4165E	0x1C49    ADDS	R1, R1, #1
0x41660	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2889 :: 		
0x41662	0x2980    CMP	R1, #128
0x41664	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO375
; count end address is: 8 (R2)
; restwords end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2890 :: 		
0x41666	0xE008    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO373
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO375:
;__Lib_Mmc_SDIO.c, 2885 :: 		
; restwords start address is: 12 (R3)
; count start address is: 8 (R2)
0x41668	0x1C51    ADDS	R1, R2, #1
; count end address is: 8 (R2)
; count start address is: 28 (R7)
0x4166A	0x460F    MOV	R7, R1
0x4166C	0xF1080504  ADD	R5, R8, #4
; tempbuff end address is: 32 (R8)
; tempbuff start address is: 20 (R5)
0x41670	0x1D26    ADDS	R6, R4, #4
; bytestransferred end address is: 16 (R4)
; bytestransferred start address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2891 :: 		
0x41672	0x46A8    MOV	R8, R5
; restwords end address is: 12 (R3)
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x41674	0x4634    MOV	R4, R6
0x41676	0x463A    MOV	R2, R7
0x41678	0xE7E9    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO372
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO373:
;__Lib_Mmc_SDIO.c, 2892 :: 		
; tempbuff start address is: 32 (R8)
; bytestransferred start address is: 16 (R4)
0x4167A	0x4626    MOV	R6, R4
; bytestransferred end address is: 16 (R4)
; tempbuff end address is: 32 (R8)
0x4167C	0x4645    MOV	R5, R8
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO369:
;__Lib_Mmc_SDIO.c, 2893 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x4167E	0x9902    LDR	R1, [SP, #8]
0x41680	0x2980    CMP	R1, #128
0x41682	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO376
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2894 :: 		
0x41684	0xE00C    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO360
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO376:
;__Lib_Mmc_SDIO.c, 2895 :: 		
; bytestransferred start address is: 24 (R6)
; tempbuff start address is: 20 (R5)
0x41686	0x2100    MOVS	R1, #0
0x41688	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDIO.c, 2896 :: 		
0x4168A	0x4629    MOV	R1, R5
0x4168C	0x4630    MOV	R0, R6
0x4168E	0xE004    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO377
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO363:
;__Lib_Mmc_SDIO.c, 2898 :: 		
0x41690	0x9903    LDR	R1, [SP, #12]
0x41692	0x1C49    ADDS	R1, R1, #1
0x41694	0x9103    STR	R1, [SP, #12]
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x41696	0x4629    MOV	R1, R5
0x41698	0x4630    MOV	R0, R6
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO377:
;__Lib_Mmc_SDIO.c, 2899 :: 		
; bytestransferred start address is: 0 (R0)
; tempbuff start address is: 4 (R1)
0x4169A	0x4606    MOV	R6, R0
; bytestransferred end address is: 0 (R0)
; tempbuff end address is: 4 (R1)
0x4169C	0x460D    MOV	R5, R1
0x4169E	0xE789    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO360:
;__Lib_Mmc_SDIO.c, 2864 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO488:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO487:
;__Lib_Mmc_SDIO.c, 2901 :: 		
0x416A0	0xF04F0008  MOV	R0, #8
0x416A4	0xF7FFF8BC  BL	_SDIO_GetFlagStatus+0
0x416A8	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO378
;__Lib_Mmc_SDIO.c, 2903 :: 		
0x416AA	0xF04F0008  MOV	R0, #8
0x416AE	0xF7FFF8AF  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2904 :: 		
0x416B2	0x2001    MOVS	R0, #1
0x416B4	0xE030    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2905 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO378:
;__Lib_Mmc_SDIO.c, 2906 :: 		
0x416B6	0xF04F0002  MOV	R0, #2
0x416BA	0xF7FFF8B1  BL	_SDIO_GetFlagStatus+0
0x416BE	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO380
;__Lib_Mmc_SDIO.c, 2908 :: 		
0x416C0	0xF04F0002  MOV	R0, #2
0x416C4	0xF7FFF8A4  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2909 :: 		
0x416C8	0x2001    MOVS	R0, #1
0x416CA	0xE025    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2910 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO380:
;__Lib_Mmc_SDIO.c, 2911 :: 		
0x416CC	0xF04F0010  MOV	R0, #16
0x416D0	0xF7FFF8A6  BL	_SDIO_GetFlagStatus+0
0x416D4	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO382
;__Lib_Mmc_SDIO.c, 2913 :: 		
0x416D6	0xF04F0010  MOV	R0, #16
0x416DA	0xF7FFF899  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2914 :: 		
0x416DE	0x2001    MOVS	R0, #1
0x416E0	0xE01A    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2915 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO382:
;__Lib_Mmc_SDIO.c, 2916 :: 		
0x416E2	0xF44F7000  MOV	R0, #512
0x416E6	0xF7FFF89B  BL	_SDIO_GetFlagStatus+0
0x416EA	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO384
;__Lib_Mmc_SDIO.c, 2918 :: 		
0x416EC	0xF44F7000  MOV	R0, #512
0x416F0	0xF7FFF88E  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2919 :: 		
0x416F4	0x2001    MOVS	R0, #1
0x416F6	0xE00F    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2920 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO384:
;__Lib_Mmc_SDIO.c, 2921 :: 		
0x416F8	0x9A03    LDR	R2, [SP, #12]
0x416FA	0x490C    LDR	R1, [PC, #48]
0x416FC	0x428A    CMP	R2, R1
0x416FE	0xD803    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO490
0x41700	0x9902    LDR	R1, [SP, #8]
0x41702	0x2980    CMP	R1, #128
0x41704	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO489
0x41706	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO388
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO490:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO489:
;__Lib_Mmc_SDIO.c, 2922 :: 		
0x41708	0x2001    MOVS	R0, #1
0x4170A	0xE005    B	L_end_Mmc_Multi_Write_Sector_SDIO
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO388:
;__Lib_Mmc_SDIO.c, 2924 :: 		
0x4170C	0x4A08    LDR	R2, [PC, #32]
0x4170E	0x6811    LDR	R1, [R2, #0]
0x41710	0xF5017100  ADD	R1, R1, #512
0x41714	0x6011    STR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2926 :: 		
0x41716	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2927 :: 		
L_end_Mmc_Multi_Write_Sector_SDIO:
0x41718	0xF8DDE000  LDR	LR, [SP, #0]
0x4171C	0xB004    ADD	SP, SP, #16
0x4171E	0x4770    BX	LR
0x41720	0x02B02000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x41724	0x2C344001  	SDIO_STA+0
0x41728	0x031A0000  	#794
0x4172C	0xFFFF001F  	#2097151
0x41730	0x0B102000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO
__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy:
;__Lib_FAT32_STM32_M3_M4_M7.c, 150 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x45DB0	0xB081    SUB	SP, SP, #4
0x45DB2	0x460B    MOV	R3, R1
0x45DB4	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 154 :: 		
; ss start address is: 0 (R0)
0x45DB6	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 155 :: 		
; dd start address is: 20 (R5)
0x45DB8	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 156 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy2:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x45DBA	0xB214    SXTH	R4, R2
0x45DBC	0x1E53    SUBS	R3, R2, #1
0x45DBE	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x45DC0	0xB124    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy3
; n end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 157 :: 		
; n start address is: 8 (R2)
0x45DC2	0x7803    LDRB	R3, [R0, #0]
0x45DC4	0x702B    STRB	R3, [R5, #0]
0x45DC6	0x1C6D    ADDS	R5, R5, #1
0x45DC8	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x45DCA	0xE7F6    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy2
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy3:
;__Lib_FAT32_STM32_M3_M4_M7.c, 159 :: 		
0x45DCC	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 160 :: 		
L_end_alt_memcpy:
0x45DCE	0xB001    ADD	SP, SP, #4
0x45DD0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memcpy
__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1051 :: 		
; entryIdx start address is: 12 (R3)
; entryCl start address is: 8 (R2)
; pD start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x4527C	0xB083    SUB	SP, SP, #12
0x4527E	0xF8CDE000  STR	LR, [SP, #0]
0x45282	0x4698    MOV	R8, R3
0x45284	0x4603    MOV	R3, R0
0x45286	0x460E    MOV	R6, R1
0x45288	0x4617    MOV	R7, R2
; entryIdx end address is: 12 (R3)
; entryCl end address is: 8 (R2)
; pD end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
; pD start address is: 24 (R6)
; entryCl start address is: 28 (R7)
; entryIdx start address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1053 :: 		
0x4528A	0xF20604FF  ADDW	R4, R6, #255
0x4528E	0x9401    STR	R4, [SP, #4]
0x45290	0xF203040B  ADDW	R4, R3, #11
0x45294	0x4620    MOV	R0, R4
0x45296	0xF7FCFF29  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x4529A	0x9C01    LDR	R4, [SP, #4]
0x4529C	0x7020    STRB	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1054 :: 		
0x4529E	0xF5067480  ADD	R4, R6, #256
0x452A2	0x9401    STR	R4, [SP, #4]
0x452A4	0xF203041C  ADDW	R4, R3, #28
0x452A8	0x4620    MOV	R0, R4
0x452AA	0xF7FCFECF  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x452AE	0x9C01    LDR	R4, [SP, #4]
0x452B0	0x6020    STR	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1055 :: 		
0x452B2	0xF5067482  ADD	R4, R6, #260
0x452B6	0x9402    STR	R4, [SP, #8]
0x452B8	0xF2030414  ADDW	R4, R3, #20
0x452BC	0x4620    MOV	R0, R4
0x452BE	0xF7FCFF1B  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x452C2	0xB284    UXTH	R4, R0
0x452C4	0x0424    LSLS	R4, R4, #16
0x452C6	0x9401    STR	R4, [SP, #4]
0x452C8	0xF203041A  ADDW	R4, R3, #26
0x452CC	0x4620    MOV	R0, R4
0x452CE	0xF7FCFF13  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x452D2	0x9C01    LDR	R4, [SP, #4]
0x452D4	0x1825    ADDS	R5, R4, R0
0x452D6	0x9C02    LDR	R4, [SP, #8]
0x452D8	0x6025    STR	R5, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1057 :: 		
0x452DA	0xF203040B  ADDW	R4, R3, #11
; pDE end address is: 12 (R3)
0x452DE	0x7824    LDRB	R4, [R4, #0]
0x452E0	0xF004043F  AND	R4, R4, #63
0x452E4	0xB2E4    UXTB	R4, R4
0x452E6	0x2C0F    CMP	R4, #15
0x452E8	0xD00F    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt206
;__Lib_FAT32_STM32_M3_M4_M7.c, 1058 :: 		
0x452EA	0x22FF    MOVS	R2, #255
0x452EC	0xB212    SXTH	R2, R2
0x452EE	0x2100    MOVS	R1, #0
0x452F0	0x4630    MOV	R0, R6
0x452F2	0xF7FFFF7F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1059 :: 		
0x452F6	0x4642    MOV	R2, R8
; entryIdx end address is: 32 (R8)
0x452F8	0x4639    MOV	R1, R7
; entryCl end address is: 28 (R7)
0x452FA	0x4630    MOV	R0, R6
; pD end address is: 24 (R6)
0x452FC	0xF7FDFF78  BL	__Lib_FAT32_STM32_M3_M4_M7_getFullName+0
0x45300	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt207
;__Lib_FAT32_STM32_M3_M4_M7.c, 1060 :: 		
0x45302	0x20FF    MOVS	R0, #-1
0x45304	0xB240    SXTB	R0, R0
0x45306	0xE004    B	L_end_DE_getDirEnt
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt207:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1061 :: 		
0x45308	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt208
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt206:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1063 :: 		
; pD start address is: 24 (R6)
0x4530A	0x2400    MOVS	R4, #0
0x4530C	0x7034    STRB	R4, [R6, #0]
; pD end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt208:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1065 :: 		
0x4530E	0x2000    MOVS	R0, #0
0x45310	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1066 :: 		
L_end_DE_getDirEnt:
0x45312	0xF8DDE000  LDR	LR, [SP, #0]
0x45316	0xB003    ADD	SP, SP, #12
0x45318	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt
__Lib_FAT32_STM32_M3_M4_M7_getFullName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 819 :: 		
0x431F0	0xB092    SUB	SP, SP, #72
0x431F2	0xF8CDE000  STR	LR, [SP, #0]
0x431F6	0x900F    STR	R0, [SP, #60]
0x431F8	0x9110    STR	R1, [SP, #64]
0x431FA	0x9211    STR	R2, [SP, #68]
;__Lib_FAT32_STM32_M3_M4_M7.c, 826 :: 		
0x431FC	0xAB0E    ADD	R3, SP, #56
0x431FE	0x461A    MOV	R2, R3
0x43200	0x9911    LDR	R1, [SP, #68]
0x43202	0x9810    LDR	R0, [SP, #64]
0x43204	0xF7FEFEBA  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x43208	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName171
;__Lib_FAT32_STM32_M3_M4_M7.c, 827 :: 		
0x4320A	0x20FF    MOVS	R0, #-1
0x4320C	0xB240    SXTB	R0, R0
0x4320E	0xE0C6    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName171:
;__Lib_FAT32_STM32_M3_M4_M7.c, 829 :: 		
0x43210	0x4B65    LDR	R3, [PC, #404]
0x43212	0x681B    LDR	R3, [R3, #0]
0x43214	0x1E5C    SUBS	R4, R3, #1
0x43216	0x9B11    LDR	R3, [SP, #68]
0x43218	0x4023    ANDS	R3, R4
0x4321A	0x015C    LSLS	R4, R3, #5
0x4321C	0x4B63    LDR	R3, [PC, #396]
0x4321E	0x1919    ADDS	R1, R3, R4
; pDE start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 830 :: 		
; i start address is: 16 (R4)
0x43220	0x2401    MOVS	R4, #1
; pDE end address is: 4 (R1)
; i end address is: 16 (R4)
0x43222	0xB2E0    UXTB	R0, R4
L___Lib_FAT32_STM32_M3_M4_M7_getFullName172:
; i start address is: 0 (R0)
; pDE start address is: 4 (R1)
0x43224	0x2808    CMP	R0, #8
0x43226	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFullName173
;__Lib_FAT32_STM32_M3_M4_M7.c, 831 :: 		
0x43228	0x180B    ADDS	R3, R1, R0
0x4322A	0x781B    LDRB	R3, [R3, #0]
0x4322C	0x2B7E    CMP	R3, #126
0x4322E	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFullName175
;__Lib_FAT32_STM32_M3_M4_M7.c, 832 :: 		
0x43230	0xE003    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName173
;__Lib_FAT32_STM32_M3_M4_M7.c, 833 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName175:
;__Lib_FAT32_STM32_M3_M4_M7.c, 830 :: 		
0x43232	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x43234	0xB2DC    UXTB	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 834 :: 		
; i end address is: 16 (R4)
0x43236	0xB2E0    UXTB	R0, R4
0x43238	0xE7F4    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName172
L___Lib_FAT32_STM32_M3_M4_M7_getFullName173:
;__Lib_FAT32_STM32_M3_M4_M7.c, 836 :: 		
; i start address is: 0 (R0)
0x4323A	0x2808    CMP	R0, #8
0x4323C	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFullName176
; i end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 837 :: 		
0x4323E	0x4608    MOV	R0, R1
0x43240	0x990F    LDR	R1, [SP, #60]
; pDE end address is: 4 (R1)
0x43242	0xF7FEFD9B  BL	__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName+0
0x43246	0xE0AA    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName176:
;__Lib_FAT32_STM32_M3_M4_M7.c, 839 :: 		
; pDE start address is: 4 (R1)
0x43248	0xF10D0316  ADD	R3, SP, #22
0x4324C	0x2220    MOVS	R2, #32
0x4324E	0xB212    SXTH	R2, R2
; pDE end address is: 4 (R1)
0x43250	0x4618    MOV	R0, R3
0x43252	0xF002FDAD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 841 :: 		
0x43256	0xAC0E    ADD	R4, SP, #56
0x43258	0x9B11    LDR	R3, [SP, #68]
0x4325A	0x1E5B    SUBS	R3, R3, #1
0x4325C	0x9311    STR	R3, [SP, #68]
0x4325E	0x4622    MOV	R2, R4
0x43260	0x4619    MOV	R1, R3
0x43262	0x9810    LDR	R0, [SP, #64]
0x43264	0xF7FEFE8A  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x43268	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName177
;__Lib_FAT32_STM32_M3_M4_M7.c, 842 :: 		
0x4326A	0x20FF    MOVS	R0, #-1
0x4326C	0xB240    SXTB	R0, R0
0x4326E	0xE096    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName177:
;__Lib_FAT32_STM32_M3_M4_M7.c, 844 :: 		
0x43270	0x4B4D    LDR	R3, [PC, #308]
0x43272	0x681B    LDR	R3, [R3, #0]
0x43274	0x1E5C    SUBS	R4, R3, #1
0x43276	0x9B11    LDR	R3, [SP, #68]
0x43278	0x4023    ANDS	R3, R4
0x4327A	0x015C    LSLS	R4, R3, #5
0x4327C	0x4B4B    LDR	R3, [PC, #300]
0x4327E	0x191B    ADDS	R3, R3, R4
; pLE start address is: 20 (R5)
0x43280	0x461D    MOV	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 846 :: 		
0x43282	0x330B    ADDS	R3, #11
0x43284	0x781B    LDRB	R3, [R3, #0]
0x43286	0xF003033F  AND	R3, R3, #63
0x4328A	0xB2DB    UXTB	R3, R3
0x4328C	0x2B0F    CMP	R3, #15
0x4328E	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName178
; pLE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 847 :: 		
0x43290	0xF10D0316  ADD	R3, SP, #22
0x43294	0x990F    LDR	R1, [SP, #60]
0x43296	0x4618    MOV	R0, R3
0x43298	0xF7FEFD70  BL	__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName+0
0x4329C	0xE07F    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName178:
;__Lib_FAT32_STM32_M3_M4_M7.c, 850 :: 		
; pLE start address is: 20 (R5)
0x4329E	0xF10D0316  ADD	R3, SP, #22
0x432A2	0x4618    MOV	R0, R3
0x432A4	0xF7FFF858  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x432A8	0xF88D0008  STRB	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 851 :: 		
; ord start address is: 32 (R8)
0x432AC	0xF2400801  MOVW	R8, #1
; pLE end address is: 20 (R5)
; ord end address is: 32 (R8)
0x432B0	0x462F    MOV	R7, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 853 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName179:
;__Lib_FAT32_STM32_M3_M4_M7.c, 854 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x432B2	0xF207030B  ADDW	R3, R7, #11
0x432B6	0x781B    LDRB	R3, [R3, #0]
0x432B8	0xF003033F  AND	R3, R3, #63
0x432BC	0xB2DB    UXTB	R3, R3
0x432BE	0x2B0F    CMP	R3, #15
0x432C0	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName181
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 855 :: 		
0x432C2	0x24C0    MOVS	R4, #-64
0x432C4	0xB264    SXTB	R4, R4
0x432C6	0x4B3A    LDR	R3, [PC, #232]
0x432C8	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 856 :: 		
0x432CA	0x20FF    MOVS	R0, #-1
0x432CC	0xB240    SXTB	R0, R0
0x432CE	0xE066    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 857 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName181:
;__Lib_FAT32_STM32_M3_M4_M7.c, 858 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x432D0	0xF207030D  ADDW	R3, R7, #13
0x432D4	0x781C    LDRB	R4, [R3, #0]
0x432D6	0xF89D3008  LDRB	R3, [SP, #8]
0x432DA	0x429C    CMP	R4, R3
0x432DC	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName182
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 859 :: 		
0x432DE	0x24C1    MOVS	R4, #-63
0x432E0	0xB264    SXTB	R4, R4
0x432E2	0x4B33    LDR	R3, [PC, #204]
0x432E4	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 860 :: 		
0x432E6	0x20FF    MOVS	R0, #-1
0x432E8	0xB240    SXTB	R0, R0
0x432EA	0xE058    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 861 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName182:
;__Lib_FAT32_STM32_M3_M4_M7.c, 862 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x432EC	0x783B    LDRB	R3, [R7, #0]
0x432EE	0xF003031F  AND	R3, R3, #31
0x432F2	0xB2DB    UXTB	R3, R3
0x432F4	0x4543    CMP	R3, R8
0x432F6	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName183
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 863 :: 		
0x432F8	0x24C2    MOVS	R4, #-62
0x432FA	0xB264    SXTB	R4, R4
0x432FC	0x4B2C    LDR	R3, [PC, #176]
0x432FE	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 864 :: 		
0x43300	0x20FF    MOVS	R0, #-1
0x43302	0xB240    SXTB	R0, R0
0x43304	0xE04B    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 865 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName183:
;__Lib_FAT32_STM32_M3_M4_M7.c, 866 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x43306	0xF10D0309  ADD	R3, SP, #9
0x4330A	0x4619    MOV	R1, R3
0x4330C	0x4638    MOV	R0, R7
0x4330E	0xF7FFFA53  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_getName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 868 :: 		
; i start address is: 0 (R0)
0x43312	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 869 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName184:
;__Lib_FAT32_STM32_M3_M4_M7.c, 870 :: 		
; i start address is: 24 (R6)
; i start address is: 0 (R0)
; pLE start address is: 28 (R7)
; ord start address is: 32 (R8)
0x43314	0xF1A80401  SUB	R4, R8, #1
0x43318	0xB224    SXTH	R4, R4
0x4331A	0x230D    MOVS	R3, #13
0x4331C	0xB21B    SXTH	R3, R3
0x4331E	0x4363    MULS	R3, R4, R3
0x43320	0xB21B    SXTH	R3, R3
0x43322	0x18C4    ADDS	R4, R0, R3
0x43324	0xB224    SXTH	R4, R4
0x43326	0x9B0F    LDR	R3, [SP, #60]
0x43328	0x191C    ADDS	R4, R3, R4
0x4332A	0xF10D0309  ADD	R3, SP, #9
0x4332E	0x181B    ADDS	R3, R3, R0
0x43330	0x781B    LDRB	R3, [R3, #0]
0x43332	0x7023    STRB	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 871 :: 		
0x43334	0x1C43    ADDS	R3, R0, #1
0x43336	0xB2DB    UXTB	R3, R3
; i end address is: 0 (R0)
; i start address is: 24 (R6)
0x43338	0xB2DE    UXTB	R6, R3
; i end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 872 :: 		
0x4333A	0x2B0D    CMP	R3, #13
0x4333C	0xD206    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFullName1225
; i end address is: 24 (R6)
; i start address is: 24 (R6)
0x4333E	0xF10D0309  ADD	R3, SP, #9
0x43342	0x199B    ADDS	R3, R3, R6
0x43344	0x781B    LDRB	R3, [R3, #0]
0x43346	0xB10B    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_getFullName1224
; i end address is: 24 (R6)
0x43348	0xB2F0    UXTB	R0, R6
0x4334A	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName184
L___Lib_FAT32_STM32_M3_M4_M7_getFullName1225:
L___Lib_FAT32_STM32_M3_M4_M7_getFullName1224:
;__Lib_FAT32_STM32_M3_M4_M7.c, 874 :: 		
0x4334C	0x783B    LDRB	R3, [R7, #0]
; pLE end address is: 28 (R7)
0x4334E	0xF0030340  AND	R3, R3, #64
0x43352	0xB2DB    UXTB	R3, R3
0x43354	0xB113    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_getFullName189
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 875 :: 		
0x43356	0x2000    MOVS	R0, #0
0x43358	0xB240    SXTB	R0, R0
0x4335A	0xE020    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName189:
;__Lib_FAT32_STM32_M3_M4_M7.c, 877 :: 		
; ord start address is: 32 (R8)
0x4335C	0xF1080301  ADD	R3, R8, #1
; ord end address is: 32 (R8)
; ord start address is: 4 (R1)
0x43360	0xB2D9    UXTB	R1, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 879 :: 		
0x43362	0xAC0E    ADD	R4, SP, #56
0x43364	0x9B11    LDR	R3, [SP, #68]
0x43366	0x1E5B    SUBS	R3, R3, #1
0x43368	0x9311    STR	R3, [SP, #68]
0x4336A	0xF88D1004  STRB	R1, [SP, #4]
0x4336E	0x4622    MOV	R2, R4
0x43370	0x4619    MOV	R1, R3
0x43372	0x9810    LDR	R0, [SP, #64]
0x43374	0xF7FEFE02  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x43378	0xF89D1004  LDRB	R1, [SP, #4]
0x4337C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName190
; ord end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 880 :: 		
0x4337E	0x20FF    MOVS	R0, #-1
0x43380	0xB240    SXTB	R0, R0
0x43382	0xE00C    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName190:
;__Lib_FAT32_STM32_M3_M4_M7.c, 882 :: 		
; ord start address is: 4 (R1)
0x43384	0x4B08    LDR	R3, [PC, #32]
0x43386	0x681B    LDR	R3, [R3, #0]
0x43388	0x1E5C    SUBS	R4, R3, #1
0x4338A	0x9B11    LDR	R3, [SP, #68]
0x4338C	0x4023    ANDS	R3, R4
0x4338E	0x015C    LSLS	R4, R3, #5
0x43390	0x4B06    LDR	R3, [PC, #24]
0x43392	0x191B    ADDS	R3, R3, R4
; pLE start address is: 16 (R4)
0x43394	0x461C    MOV	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 883 :: 		
0x43396	0x4627    MOV	R7, R4
; ord end address is: 4 (R1)
; pLE end address is: 16 (R4)
0x43398	0xFA5FF881  UXTB	R8, R1
0x4339C	0xE789    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName179
;__Lib_FAT32_STM32_M3_M4_M7.c, 884 :: 		
L_end_getFullName:
0x4339E	0xF8DDE000  LDR	LR, [SP, #0]
0x433A2	0xB012    ADD	SP, SP, #72
0x433A4	0x4770    BX	LR
0x433A6	0xBF00    NOP
0x433A8	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x433AC	0x06F82000  	_f32_sector+4
0x433B0	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_getFullName
__Lib_FAT32_STM32_M3_M4_M7_readSectorChain:
;__Lib_FAT32_STM32_M3_M4_M7.c, 739 :: 		
; sc start address is: 8 (R2)
; entry start address is: 4 (R1)
; clust start address is: 0 (R0)
0x41F7C	0xB083    SUB	SP, SP, #12
0x41F7E	0xF8CDE000  STR	LR, [SP, #0]
0x41F82	0x9201    STR	R2, [SP, #4]
0x41F84	0x460A    MOV	R2, R1
0x41F86	0x9901    LDR	R1, [SP, #4]
; sc end address is: 8 (R2)
; entry end address is: 4 (R1)
; clust end address is: 0 (R0)
; clust start address is: 0 (R0)
; entry start address is: 8 (R2)
; sc start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 740 :: 		
0x41F88	0x9101    STR	R1, [SP, #4]
0x41F8A	0x9202    STR	R2, [SP, #8]
0x41F8C	0x460A    MOV	R2, R1
; entry end address is: 8 (R2)
0x41F8E	0x9902    LDR	R1, [SP, #8]
; clust end address is: 0 (R0)
0x41F90	0xF7FFF956  BL	__Lib_FAT32_STM32_M3_M4_M7_countSector+0
0x41F94	0x9901    LDR	R1, [SP, #4]
0x41F96	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain148
; sc end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 741 :: 		
0x41F98	0x20FF    MOVS	R0, #-1
0x41F9A	0xB240    SXTB	R0, R0
0x41F9C	0xE009    B	L_end_readSectorChain
L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain148:
;__Lib_FAT32_STM32_M3_M4_M7.c, 743 :: 		
; sc start address is: 4 (R1)
0x41F9E	0x680B    LDR	R3, [R1, #0]
; sc end address is: 4 (R1)
0x41FA0	0x4618    MOV	R0, R3
0x41FA2	0xF7FFFDA1  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x41FA6	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain149
;__Lib_FAT32_STM32_M3_M4_M7.c, 744 :: 		
0x41FA8	0x20FF    MOVS	R0, #-1
0x41FAA	0xB240    SXTB	R0, R0
0x41FAC	0xE001    B	L_end_readSectorChain
L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain149:
;__Lib_FAT32_STM32_M3_M4_M7.c, 746 :: 		
0x41FAE	0x2000    MOVS	R0, #0
0x41FB0	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 747 :: 		
L_end_readSectorChain:
0x41FB2	0xF8DDE000  LDR	LR, [SP, #0]
0x41FB6	0xB003    ADD	SP, SP, #12
0x41FB8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_readSectorChain
__Lib_FAT32_STM32_M3_M4_M7_countSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 696 :: 		
; clust start address is: 0 (R0)
0x41240	0xB085    SUB	SP, SP, #20
0x41242	0xF8CDE000  STR	LR, [SP, #0]
0x41246	0x9103    STR	R1, [SP, #12]
0x41248	0x4601    MOV	R1, R0
0x4124A	0x9204    STR	R2, [SP, #16]
; clust end address is: 0 (R0)
; clust start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 702 :: 		
0x4124C	0x4B2F    LDR	R3, [PC, #188]
0x4124E	0x681B    LDR	R3, [R3, #0]
0x41250	0x9302    STR	R3, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 704 :: 		
; cl start address is: 0 (R0)
0x41252	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 705 :: 		
0x41254	0x4B2E    LDR	R3, [PC, #184]
0x41256	0x681B    LDR	R3, [R3, #0]
0x41258	0x4299    CMP	R1, R3
0x4125A	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_countSector1217
; clust end address is: 4 (R1)
0x4125C	0x4B2D    LDR	R3, [PC, #180]
0x4125E	0x681B    LDR	R3, [R3, #0]
0x41260	0x4298    CMP	R0, R3
0x41262	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector1216
0x41264	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector139
; cl end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_countSector1217:
L___Lib_FAT32_STM32_M3_M4_M7_countSector1216:
;__Lib_FAT32_STM32_M3_M4_M7.c, 706 :: 		
0x41266	0x24F4    MOVS	R4, #-12
0x41268	0xB264    SXTB	R4, R4
0x4126A	0x4B2B    LDR	R3, [PC, #172]
0x4126C	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 707 :: 		
0x4126E	0x20FF    MOVS	R0, #-1
0x41270	0xB240    SXTB	R0, R0
0x41272	0xE046    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 708 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector139:
;__Lib_FAT32_STM32_M3_M4_M7.c, 710 :: 		
; i start address is: 20 (R5)
; cl start address is: 0 (R0)
0x41274	0x2500    MOVS	R5, #0
; cl end address is: 0 (R0)
; i end address is: 20 (R5)
0x41276	0xB2E9    UXTB	R1, R5
L___Lib_FAT32_STM32_M3_M4_M7_countSector140:
; i start address is: 4 (R1)
; cl start address is: 0 (R0)
0x41278	0x4B28    LDR	R3, [PC, #160]
0x4127A	0x781C    LDRB	R4, [R3, #0]
0x4127C	0x9B03    LDR	R3, [SP, #12]
0x4127E	0x40E3    LSRS	R3, R4
0x41280	0x4299    CMP	R1, R3
0x41282	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector141
;__Lib_FAT32_STM32_M3_M4_M7.c, 711 :: 		
0x41284	0xF88D1004  STRB	R1, [SP, #4]
; cl end address is: 0 (R0)
0x41288	0xF004FCE0  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x4128C	0xF89D1004  LDRB	R1, [SP, #4]
; cl start address is: 8 (R2)
0x41290	0x4602    MOV	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 713 :: 		
0x41292	0xF06F4370  MVN	R3, #-268435456
0x41296	0x4298    CMP	R0, R3
0x41298	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_countSector143
; i end address is: 4 (R1)
; cl end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 714 :: 		
0x4129A	0x24F1    MOVS	R4, #-15
0x4129C	0xB264    SXTB	R4, R4
0x4129E	0x4B1E    LDR	R3, [PC, #120]
0x412A0	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 715 :: 		
0x412A2	0x20FF    MOVS	R0, #-1
0x412A4	0xB240    SXTB	R0, R0
0x412A6	0xE02C    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 716 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector143:
;__Lib_FAT32_STM32_M3_M4_M7.c, 718 :: 		
; cl start address is: 8 (R2)
; i start address is: 4 (R1)
0x412A8	0x4B19    LDR	R3, [PC, #100]
0x412AA	0x681B    LDR	R3, [R3, #0]
0x412AC	0x429A    CMP	R2, R3
0x412AE	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_countSector1219
0x412B0	0x4B18    LDR	R3, [PC, #96]
0x412B2	0x681B    LDR	R3, [R3, #0]
0x412B4	0x429A    CMP	R2, R3
0x412B6	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector1218
0x412B8	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector146
; i end address is: 4 (R1)
; cl end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_countSector1219:
L___Lib_FAT32_STM32_M3_M4_M7_countSector1218:
;__Lib_FAT32_STM32_M3_M4_M7.c, 719 :: 		
0x412BA	0x24F4    MOVS	R4, #-12
0x412BC	0xB264    SXTB	R4, R4
0x412BE	0x4B16    LDR	R3, [PC, #88]
0x412C0	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 720 :: 		
0x412C2	0x20FF    MOVS	R0, #-1
0x412C4	0xB240    SXTB	R0, R0
0x412C6	0xE01C    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 721 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector146:
;__Lib_FAT32_STM32_M3_M4_M7.c, 710 :: 		
; cl start address is: 8 (R2)
; i start address is: 4 (R1)
0x412C8	0x1C4B    ADDS	R3, R1, #1
; i end address is: 4 (R1)
; i start address is: 20 (R5)
0x412CA	0xB2DD    UXTB	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 722 :: 		
0x412CC	0x4610    MOV	R0, R2
; cl end address is: 8 (R2)
; i end address is: 20 (R5)
0x412CE	0xB2E9    UXTB	R1, R5
0x412D0	0xE7D2    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector140
L___Lib_FAT32_STM32_M3_M4_M7_countSector141:
;__Lib_FAT32_STM32_M3_M4_M7.c, 723 :: 		
; cl start address is: 0 (R0)
0x412D2	0x4B13    LDR	R3, [PC, #76]
0x412D4	0x681B    LDR	R3, [R3, #0]
0x412D6	0x1E5C    SUBS	R4, R3, #1
0x412D8	0x9B03    LDR	R3, [SP, #12]
0x412DA	0x4023    ANDS	R3, R4
; ent start address is: 16 (R4)
0x412DC	0x461C    MOV	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 725 :: 		
; cl end address is: 0 (R0)
0x412DE	0xF004FCF5  BL	_FAT32_ClustToSect+0
0x412E2	0x4B10    LDR	R3, [PC, #64]
0x412E4	0x781B    LDRB	R3, [R3, #0]
0x412E6	0xFA24F303  LSR	R3, R4, R3
; ent end address is: 16 (R4)
0x412EA	0x18C4    ADDS	R4, R0, R3
0x412EC	0x9B04    LDR	R3, [SP, #16]
0x412EE	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 727 :: 		
0x412F0	0x9802    LDR	R0, [SP, #8]
0x412F2	0xF000FBF9  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x412F6	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_countSector147
;__Lib_FAT32_STM32_M3_M4_M7.c, 728 :: 		
0x412F8	0x20FF    MOVS	R0, #-1
0x412FA	0xB240    SXTB	R0, R0
0x412FC	0xE001    B	L_end_countSector
L___Lib_FAT32_STM32_M3_M4_M7_countSector147:
;__Lib_FAT32_STM32_M3_M4_M7.c, 730 :: 		
0x412FE	0x2000    MOVS	R0, #0
0x41300	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 731 :: 		
L_end_countSector:
0x41302	0xF8DDE000  LDR	LR, [SP, #0]
0x41306	0xB005    ADD	SP, SP, #20
0x41308	0x4770    BX	LR
0x4130A	0xBF00    NOP
0x4130C	0x06F42000  	_f32_sector+0
0x41310	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x41314	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x41318	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4131C	0x093B2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x41320	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x41324	0x09382000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
; end of __Lib_FAT32_STM32_M3_M4_M7_countSector
__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 753 :: 		
; fn start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x41D7C	0xB085    SUB	SP, SP, #20
0x41D7E	0xF8CDE000  STR	LR, [SP, #0]
0x41D82	0x4606    MOV	R6, R0
0x41D84	0x460F    MOV	R7, R1
; fn end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 24 (R6)
; fn start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 758 :: 		
0x41D86	0xAA01    ADD	R2, SP, #4
0x41D88	0x4631    MOV	R1, R6
0x41D8A	0x4610    MOV	R0, R2
0x41D8C	0x220B    MOVS	R2, #11
0x41D8E	0xB212    SXTH	R2, R2
0x41D90	0xF004F80E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 760 :: 		
; i start address is: 16 (R4)
0x41D94	0x2400    MOVS	R4, #0
; pDE end address is: 24 (R6)
; fn end address is: 28 (R7)
; i end address is: 16 (R4)
0x41D96	0x4635    MOV	R5, R6
0x41D98	0x463B    MOV	R3, R7
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName150:
; i start address is: 16 (R4)
; fn start address is: 12 (R3)
; pDE start address is: 20 (R5)
0x41D9A	0x2C0B    CMP	R4, #11
0x41D9C	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName151
;__Lib_FAT32_STM32_M3_M4_M7.c, 761 :: 		
; isOK start address is: 24 (R6)
0x41D9E	0x2600    MOVS	R6, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 762 :: 		
0x41DA0	0xAA01    ADD	R2, SP, #4
0x41DA2	0x1912    ADDS	R2, R2, R4
0x41DA4	0x7812    LDRB	R2, [R2, #0]
0x41DA6	0xB2D0    UXTB	R0, R2
0x41DA8	0xF7FFFD56  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x41DAC	0x2801    CMP	R0, #1
0x41DAE	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1220
; isOK end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 763 :: 		
; isOK start address is: 0 (R0)
0x41DB0	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x41DB2	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName153
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1220:
;__Lib_FAT32_STM32_M3_M4_M7.c, 762 :: 		
0x41DB4	0xB2F0    UXTB	R0, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 763 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName153:
;__Lib_FAT32_STM32_M3_M4_M7.c, 764 :: 		
; isOK start address is: 0 (R0)
0x41DB6	0xAA01    ADD	R2, SP, #4
0x41DB8	0x1912    ADDS	R2, R2, R4
0x41DBA	0x7812    LDRB	R2, [R2, #0]
0x41DBC	0x2A20    CMP	R2, #32
0x41DBE	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1221
;__Lib_FAT32_STM32_M3_M4_M7.c, 765 :: 		
0x41DC0	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x41DC2	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName154
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1221:
;__Lib_FAT32_STM32_M3_M4_M7.c, 764 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 765 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName154:
;__Lib_FAT32_STM32_M3_M4_M7.c, 766 :: 		
; isOK start address is: 0 (R0)
0x41DC4	0xAA01    ADD	R2, SP, #4
0x41DC6	0x1912    ADDS	R2, R2, R4
0x41DC8	0x7812    LDRB	R2, [R2, #0]
0x41DCA	0x2A2E    CMP	R2, #46
0x41DCC	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1222
;__Lib_FAT32_STM32_M3_M4_M7.c, 767 :: 		
0x41DCE	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x41DD0	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName155
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1222:
;__Lib_FAT32_STM32_M3_M4_M7.c, 766 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 767 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName155:
;__Lib_FAT32_STM32_M3_M4_M7.c, 769 :: 		
; isOK start address is: 0 (R0)
0x41DD2	0xB940    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName156
; isOK end address is: 0 (R0)
; i end address is: 16 (R4)
; pDE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 770 :: 		
0x41DD4	0x2200    MOVS	R2, #0
0x41DD6	0x701A    STRB	R2, [R3, #0]
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 771 :: 		
0x41DD8	0x23C4    MOVS	R3, #-60
0x41DDA	0xB25B    SXTB	R3, R3
0x41DDC	0x4A38    LDR	R2, [PC, #224]
0x41DDE	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 772 :: 		
0x41DE0	0x20FF    MOVS	R0, #-1
0x41DE2	0xB240    SXTB	R0, R0
0x41DE4	0xE068    B	L_end_name83ToFileName
;__Lib_FAT32_STM32_M3_M4_M7.c, 773 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName156:
;__Lib_FAT32_STM32_M3_M4_M7.c, 760 :: 		
; pDE start address is: 20 (R5)
; i start address is: 16 (R4)
; fn start address is: 12 (R3)
0x41DE6	0x1C64    ADDS	R4, R4, #1
0x41DE8	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 774 :: 		
; i end address is: 16 (R4)
0x41DEA	0xE7D6    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName150
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName151:
;__Lib_FAT32_STM32_M3_M4_M7.c, 777 :: 		
; j start address is: 28 (R7)
0x41DEC	0x2700    MOVS	R7, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 778 :: 		
; i start address is: 24 (R6)
0x41DEE	0x2600    MOVS	R6, #0
; fn end address is: 12 (R3)
; pDE end address is: 20 (R5)
; j end address is: 28 (R7)
; i end address is: 24 (R6)
0x41DF0	0x461C    MOV	R4, R3
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName157:
; i start address is: 24 (R6)
; j start address is: 28 (R7)
; pDE start address is: 20 (R5)
; fn start address is: 16 (R4)
0x41DF2	0x2E08    CMP	R6, #8
0x41DF4	0xD222    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158
;__Lib_FAT32_STM32_M3_M4_M7.c, 779 :: 		
0x41DF6	0xAA01    ADD	R2, SP, #4
0x41DF8	0x1992    ADDS	R2, R2, R6
0x41DFA	0x7812    LDRB	R2, [R2, #0]
0x41DFC	0x2A20    CMP	R2, #32
0x41DFE	0xD017    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName160
;__Lib_FAT32_STM32_M3_M4_M7.c, 780 :: 		
0x41E00	0xF205020C  ADDW	R2, R5, #12
0x41E04	0x7812    LDRB	R2, [R2, #0]
0x41E06	0xF0020208  AND	R2, R2, #8
0x41E0A	0xB2D2    UXTB	R2, R2
0x41E0C	0xB152    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName161
;__Lib_FAT32_STM32_M3_M4_M7.c, 781 :: 		
0x41E0E	0x19E2    ADDS	R2, R4, R7
0x41E10	0x9204    STR	R2, [SP, #16]
0x41E12	0xAA01    ADD	R2, SP, #4
0x41E14	0x1992    ADDS	R2, R2, R6
0x41E16	0x7812    LDRB	R2, [R2, #0]
0x41E18	0xB2D0    UXTB	R0, R2
0x41E1A	0xF7FFFE4B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toLower+0
0x41E1E	0x9A04    LDR	R2, [SP, #16]
0x41E20	0x7010    STRB	R0, [R2, #0]
0x41E22	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName162
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName161:
;__Lib_FAT32_STM32_M3_M4_M7.c, 783 :: 		
0x41E24	0x19E3    ADDS	R3, R4, R7
0x41E26	0xAA01    ADD	R2, SP, #4
0x41E28	0x1992    ADDS	R2, R2, R6
0x41E2A	0x7812    LDRB	R2, [R2, #0]
0x41E2C	0x701A    STRB	R2, [R3, #0]
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName162:
0x41E2E	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName163
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName160:
;__Lib_FAT32_STM32_M3_M4_M7.c, 785 :: 		
0x41E30	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName163:
;__Lib_FAT32_STM32_M3_M4_M7.c, 786 :: 		
; i start address is: 24 (R6)
0x41E32	0x1C7F    ADDS	R7, R7, #1
0x41E34	0xB2FF    UXTB	R7, R7
;__Lib_FAT32_STM32_M3_M4_M7.c, 778 :: 		
0x41E36	0x1C76    ADDS	R6, R6, #1
0x41E38	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 787 :: 		
; i end address is: 24 (R6)
0x41E3A	0xE7DA    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName157
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158:
;__Lib_FAT32_STM32_M3_M4_M7.c, 789 :: 		
0x41E3C	0xAA01    ADD	R2, SP, #4
0x41E3E	0x3208    ADDS	R2, #8
0x41E40	0x7812    LDRB	R2, [R2, #0]
0x41E42	0x2A20    CMP	R2, #32
0x41E44	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName164
; pDE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 790 :: 		
0x41E46	0x19E3    ADDS	R3, R4, R7
; j end address is: 28 (R7)
; fn end address is: 16 (R4)
0x41E48	0x2200    MOVS	R2, #0
0x41E4A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 791 :: 		
0x41E4C	0x2000    MOVS	R0, #0
0x41E4E	0xB240    SXTB	R0, R0
0x41E50	0xE032    B	L_end_name83ToFileName
;__Lib_FAT32_STM32_M3_M4_M7.c, 792 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName164:
;__Lib_FAT32_STM32_M3_M4_M7.c, 794 :: 		
; fn start address is: 16 (R4)
; j start address is: 28 (R7)
; pDE start address is: 20 (R5)
0x41E52	0x19E3    ADDS	R3, R4, R7
0x41E54	0x222E    MOVS	R2, #46
0x41E56	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 795 :: 		
0x41E58	0x1C7E    ADDS	R6, R7, #1
0x41E5A	0xB2F6    UXTB	R6, R6
; j end address is: 28 (R7)
; j start address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 796 :: 		
; i start address is: 0 (R0)
0x41E5C	0x2008    MOVS	R0, #8
; pDE end address is: 20 (R5)
; i end address is: 0 (R0)
; fn end address is: 16 (R4)
; j end address is: 24 (R6)
0x41E5E	0x462F    MOV	R7, R5
0x41E60	0xB2C5    UXTB	R5, R0
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName165:
; i start address is: 20 (R5)
; pDE start address is: 28 (R7)
; j start address is: 24 (R6)
; fn start address is: 16 (R4)
; pDE start address is: 28 (R7)
; pDE end address is: 28 (R7)
0x41E62	0x2D0B    CMP	R5, #11
0x41E64	0xD223    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166
; pDE end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 797 :: 		
; pDE start address is: 28 (R7)
0x41E66	0xAA01    ADD	R2, SP, #4
0x41E68	0x1952    ADDS	R2, R2, R5
0x41E6A	0x7812    LDRB	R2, [R2, #0]
0x41E6C	0xB2D0    UXTB	R0, R2
0x41E6E	0xF7FFFCF3  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x41E72	0xB900    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName168
; pDE end address is: 28 (R7)
; i end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 798 :: 		
0x41E74	0xE01B    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName168:
;__Lib_FAT32_STM32_M3_M4_M7.c, 799 :: 		
; i start address is: 20 (R5)
; pDE start address is: 28 (R7)
0x41E76	0xF207020C  ADDW	R2, R7, #12
0x41E7A	0x7812    LDRB	R2, [R2, #0]
0x41E7C	0xF0020210  AND	R2, R2, #16
0x41E80	0xB2D2    UXTB	R2, R2
0x41E82	0xB152    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName169
;__Lib_FAT32_STM32_M3_M4_M7.c, 800 :: 		
0x41E84	0x19A2    ADDS	R2, R4, R6
0x41E86	0x9204    STR	R2, [SP, #16]
0x41E88	0xAA01    ADD	R2, SP, #4
0x41E8A	0x1952    ADDS	R2, R2, R5
0x41E8C	0x7812    LDRB	R2, [R2, #0]
0x41E8E	0xB2D0    UXTB	R0, R2
0x41E90	0xF7FFFE10  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toLower+0
0x41E94	0x9A04    LDR	R2, [SP, #16]
0x41E96	0x7010    STRB	R0, [R2, #0]
0x41E98	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName170
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName169:
;__Lib_FAT32_STM32_M3_M4_M7.c, 802 :: 		
0x41E9A	0x19A3    ADDS	R3, R4, R6
0x41E9C	0xAA01    ADD	R2, SP, #4
0x41E9E	0x1952    ADDS	R2, R2, R5
0x41EA0	0x7812    LDRB	R2, [R2, #0]
0x41EA2	0x701A    STRB	R2, [R3, #0]
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName170:
;__Lib_FAT32_STM32_M3_M4_M7.c, 803 :: 		
0x41EA4	0x1C76    ADDS	R6, R6, #1
0x41EA6	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 796 :: 		
0x41EA8	0x1C6D    ADDS	R5, R5, #1
0x41EAA	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 804 :: 		
; pDE end address is: 28 (R7)
; i end address is: 20 (R5)
0x41EAC	0xE7D9    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName165
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166:
;__Lib_FAT32_STM32_M3_M4_M7.c, 806 :: 		
0x41EAE	0x19A3    ADDS	R3, R4, R6
; fn end address is: 16 (R4)
; j end address is: 24 (R6)
0x41EB0	0x2200    MOVS	R2, #0
0x41EB2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 808 :: 		
0x41EB4	0x2000    MOVS	R0, #0
0x41EB6	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 809 :: 		
L_end_name83ToFileName:
0x41EB8	0xF8DDE000  LDR	LR, [SP, #0]
0x41EBC	0xB005    ADD	SP, SP, #20
0x41EBE	0x4770    BX	LR
0x41EC0	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_name83ToFileName
__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character:
;__Lib_FAT32_STM32_M3_M4_M7.c, 258 :: 		
; character start address is: 0 (R0)
0x41858	0xB081    SUB	SP, SP, #4
0x4185A	0xF8CDE000  STR	LR, [SP, #0]
0x4185E	0xB2C2    UXTB	R2, R0
; character end address is: 0 (R0)
; character start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 259 :: 		
0x41860	0xB2D0    UXTB	R0, R2
0x41862	0xF7FEFFAD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isdigit+0
0x41866	0xB968    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x41868	0xB2D0    UXTB	R0, R2
0x4186A	0xF7FEFF91  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isupper+0
0x4186E	0xB948    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
;__Lib_FAT32_STM32_M3_M4_M7.c, 260 :: 		
0x41870	0xB2D0    UXTB	R0, R2
0x41872	0xF7FEFF99  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x41876	0xB928    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x41878	0xB2D0    UXTB	R0, R2
; character end address is: 8 (R2)
0x4187A	0xF7FEFFE5  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific+0
0x4187E	0xB908    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x41880	0x2100    MOVS	R1, #0
0x41882	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character36
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37:
0x41884	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character36:
0x41886	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 261 :: 		
L_end_alt_isName83Character:
0x41888	0xF8DDE000  LDR	LR, [SP, #0]
0x4188C	0xB001    ADD	SP, SP, #4
0x4188E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character
__Lib_FAT32_STM32_M3_M4_M7_alt_isdigit:
;__Lib_FAT32_STM32_M3_M4_M7.c, 233 :: 		
; character start address is: 0 (R0)
0x407C0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 234 :: 		
0x407C2	0x2839    CMP	R0, #57
0x407C4	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25
0x407C6	0x2830    CMP	R0, #48
0x407C8	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25
; character end address is: 0 (R0)
0x407CA	0x2101    MOVS	R1, #1
0x407CC	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit24
L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25:
0x407CE	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit24:
0x407D0	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 235 :: 		
L_end_alt_isdigit:
0x407D2	0xB001    ADD	SP, SP, #4
0x407D4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isdigit
__Lib_FAT32_STM32_M3_M4_M7_alt_isupper:
;__Lib_FAT32_STM32_M3_M4_M7.c, 229 :: 		
; character start address is: 0 (R0)
0x40790	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 230 :: 		
0x40792	0x285A    CMP	R0, #90
0x40794	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23
0x40796	0x2841    CMP	R0, #65
0x40798	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23
; character end address is: 0 (R0)
0x4079A	0x2101    MOVS	R1, #1
0x4079C	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper22
L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23:
0x4079E	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper22:
0x407A0	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 231 :: 		
L_end_alt_isupper:
0x407A2	0xB001    ADD	SP, SP, #4
0x407A4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isupper
__Lib_FAT32_STM32_M3_M4_M7_alt_islower:
;__Lib_FAT32_STM32_M3_M4_M7.c, 225 :: 		
; character start address is: 0 (R0)
0x407A8	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 226 :: 		
0x407AA	0x287A    CMP	R0, #122
0x407AC	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21
0x407AE	0x2861    CMP	R0, #97
0x407B0	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21
; character end address is: 0 (R0)
0x407B2	0x2101    MOVS	R1, #1
0x407B4	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower20
L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21:
0x407B6	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_islower20:
0x407B8	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 227 :: 		
L_end_alt_islower:
0x407BA	0xB001    ADD	SP, SP, #4
0x407BC	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_islower
__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific:
;__Lib_FAT32_STM32_M3_M4_M7.c, 242 :: 		
; character start address is: 0 (R0)
0x40848	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 244 :: 		
; i start address is: 8 (R2)
0x4084A	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific28:
; i start address is: 8 (R2)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x4084C	0x2A11    CMP	R2, #17
0x4084E	0xD209    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific29
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 245 :: 		
; character start address is: 0 (R0)
0x40850	0x4906    LDR	R1, [PC, #24]
0x40852	0x1889    ADDS	R1, R1, R2
0x40854	0x7809    LDRB	R1, [R1, #0]
0x40856	0x4281    CMP	R1, R0
0x40858	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific31
; character end address is: 0 (R0)
; i end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 246 :: 		
0x4085A	0x2001    MOVS	R0, #1
0x4085C	0xE003    B	L_end_alt_isName83Specific
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific31:
;__Lib_FAT32_STM32_M3_M4_M7.c, 244 :: 		
; i start address is: 8 (R2)
; character start address is: 0 (R0)
0x4085E	0x1C52    ADDS	R2, R2, #1
0x40860	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 246 :: 		
; character end address is: 0 (R0)
; i end address is: 8 (R2)
0x40862	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific28
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific29:
;__Lib_FAT32_STM32_M3_M4_M7.c, 247 :: 		
0x40864	0x2000    MOVS	R0, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 248 :: 		
L_end_alt_isName83Specific:
0x40866	0xB001    ADD	SP, SP, #4
0x40868	0x4770    BX	LR
0x4086A	0xBF00    NOP
0x4086C	0x88260004  	__Lib_FAT32_STM32_M3_M4_M7_name83specific+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific
__Lib_FAT32_STM32_M3_M4_M7_alt_toLower:
;__Lib_FAT32_STM32_M3_M4_M7.c, 368 :: 		
; character start address is: 0 (R0)
0x41AB4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 369 :: 		
0x41AB6	0x285A    CMP	R0, #90
0x41AB8	0xD805    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1206
0x41ABA	0x2841    CMP	R0, #65
0x41ABC	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1207
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1203:
;__Lib_FAT32_STM32_M3_M4_M7.c, 370 :: 		
0x41ABE	0xF0400120  ORR	R1, R0, #32
0x41AC2	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 369 :: 		
0x41AC4	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1205
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1206:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1205:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x41AC6	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1204
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1207:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1204:
;__Lib_FAT32_STM32_M3_M4_M7.c, 371 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 372 :: 		
L_end_alt_toLower:
0x41AC8	0xB001    ADD	SP, SP, #4
0x41ACA	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_toLower
__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum:
;__Lib_FAT32_STM32_M3_M4_M7.c, 631 :: 		
; name83 start address is: 0 (R0)
0x42358	0xB081    SUB	SP, SP, #4
; name83 end address is: 0 (R0)
; name83 start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 633 :: 		
; i start address is: 12 (R3)
0x4235A	0x2300    MOVS	R3, #0
; chksum start address is: 16 (R4)
0x4235C	0x2400    MOVS	R4, #0
; chksum end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum129:
; chksum start address is: 16 (R4)
; i start address is: 12 (R3)
; name83 start address is: 0 (R0)
; name83 end address is: 0 (R0)
0x4235E	0x2B0B    CMP	R3, #11
0x42360	0xD212    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum130
; name83 end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 634 :: 		
; name83 start address is: 0 (R0)
0x42362	0xF0040101  AND	R1, R4, #1
0x42366	0xB2C9    UXTB	R1, R1
0x42368	0x01CA    LSLS	R2, R1, #7
0x4236A	0xB292    UXTH	R2, R2
0x4236C	0xF00401FE  AND	R1, R4, #254
0x42370	0xB2C9    UXTB	R1, R1
; chksum end address is: 16 (R4)
0x42372	0x0849    LSRS	R1, R1, #1
0x42374	0xB2C9    UXTB	R1, R1
0x42376	0x430A    ORRS	R2, R1
0x42378	0xB292    UXTH	R2, R2
0x4237A	0x18C1    ADDS	R1, R0, R3
0x4237C	0x7809    LDRB	R1, [R1, #0]
0x4237E	0x1851    ADDS	R1, R2, R1
; chksum start address is: 16 (R4)
0x42380	0xB2CC    UXTB	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 633 :: 		
0x42382	0x1C5B    ADDS	R3, R3, #1
0x42384	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 635 :: 		
; name83 end address is: 0 (R0)
; i end address is: 12 (R3)
0x42386	0xE7EA    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum129
L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum130:
;__Lib_FAT32_STM32_M3_M4_M7.c, 636 :: 		
0x42388	0xB2E0    UXTB	R0, R4
; chksum end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 637 :: 		
L_end_LE_calculateChecksum:
0x4238A	0xB001    ADD	SP, SP, #4
0x4238C	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum
__Lib_FAT32_STM32_M3_M4_M7_LE_getName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 530 :: 		
; name start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x427B8	0xB081    SUB	SP, SP, #4
; name end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; name start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 531 :: 		
0x427BA	0x1C42    ADDS	R2, R0, #1
0x427BC	0x7812    LDRB	R2, [R2, #0]
0x427BE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 532 :: 		
0x427C0	0x1C4B    ADDS	R3, R1, #1
0x427C2	0x1CC2    ADDS	R2, R0, #3
0x427C4	0x7812    LDRB	R2, [R2, #0]
0x427C6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 533 :: 		
0x427C8	0x1C8B    ADDS	R3, R1, #2
0x427CA	0x1D42    ADDS	R2, R0, #5
0x427CC	0x7812    LDRB	R2, [R2, #0]
0x427CE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 534 :: 		
0x427D0	0x1CCB    ADDS	R3, R1, #3
0x427D2	0x1DC2    ADDS	R2, R0, #7
0x427D4	0x7812    LDRB	R2, [R2, #0]
0x427D6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 535 :: 		
0x427D8	0x1D0B    ADDS	R3, R1, #4
0x427DA	0xF2000209  ADDW	R2, R0, #9
0x427DE	0x7812    LDRB	R2, [R2, #0]
0x427E0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 536 :: 		
0x427E2	0x1D4B    ADDS	R3, R1, #5
0x427E4	0xF200020E  ADDW	R2, R0, #14
0x427E8	0x7812    LDRB	R2, [R2, #0]
0x427EA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 537 :: 		
0x427EC	0x1D8B    ADDS	R3, R1, #6
0x427EE	0xF2000210  ADDW	R2, R0, #16
0x427F2	0x7812    LDRB	R2, [R2, #0]
0x427F4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 538 :: 		
0x427F6	0x1DCB    ADDS	R3, R1, #7
0x427F8	0xF2000212  ADDW	R2, R0, #18
0x427FC	0x7812    LDRB	R2, [R2, #0]
0x427FE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 539 :: 		
0x42800	0xF2010308  ADDW	R3, R1, #8
0x42804	0xF2000214  ADDW	R2, R0, #20
0x42808	0x7812    LDRB	R2, [R2, #0]
0x4280A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 540 :: 		
0x4280C	0xF2010309  ADDW	R3, R1, #9
0x42810	0xF2000216  ADDW	R2, R0, #22
0x42814	0x7812    LDRB	R2, [R2, #0]
0x42816	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 541 :: 		
0x42818	0xF201030A  ADDW	R3, R1, #10
0x4281C	0xF2000218  ADDW	R2, R0, #24
0x42820	0x7812    LDRB	R2, [R2, #0]
0x42822	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 542 :: 		
0x42824	0xF201030B  ADDW	R3, R1, #11
0x42828	0xF200021C  ADDW	R2, R0, #28
0x4282C	0x7812    LDRB	R2, [R2, #0]
0x4282E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 543 :: 		
0x42830	0xF201030C  ADDW	R3, R1, #12
; name end address is: 4 (R1)
0x42834	0xF200021E  ADDW	R2, R0, #30
; pLE end address is: 0 (R0)
0x42838	0x7812    LDRB	R2, [R2, #0]
0x4283A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 544 :: 		
0x4283C	0x2000    MOVS	R0, #0
0x4283E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 545 :: 		
L_end_LE_getName:
0x42840	0xB001    ADD	SP, SP, #4
0x42842	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_getName
__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 952 :: 		
; pDE start address is: 0 (R0)
0x45140	0xB081    SUB	SP, SP, #4
0x45142	0xF8CDE000  STR	LR, [SP, #0]
0x45146	0x4603    MOV	R3, R0
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 953 :: 		
0x45148	0xF203010E  ADDW	R1, R3, #14
0x4514C	0x4608    MOV	R0, R1
0x4514E	0xF7FCFFD3  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x45152	0x0AC1    LSRS	R1, R0, #11
0x45154	0xB289    UXTH	R1, R1
0x45156	0xF001021F  AND	R2, R1, #31
0x4515A	0x4920    LDR	R1, [PC, #128]
0x4515C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 954 :: 		
0x4515E	0xF203010E  ADDW	R1, R3, #14
0x45162	0x4608    MOV	R0, R1
0x45164	0xF7FCFFC8  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x45168	0x0941    LSRS	R1, R0, #5
0x4516A	0xB289    UXTH	R1, R1
0x4516C	0xF001023F  AND	R2, R1, #63
0x45170	0x491B    LDR	R1, [PC, #108]
0x45172	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 955 :: 		
0x45174	0xF203010E  ADDW	R1, R3, #14
0x45178	0x4608    MOV	R0, R1
0x4517A	0xF7FCFFBD  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4517E	0x0041    LSLS	R1, R0, #1
0x45180	0xB289    UXTH	R1, R1
0x45182	0xF001023F  AND	R2, R1, #63
0x45186	0x4917    LDR	R1, [PC, #92]
0x45188	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 957 :: 		
0x4518A	0xF2030110  ADDW	R1, R3, #16
0x4518E	0x4608    MOV	R0, R1
0x45190	0xF7FCFFB2  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x45194	0x0A41    LSRS	R1, R0, #9
0x45196	0xB289    UXTH	R1, R1
0x45198	0xF001017F  AND	R1, R1, #127
0x4519C	0xB289    UXTH	R1, R1
0x4519E	0x4A12    LDR	R2, [PC, #72]
0x451A0	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 958 :: 		
0x451A2	0xF20171BC  ADDW	R1, R1, #1980
0x451A6	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 959 :: 		
0x451A8	0xF2030110  ADDW	R1, R3, #16
0x451AC	0x4608    MOV	R0, R1
0x451AE	0xF7FCFFA3  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x451B2	0x0941    LSRS	R1, R0, #5
0x451B4	0xB289    UXTH	R1, R1
0x451B6	0xF001020F  AND	R2, R1, #15
0x451BA	0x490C    LDR	R1, [PC, #48]
0x451BC	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 960 :: 		
0x451BE	0xF2030110  ADDW	R1, R3, #16
; pDE end address is: 12 (R3)
0x451C2	0x4608    MOV	R0, R1
0x451C4	0xF7FCFF98  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x451C8	0xF000021F  AND	R2, R0, #31
0x451CC	0x4908    LDR	R1, [PC, #32]
0x451CE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 962 :: 		
0x451D0	0x2000    MOVS	R0, #0
0x451D2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 963 :: 		
L_end_DE_getCTime:
0x451D4	0xF8DDE000  LDR	LR, [SP, #0]
0x451D8	0xB001    ADD	SP, SP, #4
0x451DA	0x4770    BX	LR
0x451DC	0x0AE82000  	__Lib_FAT32_STM32_M3_M4_M7___CT+4
0x451E0	0x0AE92000  	__Lib_FAT32_STM32_M3_M4_M7___CT+5
0x451E4	0x0AEA2000  	__Lib_FAT32_STM32_M3_M4_M7___CT+6
0x451E8	0x0AE42000  	__Lib_FAT32_STM32_M3_M4_M7___CT+0
0x451EC	0x0AE62000  	__Lib_FAT32_STM32_M3_M4_M7___CT+2
0x451F0	0x0AE72000  	__Lib_FAT32_STM32_M3_M4_M7___CT+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getCTime
__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 964 :: 		
; pDE start address is: 0 (R0)
0x4508C	0xB081    SUB	SP, SP, #4
0x4508E	0xF8CDE000  STR	LR, [SP, #0]
0x45092	0x4603    MOV	R3, R0
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 965 :: 		
0x45094	0xF2030116  ADDW	R1, R3, #22
0x45098	0x4608    MOV	R0, R1
0x4509A	0xF7FDF82D  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4509E	0x0AC1    LSRS	R1, R0, #11
0x450A0	0xB289    UXTH	R1, R1
0x450A2	0xF001021F  AND	R2, R1, #31
0x450A6	0x4920    LDR	R1, [PC, #128]
0x450A8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 966 :: 		
0x450AA	0xF2030116  ADDW	R1, R3, #22
0x450AE	0x4608    MOV	R0, R1
0x450B0	0xF7FDF822  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x450B4	0x0941    LSRS	R1, R0, #5
0x450B6	0xB289    UXTH	R1, R1
0x450B8	0xF001023F  AND	R2, R1, #63
0x450BC	0x491B    LDR	R1, [PC, #108]
0x450BE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 967 :: 		
0x450C0	0xF2030116  ADDW	R1, R3, #22
0x450C4	0x4608    MOV	R0, R1
0x450C6	0xF7FDF817  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x450CA	0x0041    LSLS	R1, R0, #1
0x450CC	0xB289    UXTH	R1, R1
0x450CE	0xF001023F  AND	R2, R1, #63
0x450D2	0x4917    LDR	R1, [PC, #92]
0x450D4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 969 :: 		
0x450D6	0xF2030118  ADDW	R1, R3, #24
0x450DA	0x4608    MOV	R0, R1
0x450DC	0xF7FDF80C  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x450E0	0x0A41    LSRS	R1, R0, #9
0x450E2	0xB289    UXTH	R1, R1
0x450E4	0xF001017F  AND	R1, R1, #127
0x450E8	0xB289    UXTH	R1, R1
0x450EA	0x4A12    LDR	R2, [PC, #72]
0x450EC	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 970 :: 		
0x450EE	0xF20171BC  ADDW	R1, R1, #1980
0x450F2	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 971 :: 		
0x450F4	0xF2030118  ADDW	R1, R3, #24
0x450F8	0x4608    MOV	R0, R1
0x450FA	0xF7FCFFFD  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x450FE	0x0941    LSRS	R1, R0, #5
0x45100	0xB289    UXTH	R1, R1
0x45102	0xF001020F  AND	R2, R1, #15
0x45106	0x490C    LDR	R1, [PC, #48]
0x45108	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 972 :: 		
0x4510A	0xF2030118  ADDW	R1, R3, #24
; pDE end address is: 12 (R3)
0x4510E	0x4608    MOV	R0, R1
0x45110	0xF7FCFFF2  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x45114	0xF000021F  AND	R2, R0, #31
0x45118	0x4908    LDR	R1, [PC, #32]
0x4511A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 974 :: 		
0x4511C	0x2000    MOVS	R0, #0
0x4511E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 975 :: 		
L_end_DE_getMTime:
0x45120	0xF8DDE000  LDR	LR, [SP, #0]
0x45124	0xB001    ADD	SP, SP, #4
0x45126	0x4770    BX	LR
0x45128	0x0A642000  	__Lib_FAT32_STM32_M3_M4_M7___MT+4
0x4512C	0x0A652000  	__Lib_FAT32_STM32_M3_M4_M7___MT+5
0x45130	0x0A662000  	__Lib_FAT32_STM32_M3_M4_M7___MT+6
0x45134	0x0A602000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x45138	0x0A622000  	__Lib_FAT32_STM32_M3_M4_M7___MT+2
0x4513C	0x0A632000  	__Lib_FAT32_STM32_M3_M4_M7___MT+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getMTime
__Lib_FAT32_STM32_M3_M4_M7_readMSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 449 :: 		
0x45214	0xB081    SUB	SP, SP, #4
0x45216	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 450 :: 		
0x4521A	0x4814    LDR	R0, [PC, #80]
0x4521C	0x7800    LDRB	R0, [R0, #0]
0x4521E	0x2802    CMP	R0, #2
0x45220	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMSector95
;__Lib_FAT32_STM32_M3_M4_M7.c, 451 :: 		
0x45222	0x4813    LDR	R0, [PC, #76]
0x45224	0x6800    LDR	R0, [R0, #0]
0x45226	0x1C40    ADDS	R0, R0, #1
0x45228	0xF000FD64  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x4522C	0xE01A    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 452 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector95:
0x4522E	0x480F    LDR	R0, [PC, #60]
0x45230	0x7800    LDRB	R0, [R0, #0]
0x45232	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMSector97
;__Lib_FAT32_STM32_M3_M4_M7.c, 453 :: 		
0x45234	0x21FF    MOVS	R1, #-1
0x45236	0xB249    SXTB	R1, R1
0x45238	0x480E    LDR	R0, [PC, #56]
0x4523A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 454 :: 		
0x4523C	0x20FF    MOVS	R0, #-1
0x4523E	0xB240    SXTB	R0, R0
0x45240	0xE010    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 455 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector97:
;__Lib_FAT32_STM32_M3_M4_M7.c, 457 :: 		
0x45242	0x480D    LDR	R0, [PC, #52]
0x45244	0xF7FEFD4A  BL	_FAT32_Dev_Multi_Read_Sector+0
0x45248	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMSector98
;__Lib_FAT32_STM32_M3_M4_M7.c, 458 :: 		
0x4524A	0x21FF    MOVS	R1, #-1
0x4524C	0xB249    SXTB	R1, R1
0x4524E	0x4809    LDR	R0, [PC, #36]
0x45250	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 459 :: 		
0x45252	0x20FF    MOVS	R0, #-1
0x45254	0xB240    SXTB	R0, R0
0x45256	0xE005    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 460 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector98:
;__Lib_FAT32_STM32_M3_M4_M7.c, 469 :: 		
0x45258	0x4905    LDR	R1, [PC, #20]
0x4525A	0x6808    LDR	R0, [R1, #0]
0x4525C	0x1C40    ADDS	R0, R0, #1
0x4525E	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 472 :: 		
0x45260	0x2000    MOVS	R0, #0
0x45262	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 473 :: 		
L_end_readMSector:
0x45264	0xF8DDE000  LDR	LR, [SP, #0]
0x45268	0xB001    ADD	SP, SP, #4
0x4526A	0x4770    BX	LR
0x4526C	0x06F02000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x45270	0x06F42000  	_f32_sector+0
0x45274	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x45278	0x06F82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readMSector
__Lib_FAT32_STM32_M3_M4_M7_alt_strlen:
;__Lib_FAT32_STM32_M3_M4_M7.c, 179 :: 		
; s start address is: 0 (R0)
0x477B8	0xB081    SUB	SP, SP, #4
0x477BA	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 182 :: 		
; cp start address is: 0 (R0)
0x477BC	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x477BE	0x460B    MOV	R3, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 183 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen7:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x477C0	0x4602    MOV	R2, R0
0x477C2	0x1C40    ADDS	R0, R0, #1
0x477C4	0x7811    LDRB	R1, [R2, #0]
0x477C6	0xB101    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen8
;__Lib_FAT32_STM32_M3_M4_M7.c, 184 :: 		
0x477C8	0xE7FA    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen7
L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen8:
;__Lib_FAT32_STM32_M3_M4_M7.c, 185 :: 		
0x477CA	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x477CC	0x1E49    SUBS	R1, R1, #1
0x477CE	0xB208    SXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 186 :: 		
L_end_alt_strlen:
0x477D0	0xB001    ADD	SP, SP, #4
0x477D2	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_strlen
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x47CAC	0xB081    SUB	SP, SP, #4
0x47CAE	0xF8CDE000  STR	LR, [SP, #0]
0x47CB2	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x47CB4	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x47CB6	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x47CB8	0x2800    CMP	R0, #0
0x47CBA	0xDA05    BGE	L__IntToStr415
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x47CBC	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x47CBE	0x4240    RSBS	R0, R0, #0
0x47CC0	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x47CC2	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x47CC4	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x47CC6	0xE001    B	L_IntToStr37
L__IntToStr415:
;__Lib_Conversions.c, 219 :: 		
0x47CC8	0xB298    UXTH	R0, R3
0x47CCA	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x47CCC	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x47CCE	0xF7FFFBBB  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x47CD2	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x47CD4	0x4634    MOV	R4, R6
0x47CD6	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x47CD8	0x2900    CMP	R1, #0
0x47CDA	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x47CDC	0x1863    ADDS	R3, R4, R1
0x47CDE	0x1E4A    SUBS	R2, R1, #1
0x47CE0	0xB292    UXTH	R2, R2
0x47CE2	0x18A2    ADDS	R2, R4, R2
0x47CE4	0x7812    LDRB	R2, [R2, #0]
0x47CE6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x47CE8	0x1E49    SUBS	R1, R1, #1
0x47CEA	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x47CEC	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x47CEE	0x2220    MOVS	R2, #32
0x47CF0	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x47CF2	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x47CF4	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x47CF6	0xB281    UXTH	R1, R0
0x47CF8	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x47CFA	0x1842    ADDS	R2, R0, R1
0x47CFC	0x7812    LDRB	R2, [R2, #0]
0x47CFE	0x2A20    CMP	R2, #32
0x47D00	0xD102    BNE	L_IntToStr42
0x47D02	0x1C49    ADDS	R1, R1, #1
0x47D04	0xB289    UXTH	R1, R1
0x47D06	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x47D08	0x1E4A    SUBS	R2, R1, #1
0x47D0A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x47D0C	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x47D0E	0x222D    MOVS	R2, #45
0x47D10	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x47D12	0xF8DDE000  LDR	LR, [SP, #0]
0x47D16	0xB001    ADD	SP, SP, #4
0x47D18	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x47448	0xB081    SUB	SP, SP, #4
0x4744A	0x460A    MOV	R2, R1
0x4744C	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x4744E	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x47450	0xB28D    UXTH	R5, R1
0x47452	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x47454	0x2805    CMP	R0, #5
0x47456	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x47458	0x180B    ADDS	R3, R1, R0
0x4745A	0x2220    MOVS	R2, #32
0x4745C	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x4745E	0x1C40    ADDS	R0, R0, #1
0x47460	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x47462	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x47464	0x180B    ADDS	R3, R1, R0
0x47466	0x2200    MOVS	R2, #0
0x47468	0x701A    STRB	R2, [R3, #0]
0x4746A	0x1E40    SUBS	R0, R0, #1
0x4746C	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x4746E	0x180C    ADDS	R4, R1, R0
0x47470	0x230A    MOVS	R3, #10
0x47472	0xFBB5F2F3  UDIV	R2, R5, R3
0x47476	0xFB035212  MLS	R2, R3, R2, R5
0x4747A	0xB292    UXTH	R2, R2
0x4747C	0x3230    ADDS	R2, #48
0x4747E	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x47480	0x220A    MOVS	R2, #10
0x47482	0xFBB5F2F2  UDIV	R2, R5, R2
0x47486	0xB292    UXTH	R2, R2
0x47488	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x4748A	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x4748C	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x4748E	0x1E40    SUBS	R0, R0, #1
0x47490	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x47492	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x47494	0xB001    ADD	SP, SP, #4
0x47496	0x4770    BX	LR
; end of _WordToStr
_SD_Card_FW_Update:
;Bootloader_STM32.c, 63 :: 		void SD_Card_FW_Update( void )
0x47D64	0xB088    SUB	SP, SP, #32
0x47D66	0xF8CDE000  STR	LR, [SP, #0]
;Bootloader_STM32.c, 66 :: 		char str[10] = {0};
0x47D6A	0xF10D0B08  ADD	R11, SP, #8
0x47D6E	0xF10B0A12  ADD	R10, R11, #18
0x47D72	0xF8DFC130  LDR	R12, [PC, #304]
0x47D76	0xF7FFFFD1  BL	___CC2DW+0
;Bootloader_STM32.c, 67 :: 		uint32_t temp_size = 0;
;Bootloader_STM32.c, 68 :: 		uint32_t read_size = 0;
;Bootloader_STM32.c, 69 :: 		int del_file = 0;
;Bootloader_STM32.c, 71 :: 		UART2_Write_Text("Ok\r\nFiles available in the SD Card:");
0x47D7A	0x484B    LDR	R0, [PC, #300]
0x47D7C	0xF7FFFFD8  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 74 :: 		UART_Set_Active(&UART2_Read, &UART2_Write, &UART2_Data_Ready, &UART2_Tx_Idle);
0x47D80	0x4B4A    LDR	R3, [PC, #296]
0x47D82	0x4A4B    LDR	R2, [PC, #300]
0x47D84	0x494B    LDR	R1, [PC, #300]
0x47D86	0x484C    LDR	R0, [PC, #304]
0x47D88	0xF7FFFB86  BL	_UART_Set_Active+0
;Bootloader_STM32.c, 75 :: 		FAT32_Dir();
0x47D8C	0xF7FFF952  BL	_FAT32_Dir+0
;Bootloader_STM32.c, 76 :: 		UART_Write(CR);
0x47D90	0x200D    MOVS	R0, #13
0x47D92	0xF7FBFA21  BL	_UART_Write+0
;Bootloader_STM32.c, 79 :: 		UART2_Write_Text("Open Firmware file... ");
0x47D96	0x4849    LDR	R0, [PC, #292]
0x47D98	0xF7FFFFCA  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 80 :: 		fileHandle = FAT32_Open(FIRMWARE_FILE_NAME, FILE_READ);
0x47D9C	0x4848    LDR	R0, [PC, #288]
0x47D9E	0x2101    MOVS	R1, #1
0x47DA0	0xF7FEFFAE  BL	_FAT32_Open+0
0x47DA4	0x4947    LDR	R1, [PC, #284]
0x47DA6	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 81 :: 		if(fileHandle != 0) {
0x47DA8	0xB118    CBZ	R0, L_SD_Card_FW_Update3
;Bootloader_STM32.c, 82 :: 		UART2_Write_Text("No Firmware File Found!!!\r\n");
0x47DAA	0x4847    LDR	R0, [PC, #284]
0x47DAC	0xF7FFFFC0  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 83 :: 		}
0x47DB0	0xE073    B	L_SD_Card_FW_Update4
L_SD_Card_FW_Update3:
;Bootloader_STM32.c, 85 :: 		UART2_Write_Text("OK\r\n");
0x47DB2	0x4846    LDR	R0, [PC, #280]
0x47DB4	0xF7FFFFBC  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 86 :: 		FAT32_Size(FIRMWARE_FILE_NAME, &size);
0x47DB8	0xA901    ADD	R1, SP, #4
0x47DBA	0x4845    LDR	R0, [PC, #276]
0x47DBC	0xF7FFFB80  BL	_FAT32_Size+0
;Bootloader_STM32.c, 87 :: 		IntToStr(size, str);
0x47DC0	0xA802    ADD	R0, SP, #8
0x47DC2	0x4601    MOV	R1, R0
0x47DC4	0x9801    LDR	R0, [SP, #4]
0x47DC6	0xF7FFFF71  BL	_IntToStr+0
;Bootloader_STM32.c, 88 :: 		UART2_Write_Text("Firmware File Size = ");
0x47DCA	0x4842    LDR	R0, [PC, #264]
0x47DCC	0xF7FFFFB0  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 89 :: 		UART2_Write_Text(str);
0x47DD0	0xA802    ADD	R0, SP, #8
0x47DD2	0xF7FFFFAD  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 90 :: 		UART2_Write_Text("\r\n");
0x47DD6	0x4840    LDR	R0, [PC, #256]
0x47DD8	0xF7FFFFAA  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 91 :: 		if( size <= MAX_APP_SIZE ) {
0x47DDC	0x9801    LDR	R0, [SP, #4]
0x47DDE	0xF5B02F80  CMP	R0, #262144
0x47DE2	0xD848    BHI	L_SD_Card_FW_Update5
;Bootloader_STM32.c, 92 :: 		if( size > 0 )  {
0x47DE4	0x9801    LDR	R0, [SP, #4]
0x47DE6	0x2800    CMP	R0, #0
0x47DE8	0xD944    BLS	L_SD_Card_FW_Update6
;Bootloader_STM32.c, 93 :: 		while( temp_size < size ) {
L_SD_Card_FW_Update7:
0x47DEA	0x9901    LDR	R1, [SP, #4]
0x47DEC	0x9805    LDR	R0, [SP, #20]
0x47DEE	0x4288    CMP	R0, R1
0x47DF0	0xD239    BCS	L_SD_Card_FW_Update8
;Bootloader_STM32.c, 94 :: 		if( ( size - temp_size ) > MAX_BLOCK_SIZE ) {
0x47DF2	0x9905    LDR	R1, [SP, #20]
0x47DF4	0x9801    LDR	R0, [SP, #4]
0x47DF6	0x1A40    SUB	R0, R0, R1
0x47DF8	0xF5B06F80  CMP	R0, #1024
0x47DFC	0xD903    BLS	L_SD_Card_FW_Update9
;Bootloader_STM32.c, 95 :: 		read_size = MAX_BLOCK_SIZE;
0x47DFE	0xF2404000  MOVW	R0, #1024
0x47E02	0x9007    STR	R0, [SP, #28]
;Bootloader_STM32.c, 96 :: 		}
0x47E04	0xE003    B	L_SD_Card_FW_Update10
L_SD_Card_FW_Update9:
;Bootloader_STM32.c, 98 :: 		read_size = ( size - temp_size );
0x47E06	0x9905    LDR	R1, [SP, #20]
0x47E08	0x9801    LDR	R0, [SP, #4]
0x47E0A	0x1A40    SUB	R0, R0, R1
0x47E0C	0x9007    STR	R0, [SP, #28]
;Bootloader_STM32.c, 99 :: 		}
L_SD_Card_FW_Update10:
;Bootloader_STM32.c, 101 :: 		IntToStr(read_size, str);
0x47E0E	0xA802    ADD	R0, SP, #8
0x47E10	0x4601    MOV	R1, R0
0x47E12	0x9807    LDR	R0, [SP, #28]
0x47E14	0xF7FFFF4A  BL	_IntToStr+0
;Bootloader_STM32.c, 102 :: 		UART2_Write_Text("Read Block Size = ");
0x47E18	0x4830    LDR	R0, [PC, #192]
0x47E1A	0xF7FFFF89  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 103 :: 		UART2_Write_Text(str);
0x47E1E	0xA802    ADD	R0, SP, #8
0x47E20	0xF7FFFF86  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 104 :: 		UART2_Write_Text("\r\n");
0x47E24	0x482E    LDR	R0, [PC, #184]
0x47E26	0xF7FFFF83  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 106 :: 		FAT32_Read(fileHandle, block, read_size);
0x47E2A	0x4826    LDR	R0, [PC, #152]
0x47E2C	0xF9900000  LDRSB	R0, [R0, #0]
0x47E30	0x9A07    LDR	R2, [SP, #28]
0x47E32	0x492C    LDR	R1, [PC, #176]
0x47E34	0xF7FFFB6C  BL	_FAT32_Read+0
;Bootloader_STM32.c, 108 :: 		if( temp_size == 0 ) {
0x47E38	0x9805    LDR	R0, [SP, #20]
0x47E3A	0xB908    CBNZ	R0, L_SD_Card_FW_Update11
;Bootloader_STM32.c, 110 :: 		Write_Begin();
0x47E3C	0xF7FEFDA4  BL	_Write_Begin+0
;Bootloader_STM32.c, 111 :: 		}
L_SD_Card_FW_Update11:
;Bootloader_STM32.c, 112 :: 		if(temp_size < BOOTLOADER_START_ADDR) {
0x47E40	0x9805    LDR	R0, [SP, #20]
0x47E42	0xF5B02F80  CMP	R0, #262144
0x47E46	0xD202    BCS	L_SD_Card_FW_Update12
;Bootloader_STM32.c, 113 :: 		FLASH_EraseWrite(temp_size);
0x47E48	0x9805    LDR	R0, [SP, #20]
0x47E4A	0xF7FEFD61  BL	_FLASH_EraseWrite+0
;Bootloader_STM32.c, 114 :: 		}
L_SD_Card_FW_Update12:
;Bootloader_STM32.c, 116 :: 		temp_size += read_size;
0x47E4E	0x9907    LDR	R1, [SP, #28]
0x47E50	0x9805    LDR	R0, [SP, #20]
0x47E52	0x1840    ADDS	R0, R0, R1
0x47E54	0x9005    STR	R0, [SP, #20]
;Bootloader_STM32.c, 119 :: 		memset( block, 0, MAX_BLOCK_SIZE );
0x47E56	0xF2404200  MOVW	R2, #1024
0x47E5A	0xB212    SXTH	R2, R2
0x47E5C	0x2100    MOVS	R1, #0
0x47E5E	0x4821    LDR	R0, [PC, #132]
0x47E60	0xF7FEFD82  BL	_memset+0
;Bootloader_STM32.c, 120 :: 		}
0x47E64	0xE7C1    B	L_SD_Card_FW_Update7
L_SD_Card_FW_Update8:
;Bootloader_STM32.c, 121 :: 		UART2_Write_Text("SD Card Firmware Update Done!!!\r\n");
0x47E66	0x4820    LDR	R0, [PC, #128]
0x47E68	0xF7FFFF62  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 123 :: 		del_file = 1;
0x47E6C	0x2001    MOVS	R0, #1
0x47E6E	0xB200    SXTH	R0, R0
0x47E70	0xF8AD0018  STRH	R0, [SP, #24]
;Bootloader_STM32.c, 124 :: 		}
L_SD_Card_FW_Update6:
;Bootloader_STM32.c, 125 :: 		}
0x47E74	0xE002    B	L_SD_Card_FW_Update13
L_SD_Card_FW_Update5:
;Bootloader_STM32.c, 127 :: 		UART2_Write_Text("App size is maximum, Can't Process...\r\n");
0x47E76	0x481D    LDR	R0, [PC, #116]
0x47E78	0xF7FFFF5A  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 128 :: 		}
L_SD_Card_FW_Update13:
;Bootloader_STM32.c, 130 :: 		FAT32_Close(fileHandle);
0x47E7C	0x4811    LDR	R0, [PC, #68]
0x47E7E	0xF9900000  LDRSB	R0, [R0, #0]
0x47E82	0xF7FEF9EF  BL	_FAT32_Close+0
;Bootloader_STM32.c, 132 :: 		if( del_file == 1 ) {
0x47E86	0xF9BD0018  LDRSH	R0, [SP, #24]
0x47E8A	0x2801    CMP	R0, #1
0x47E8C	0xD105    BNE	L_SD_Card_FW_Update14
;Bootloader_STM32.c, 133 :: 		UART2_Write_Text("Deleting the Firmware File!!!\r\n");
0x47E8E	0x4818    LDR	R0, [PC, #96]
0x47E90	0xF7FFFF4E  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 135 :: 		FAT32_Delete(FIRMWARE_FILE_NAME);
0x47E94	0x4817    LDR	R0, [PC, #92]
0x47E96	0xF7FEFBC5  BL	_FAT32_Delete+0
;Bootloader_STM32.c, 136 :: 		}
L_SD_Card_FW_Update14:
;Bootloader_STM32.c, 137 :: 		}
L_SD_Card_FW_Update4:
;Bootloader_STM32.c, 138 :: 		}
L_end_SD_Card_FW_Update:
0x47E9A	0xF8DDE000  LDR	LR, [SP, #0]
0x47E9E	0xB008    ADD	SP, SP, #32
0x47EA0	0x4770    BX	LR
0x47EA2	0xBF00    NOP
0x47EA4	0x88140004  	?ICSSD_Card_FW_Update_str_L0+0
0x47EA8	0x00902000  	?lstr4_Bootloader_STM32+0
0x47EAC	0x37F10004  	_UART2_Tx_Idle+0
0x47EB0	0x3D150004  	_UART2_Data_Ready+0
0x47EB4	0x287D0004  	_UART2_Write+0
0x47EB8	0x3CC50004  	_UART2_Read+0
0x47EBC	0x00B42000  	?lstr5_Bootloader_STM32+0
0x47EC0	0x00CB2000  	?lstr6_Bootloader_STM32+0
0x47EC4	0x02AB2000  	_fileHandle+0
0x47EC8	0x00E12000  	?lstr7_Bootloader_STM32+0
0x47ECC	0x00FD2000  	?lstr8_Bootloader_STM32+0
0x47ED0	0x01022000  	?lstr9_Bootloader_STM32+0
0x47ED4	0x01182000  	?lstr10_Bootloader_STM32+0
0x47ED8	0x012E2000  	?lstr11_Bootloader_STM32+0
0x47EDC	0x01312000  	?lstr12_Bootloader_STM32+0
0x47EE0	0x01442000  	?lstr13_Bootloader_STM32+0
0x47EE4	0x02EC2000  	Bootloader_STM32_block+0
0x47EE8	0x01472000  	?lstr14_Bootloader_STM32+0
0x47EEC	0x01692000  	?lstr15_Bootloader_STM32+0
0x47EF0	0x01912000  	?lstr16_Bootloader_STM32+0
0x47EF4	0x01B12000  	?lstr17_Bootloader_STM32+0
; end of _SD_Card_FW_Update
_UART_Set_Active:
;__Lib_UART_126.c, 318 :: 		
; tx_idle_ptr start address is: 12 (R3)
; ready_ptr start address is: 8 (R2)
; write_ptr start address is: 4 (R1)
; read_ptr start address is: 0 (R0)
0x47498	0xB081    SUB	SP, SP, #4
; tx_idle_ptr end address is: 12 (R3)
; ready_ptr end address is: 8 (R2)
; write_ptr end address is: 4 (R1)
; read_ptr end address is: 0 (R0)
; read_ptr start address is: 0 (R0)
; write_ptr start address is: 4 (R1)
; ready_ptr start address is: 8 (R2)
; tx_idle_ptr start address is: 12 (R3)
;__Lib_UART_126.c, 319 :: 		
0x4749A	0x4C05    LDR	R4, [PC, #20]
0x4749C	0x6020    STR	R0, [R4, #0]
; read_ptr end address is: 0 (R0)
;__Lib_UART_126.c, 320 :: 		
0x4749E	0x4C05    LDR	R4, [PC, #20]
0x474A0	0x6021    STR	R1, [R4, #0]
; write_ptr end address is: 4 (R1)
;__Lib_UART_126.c, 321 :: 		
0x474A2	0x4C05    LDR	R4, [PC, #20]
0x474A4	0x6022    STR	R2, [R4, #0]
; ready_ptr end address is: 8 (R2)
;__Lib_UART_126.c, 322 :: 		
0x474A6	0x4C05    LDR	R4, [PC, #20]
0x474A8	0x6023    STR	R3, [R4, #0]
; tx_idle_ptr end address is: 12 (R3)
;__Lib_UART_126.c, 323 :: 		
L_end_UART_Set_Active:
0x474AA	0xB001    ADD	SP, SP, #4
0x474AC	0x4770    BX	LR
0x474AE	0xBF00    NOP
0x474B0	0x0B602000  	_UART_Rd_Ptr+0
0x474B4	0x0B642000  	_UART_Wr_Ptr+0
0x474B8	0x0B5C2000  	_UART_Rdy_Ptr+0
0x474BC	0x0B682000  	_UART_Tx_Idle_Ptr+0
; end of _UART_Set_Active
_FAT32_Dir:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3599 :: 		
0x47034	0xF2AD2D24  SUBW	SP, SP, #548
0x47038	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3605 :: 		
0x4703C	0x2100    MOVS	R1, #0
0x4703E	0x48E8    LDR	R0, [PC, #928]
0x47040	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3607 :: 		
; i start address is: 4 (R1)
0x47042	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3608 :: 		
L_FAT32_Dir811:
; i start address is: 4 (R1)
0x47044	0x48E7    LDR	R0, [PC, #924]
0x47046	0x1840    ADDS	R0, R0, R1
0x47048	0x7800    LDRB	R0, [R0, #0]
0x4704A	0xB158    CBZ	R0, L_FAT32_Dir812
;__Lib_FAT32_STM32_M3_M4_M7.c, 3609 :: 		
0x4704C	0x48E5    LDR	R0, [PC, #916]
0x4704E	0x1840    ADDS	R0, R0, R1
0x47050	0x7800    LDRB	R0, [R0, #0]
0x47052	0xF8AD1004  STRH	R1, [SP, #4]
0x47056	0xF7FDFE1D  BL	_FAT32_Put_Char+0
0x4705A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3610 :: 		
0x4705E	0x1C49    ADDS	R1, R1, #1
0x47060	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3611 :: 		
; i end address is: 4 (R1)
0x47062	0xE7EF    B	L_FAT32_Dir811
L_FAT32_Dir812:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3612 :: 		
; i start address is: 4 (R1)
0x47064	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3613 :: 		
L_FAT32_Dir813:
; i start address is: 4 (R1)
0x47066	0x48E0    LDR	R0, [PC, #896]
0x47068	0x1840    ADDS	R0, R0, R1
0x4706A	0x7800    LDRB	R0, [R0, #0]
0x4706C	0xB158    CBZ	R0, L_FAT32_Dir814
;__Lib_FAT32_STM32_M3_M4_M7.c, 3614 :: 		
0x4706E	0x48DE    LDR	R0, [PC, #888]
0x47070	0x1840    ADDS	R0, R0, R1
0x47072	0x7800    LDRB	R0, [R0, #0]
0x47074	0xF8AD1004  STRH	R1, [SP, #4]
0x47078	0xF7FDFE0C  BL	_FAT32_Put_Char+0
0x4707C	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3615 :: 		
0x47080	0x1C49    ADDS	R1, R1, #1
0x47082	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3616 :: 		
; i end address is: 4 (R1)
0x47084	0xE7EF    B	L_FAT32_Dir813
L_FAT32_Dir814:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3623 :: 		
; i start address is: 4 (R1)
0x47086	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3624 :: 		
L_FAT32_Dir815:
; i start address is: 4 (R1)
0x47088	0x48D6    LDR	R0, [PC, #856]
0x4708A	0x1840    ADDS	R0, R0, R1
0x4708C	0x7800    LDRB	R0, [R0, #0]
0x4708E	0xB158    CBZ	R0, L_FAT32_Dir816
;__Lib_FAT32_STM32_M3_M4_M7.c, 3625 :: 		
0x47090	0x48D4    LDR	R0, [PC, #848]
0x47092	0x1840    ADDS	R0, R0, R1
0x47094	0x7800    LDRB	R0, [R0, #0]
0x47096	0xF8AD1004  STRH	R1, [SP, #4]
0x4709A	0xF7FDFDFB  BL	_FAT32_Put_Char+0
0x4709E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3626 :: 		
0x470A2	0x1C49    ADDS	R1, R1, #1
0x470A4	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3627 :: 		
; i end address is: 4 (R1)
0x470A6	0xE7EF    B	L_FAT32_Dir815
L_FAT32_Dir816:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3629 :: 		
L_FAT32_Dir817:
0x470A8	0xA802    ADD	R0, SP, #8
0x470AA	0xF7FFF987  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x470AE	0x2801    CMP	R0, #1
0x470B0	0xF04081C1  BNE	L_FAT32_Dir818
;__Lib_FAT32_STM32_M3_M4_M7.c, 3630 :: 		
0x470B4	0xF89D0107  LDRB	R0, [SP, #263]
0x470B8	0xF000003F  AND	R0, R0, #63
0x470BC	0xB2C0    UXTB	R0, R0
0x470BE	0x280F    CMP	R0, #15
0x470C0	0xD100    BNE	L_FAT32_Dir819
;__Lib_FAT32_STM32_M3_M4_M7.c, 3631 :: 		
0x470C2	0xE7F1    B	L_FAT32_Dir817
L_FAT32_Dir819:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3634 :: 		
0x470C4	0xF89D0107  LDRB	R0, [SP, #263]
0x470C8	0xF0000080  AND	R0, R0, #128
0x470CC	0xB2C0    UXTB	R0, R0
0x470CE	0xB108    CBZ	R0, L_FAT32_Dir820
; ?FLOC___FAT32_Dir?T3219 start address is: 0 (R0)
0x470D0	0x203F    MOVS	R0, #63
; ?FLOC___FAT32_Dir?T3219 end address is: 0 (R0)
0x470D2	0xE000    B	L_FAT32_Dir821
L_FAT32_Dir820:
; ?FLOC___FAT32_Dir?T3219 start address is: 0 (R0)
0x470D4	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3219 end address is: 0 (R0)
L_FAT32_Dir821:
; ?FLOC___FAT32_Dir?T3219 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3219 end address is: 0 (R0)
0x470D6	0xF7FDFDDD  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3635 :: 		
0x470DA	0xF89D0107  LDRB	R0, [SP, #263]
0x470DE	0xF0000040  AND	R0, R0, #64
0x470E2	0xB2C0    UXTB	R0, R0
0x470E4	0xB108    CBZ	R0, L_FAT32_Dir822
; ?FLOC___FAT32_Dir?T3221 start address is: 0 (R0)
0x470E6	0x2064    MOVS	R0, #100
; ?FLOC___FAT32_Dir?T3221 end address is: 0 (R0)
0x470E8	0xE000    B	L_FAT32_Dir823
L_FAT32_Dir822:
; ?FLOC___FAT32_Dir?T3221 start address is: 0 (R0)
0x470EA	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3221 end address is: 0 (R0)
L_FAT32_Dir823:
; ?FLOC___FAT32_Dir?T3221 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3221 end address is: 0 (R0)
0x470EC	0xF7FDFDD2  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3636 :: 		
0x470F0	0xF89D0107  LDRB	R0, [SP, #263]
0x470F4	0xF0000020  AND	R0, R0, #32
0x470F8	0xB2C0    UXTB	R0, R0
0x470FA	0xB108    CBZ	R0, L_FAT32_Dir824
; ?FLOC___FAT32_Dir?T3223 start address is: 0 (R0)
0x470FC	0x2041    MOVS	R0, #65
; ?FLOC___FAT32_Dir?T3223 end address is: 0 (R0)
0x470FE	0xE000    B	L_FAT32_Dir825
L_FAT32_Dir824:
; ?FLOC___FAT32_Dir?T3223 start address is: 0 (R0)
0x47100	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3223 end address is: 0 (R0)
L_FAT32_Dir825:
; ?FLOC___FAT32_Dir?T3223 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3223 end address is: 0 (R0)
0x47102	0xF7FDFDC7  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3637 :: 		
0x47106	0xF89D0107  LDRB	R0, [SP, #263]
0x4710A	0xF0000010  AND	R0, R0, #16
0x4710E	0xB2C0    UXTB	R0, R0
0x47110	0xB108    CBZ	R0, L_FAT32_Dir826
; ?FLOC___FAT32_Dir?T3225 start address is: 0 (R0)
0x47112	0x2044    MOVS	R0, #68
; ?FLOC___FAT32_Dir?T3225 end address is: 0 (R0)
0x47114	0xE000    B	L_FAT32_Dir827
L_FAT32_Dir826:
; ?FLOC___FAT32_Dir?T3225 start address is: 0 (R0)
0x47116	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3225 end address is: 0 (R0)
L_FAT32_Dir827:
; ?FLOC___FAT32_Dir?T3225 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3225 end address is: 0 (R0)
0x47118	0xF7FDFDBC  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3638 :: 		
0x4711C	0xF89D0107  LDRB	R0, [SP, #263]
0x47120	0xF0000008  AND	R0, R0, #8
0x47124	0xB2C0    UXTB	R0, R0
0x47126	0xB108    CBZ	R0, L_FAT32_Dir828
; ?FLOC___FAT32_Dir?T3227 start address is: 0 (R0)
0x47128	0x204C    MOVS	R0, #76
; ?FLOC___FAT32_Dir?T3227 end address is: 0 (R0)
0x4712A	0xE000    B	L_FAT32_Dir829
L_FAT32_Dir828:
; ?FLOC___FAT32_Dir?T3227 start address is: 0 (R0)
0x4712C	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3227 end address is: 0 (R0)
L_FAT32_Dir829:
; ?FLOC___FAT32_Dir?T3227 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3227 end address is: 0 (R0)
0x4712E	0xF7FDFDB1  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3639 :: 		
0x47132	0xF89D0107  LDRB	R0, [SP, #263]
0x47136	0xF0000004  AND	R0, R0, #4
0x4713A	0xB2C0    UXTB	R0, R0
0x4713C	0xB108    CBZ	R0, L_FAT32_Dir830
; ?FLOC___FAT32_Dir?T3229 start address is: 0 (R0)
0x4713E	0x2053    MOVS	R0, #83
; ?FLOC___FAT32_Dir?T3229 end address is: 0 (R0)
0x47140	0xE000    B	L_FAT32_Dir831
L_FAT32_Dir830:
; ?FLOC___FAT32_Dir?T3229 start address is: 0 (R0)
0x47142	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3229 end address is: 0 (R0)
L_FAT32_Dir831:
; ?FLOC___FAT32_Dir?T3229 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3229 end address is: 0 (R0)
0x47144	0xF7FDFDA6  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3640 :: 		
0x47148	0xF89D0107  LDRB	R0, [SP, #263]
0x4714C	0xF0000002  AND	R0, R0, #2
0x47150	0xB2C0    UXTB	R0, R0
0x47152	0xB108    CBZ	R0, L_FAT32_Dir832
; ?FLOC___FAT32_Dir?T3231 start address is: 0 (R0)
0x47154	0x2048    MOVS	R0, #72
; ?FLOC___FAT32_Dir?T3231 end address is: 0 (R0)
0x47156	0xE000    B	L_FAT32_Dir833
L_FAT32_Dir832:
; ?FLOC___FAT32_Dir?T3231 start address is: 0 (R0)
0x47158	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3231 end address is: 0 (R0)
L_FAT32_Dir833:
; ?FLOC___FAT32_Dir?T3231 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3231 end address is: 0 (R0)
0x4715A	0xF7FDFD9B  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3641 :: 		
0x4715E	0xF89D0107  LDRB	R0, [SP, #263]
0x47162	0xF0000001  AND	R0, R0, #1
0x47166	0xB2C0    UXTB	R0, R0
0x47168	0xB108    CBZ	R0, L_FAT32_Dir834
; ?FLOC___FAT32_Dir?T3233 start address is: 0 (R0)
0x4716A	0x2052    MOVS	R0, #82
; ?FLOC___FAT32_Dir?T3233 end address is: 0 (R0)
0x4716C	0xE000    B	L_FAT32_Dir835
L_FAT32_Dir834:
; ?FLOC___FAT32_Dir?T3233 start address is: 0 (R0)
0x4716E	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3233 end address is: 0 (R0)
L_FAT32_Dir835:
; ?FLOC___FAT32_Dir?T3233 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3233 end address is: 0 (R0)
0x47170	0xF7FDFD90  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3649 :: 		
0x47174	0xF89D0107  LDRB	R0, [SP, #263]
0x47178	0xF0000008  AND	R0, R0, #8
0x4717C	0xB2C0    UXTB	R0, R0
0x4717E	0xB1A8    CBZ	R0, L_FAT32_Dir836
;__Lib_FAT32_STM32_M3_M4_M7.c, 3650 :: 		
0x47180	0xA846    ADD	R0, SP, #280
0x47182	0x499A    LDR	R1, [PC, #616]
0x47184	0xF7FDFD76  BL	__Lib_FAT32_STM32_M3_M4_M7_constToVar+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3651 :: 		
; i start address is: 4 (R1)
0x47188	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3652 :: 		
L_FAT32_Dir837:
; i start address is: 4 (R1)
0x4718A	0xA846    ADD	R0, SP, #280
0x4718C	0x1840    ADDS	R0, R0, R1
0x4718E	0x7800    LDRB	R0, [R0, #0]
0x47190	0xB158    CBZ	R0, L_FAT32_Dir838
;__Lib_FAT32_STM32_M3_M4_M7.c, 3653 :: 		
0x47192	0xA846    ADD	R0, SP, #280
0x47194	0x1840    ADDS	R0, R0, R1
0x47196	0x7800    LDRB	R0, [R0, #0]
0x47198	0xF8AD1004  STRH	R1, [SP, #4]
0x4719C	0xF7FDFD7A  BL	_FAT32_Put_Char+0
0x471A0	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3654 :: 		
0x471A4	0x1C49    ADDS	R1, R1, #1
0x471A6	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3655 :: 		
; i end address is: 4 (R1)
0x471A8	0xE7EF    B	L_FAT32_Dir837
L_FAT32_Dir838:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3656 :: 		
0x471AA	0xE03A    B	L_FAT32_Dir839
L_FAT32_Dir836:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3658 :: 		
0x471AC	0xF89D0107  LDRB	R0, [SP, #263]
0x471B0	0xF0000010  AND	R0, R0, #16
0x471B4	0xB2C0    UXTB	R0, R0
0x471B6	0xB1A8    CBZ	R0, L_FAT32_Dir840
;__Lib_FAT32_STM32_M3_M4_M7.c, 3659 :: 		
0x471B8	0xA846    ADD	R0, SP, #280
0x471BA	0x498D    LDR	R1, [PC, #564]
0x471BC	0xF7FDFD5A  BL	__Lib_FAT32_STM32_M3_M4_M7_constToVar+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3660 :: 		
; i start address is: 4 (R1)
0x471C0	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3661 :: 		
L_FAT32_Dir841:
; i start address is: 4 (R1)
0x471C2	0xA846    ADD	R0, SP, #280
0x471C4	0x1840    ADDS	R0, R0, R1
0x471C6	0x7800    LDRB	R0, [R0, #0]
0x471C8	0xB158    CBZ	R0, L_FAT32_Dir842
;__Lib_FAT32_STM32_M3_M4_M7.c, 3662 :: 		
0x471CA	0xA846    ADD	R0, SP, #280
0x471CC	0x1840    ADDS	R0, R0, R1
0x471CE	0x7800    LDRB	R0, [R0, #0]
0x471D0	0xF8AD1004  STRH	R1, [SP, #4]
0x471D4	0xF7FDFD5E  BL	_FAT32_Put_Char+0
0x471D8	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3663 :: 		
0x471DC	0x1C49    ADDS	R1, R1, #1
0x471DE	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3664 :: 		
; i end address is: 4 (R1)
0x471E0	0xE7EF    B	L_FAT32_Dir841
L_FAT32_Dir842:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3665 :: 		
0x471E2	0xE01E    B	L_FAT32_Dir843
L_FAT32_Dir840:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3668 :: 		
0x471E4	0xF89D0107  LDRB	R0, [SP, #263]
0x471E8	0xF00000D8  AND	R0, R0, #216
0x471EC	0xB2C0    UXTB	R0, R0
0x471EE	0xB9C0    CBNZ	R0, L_FAT32_Dir844
;__Lib_FAT32_STM32_M3_M4_M7.c, 3669 :: 		
0x471F0	0xA846    ADD	R0, SP, #280
0x471F2	0x4601    MOV	R1, R0
0x471F4	0x9842    LDR	R0, [SP, #264]
0x471F6	0xF7FDFD7F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3670 :: 		
; i start address is: 4 (R1)
0x471FA	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3671 :: 		
L_FAT32_Dir845:
; i start address is: 4 (R1)
0x471FC	0xA846    ADD	R0, SP, #280
0x471FE	0x1840    ADDS	R0, R0, R1
0x47200	0x7800    LDRB	R0, [R0, #0]
0x47202	0xB158    CBZ	R0, L_FAT32_Dir846
;__Lib_FAT32_STM32_M3_M4_M7.c, 3672 :: 		
0x47204	0xA846    ADD	R0, SP, #280
0x47206	0x1840    ADDS	R0, R0, R1
0x47208	0x7800    LDRB	R0, [R0, #0]
0x4720A	0xF8AD1004  STRH	R1, [SP, #4]
0x4720E	0xF7FDFD41  BL	_FAT32_Put_Char+0
0x47212	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3673 :: 		
0x47216	0x1C49    ADDS	R1, R1, #1
0x47218	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3674 :: 		
; i end address is: 4 (R1)
0x4721A	0xE7EF    B	L_FAT32_Dir845
L_FAT32_Dir846:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3675 :: 		
0x4721C	0x2020    MOVS	R0, #32
0x4721E	0xF7FDFD39  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3676 :: 		
L_FAT32_Dir844:
L_FAT32_Dir843:
L_FAT32_Dir839:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3678 :: 		
0x47222	0xA846    ADD	R0, SP, #280
0x47224	0x220D    MOVS	R2, #13
0x47226	0xB212    SXTH	R2, R2
0x47228	0x2100    MOVS	R1, #0
0x4722A	0xF7FDFFE3  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3679 :: 		
0x4722E	0xA946    ADD	R1, SP, #280
0x47230	0x4870    LDR	R0, [PC, #448]
0x47232	0x7800    LDRB	R0, [R0, #0]
0x47234	0xF7FDFD3A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3680 :: 		
; i start address is: 4 (R1)
0x47238	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3681 :: 		
L_FAT32_Dir847:
; i start address is: 4 (R1)
0x4723A	0xA846    ADD	R0, SP, #280
0x4723C	0x1840    ADDS	R0, R0, R1
0x4723E	0x7800    LDRB	R0, [R0, #0]
0x47240	0xB158    CBZ	R0, L_FAT32_Dir848
;__Lib_FAT32_STM32_M3_M4_M7.c, 3682 :: 		
0x47242	0xA846    ADD	R0, SP, #280
0x47244	0x1840    ADDS	R0, R0, R1
0x47246	0x7800    LDRB	R0, [R0, #0]
0x47248	0xF8AD1004  STRH	R1, [SP, #4]
0x4724C	0xF7FDFD22  BL	_FAT32_Put_Char+0
0x47250	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3683 :: 		
0x47254	0x1C49    ADDS	R1, R1, #1
0x47256	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3684 :: 		
; i end address is: 4 (R1)
0x47258	0xE7EF    B	L_FAT32_Dir847
L_FAT32_Dir848:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3685 :: 		
0x4725A	0x202F    MOVS	R0, #47
0x4725C	0xF7FDFD1A  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3687 :: 		
0x47260	0xA846    ADD	R0, SP, #280
0x47262	0x220D    MOVS	R2, #13
0x47264	0xB212    SXTH	R2, R2
0x47266	0x2100    MOVS	R1, #0
0x47268	0xF7FDFFC4  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3688 :: 		
0x4726C	0xA946    ADD	R1, SP, #280
0x4726E	0x4862    LDR	R0, [PC, #392]
0x47270	0x7800    LDRB	R0, [R0, #0]
0x47272	0xF7FDFD1B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3689 :: 		
; i start address is: 4 (R1)
0x47276	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3690 :: 		
L_FAT32_Dir849:
; i start address is: 4 (R1)
0x47278	0xA846    ADD	R0, SP, #280
0x4727A	0x1840    ADDS	R0, R0, R1
0x4727C	0x7800    LDRB	R0, [R0, #0]
0x4727E	0xB158    CBZ	R0, L_FAT32_Dir850
;__Lib_FAT32_STM32_M3_M4_M7.c, 3691 :: 		
0x47280	0xA846    ADD	R0, SP, #280
0x47282	0x1840    ADDS	R0, R0, R1
0x47284	0x7800    LDRB	R0, [R0, #0]
0x47286	0xF8AD1004  STRH	R1, [SP, #4]
0x4728A	0xF7FDFD03  BL	_FAT32_Put_Char+0
0x4728E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3692 :: 		
0x47292	0x1C49    ADDS	R1, R1, #1
0x47294	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3693 :: 		
; i end address is: 4 (R1)
0x47296	0xE7EF    B	L_FAT32_Dir849
L_FAT32_Dir850:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3694 :: 		
0x47298	0x202F    MOVS	R0, #47
0x4729A	0xF7FDFCFB  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3696 :: 		
0x4729E	0xA846    ADD	R0, SP, #280
0x472A0	0x220D    MOVS	R2, #13
0x472A2	0xB212    SXTH	R2, R2
0x472A4	0x2100    MOVS	R1, #0
0x472A6	0xF7FDFFA5  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3697 :: 		
0x472AA	0xA946    ADD	R1, SP, #280
0x472AC	0x4853    LDR	R0, [PC, #332]
0x472AE	0x8800    LDRH	R0, [R0, #0]
0x472B0	0xF7FDFCFC  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3698 :: 		
; i start address is: 4 (R1)
0x472B4	0x2101    MOVS	R1, #1
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3699 :: 		
L_FAT32_Dir851:
; i start address is: 4 (R1)
0x472B6	0xA846    ADD	R0, SP, #280
0x472B8	0x1840    ADDS	R0, R0, R1
0x472BA	0x7800    LDRB	R0, [R0, #0]
0x472BC	0xB158    CBZ	R0, L_FAT32_Dir852
;__Lib_FAT32_STM32_M3_M4_M7.c, 3700 :: 		
0x472BE	0xA846    ADD	R0, SP, #280
0x472C0	0x1840    ADDS	R0, R0, R1
0x472C2	0x7800    LDRB	R0, [R0, #0]
0x472C4	0xF8AD1004  STRH	R1, [SP, #4]
0x472C8	0xF7FDFCE4  BL	_FAT32_Put_Char+0
0x472CC	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3701 :: 		
0x472D0	0x1C49    ADDS	R1, R1, #1
0x472D2	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3702 :: 		
; i end address is: 4 (R1)
0x472D4	0xE7EF    B	L_FAT32_Dir851
L_FAT32_Dir852:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3703 :: 		
0x472D6	0x2020    MOVS	R0, #32
0x472D8	0xF7FDFCDC  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3705 :: 		
0x472DC	0xA846    ADD	R0, SP, #280
0x472DE	0x220D    MOVS	R2, #13
0x472E0	0xB212    SXTH	R2, R2
0x472E2	0x2100    MOVS	R1, #0
0x472E4	0xF7FDFF86  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3706 :: 		
0x472E8	0xA946    ADD	R1, SP, #280
0x472EA	0x4845    LDR	R0, [PC, #276]
0x472EC	0x7800    LDRB	R0, [R0, #0]
0x472EE	0xF7FDFCDD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3707 :: 		
; i start address is: 4 (R1)
0x472F2	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3708 :: 		
L_FAT32_Dir853:
; i start address is: 4 (R1)
0x472F4	0xA846    ADD	R0, SP, #280
0x472F6	0x1840    ADDS	R0, R0, R1
0x472F8	0x7800    LDRB	R0, [R0, #0]
0x472FA	0xB158    CBZ	R0, L_FAT32_Dir854
;__Lib_FAT32_STM32_M3_M4_M7.c, 3709 :: 		
0x472FC	0xA846    ADD	R0, SP, #280
0x472FE	0x1840    ADDS	R0, R0, R1
0x47300	0x7800    LDRB	R0, [R0, #0]
0x47302	0xF8AD1004  STRH	R1, [SP, #4]
0x47306	0xF7FDFCC5  BL	_FAT32_Put_Char+0
0x4730A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3710 :: 		
0x4730E	0x1C49    ADDS	R1, R1, #1
0x47310	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3711 :: 		
; i end address is: 4 (R1)
0x47312	0xE7EF    B	L_FAT32_Dir853
L_FAT32_Dir854:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3712 :: 		
0x47314	0x203A    MOVS	R0, #58
0x47316	0xF7FDFCBD  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3714 :: 		
0x4731A	0xA846    ADD	R0, SP, #280
0x4731C	0x220D    MOVS	R2, #13
0x4731E	0xB212    SXTH	R2, R2
0x47320	0x2100    MOVS	R1, #0
0x47322	0xF7FDFF67  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3715 :: 		
0x47326	0xA946    ADD	R1, SP, #280
0x47328	0x4836    LDR	R0, [PC, #216]
0x4732A	0x7800    LDRB	R0, [R0, #0]
0x4732C	0xF7FDFCBE  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3716 :: 		
; i start address is: 4 (R1)
0x47330	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3717 :: 		
L_FAT32_Dir855:
; i start address is: 4 (R1)
0x47332	0xA846    ADD	R0, SP, #280
0x47334	0x1840    ADDS	R0, R0, R1
0x47336	0x7800    LDRB	R0, [R0, #0]
0x47338	0xB158    CBZ	R0, L_FAT32_Dir856
;__Lib_FAT32_STM32_M3_M4_M7.c, 3718 :: 		
0x4733A	0xA846    ADD	R0, SP, #280
0x4733C	0x1840    ADDS	R0, R0, R1
0x4733E	0x7800    LDRB	R0, [R0, #0]
0x47340	0xF8AD1004  STRH	R1, [SP, #4]
0x47344	0xF7FDFCA6  BL	_FAT32_Put_Char+0
0x47348	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3719 :: 		
0x4734C	0x1C49    ADDS	R1, R1, #1
0x4734E	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3720 :: 		
; i end address is: 4 (R1)
0x47350	0xE7EF    B	L_FAT32_Dir855
L_FAT32_Dir856:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3721 :: 		
0x47352	0x2020    MOVS	R0, #32
0x47354	0xF7FDFC9E  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3724 :: 		
0x47358	0xF89D0107  LDRB	R0, [SP, #263]
0x4735C	0xF0000008  AND	R0, R0, #8
0x47360	0xB2C0    UXTB	R0, R0
0x47362	0xB188    CBZ	R0, L_FAT32_Dir857
;__Lib_FAT32_STM32_M3_M4_M7.c, 3725 :: 		
; i start address is: 4 (R1)
0x47364	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_FAT32_Dir858:
; i start address is: 4 (R1)
0x47366	0xA802    ADD	R0, SP, #8
0x47368	0x1840    ADDS	R0, R0, R1
0x4736A	0x7800    LDRB	R0, [R0, #0]
0x4736C	0xB158    CBZ	R0, L_FAT32_Dir859
;__Lib_FAT32_STM32_M3_M4_M7.c, 3726 :: 		
0x4736E	0xA802    ADD	R0, SP, #8
0x47370	0x1840    ADDS	R0, R0, R1
0x47372	0x7800    LDRB	R0, [R0, #0]
0x47374	0xF8AD1004  STRH	R1, [SP, #4]
0x47378	0xF7FDFC8C  BL	_FAT32_Put_Char+0
0x4737C	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3725 :: 		
0x47380	0x1C49    ADDS	R1, R1, #1
0x47382	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3726 :: 		
; i end address is: 4 (R1)
0x47384	0xE7EF    B	L_FAT32_Dir858
L_FAT32_Dir859:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3727 :: 		
0x47386	0xE044    B	L_FAT32_Dir861
L_FAT32_Dir857:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3728 :: 		
0x47388	0xF89D0107  LDRB	R0, [SP, #263]
0x4738C	0xF000003F  AND	R0, R0, #63
0x47390	0xB2C0    UXTB	R0, R0
0x47392	0x280F    CMP	R0, #15
0x47394	0xD03D    BEQ	L_FAT32_Dir862
;__Lib_FAT32_STM32_M3_M4_M7.c, 3737 :: 		
0x47396	0xF20D1025  ADDW	R0, SP, #293
0x4739A	0x22FF    MOVS	R2, #255
0x4739C	0xB212    SXTH	R2, R2
0x4739E	0x2100    MOVS	R1, #0
0x473A0	0xF7FDFF28  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3738 :: 		
0x473A4	0x480E    LDR	R0, [PC, #56]
0x473A6	0x6800    LDR	R0, [R0, #0]
0x473A8	0x1E42    SUBS	R2, R0, #1
0x473AA	0x4817    LDR	R0, [PC, #92]
0x473AC	0x6801    LDR	R1, [R0, #0]
0x473AE	0xF20D1025  ADDW	R0, SP, #293
0x473B2	0xF7FBFF1D  BL	__Lib_FAT32_STM32_M3_M4_M7_getFullName+0
0x473B6	0xB110    CBZ	R0, L_FAT32_Dir863
;__Lib_FAT32_STM32_M3_M4_M7.c, 3739 :: 		
0x473B8	0x20FF    MOVS	R0, #-1
0x473BA	0xB240    SXTB	R0, R0
0x473BC	0xE03D    B	L_end_FAT32_Dir
L_FAT32_Dir863:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3741 :: 		
; i start address is: 4 (R1)
0x473BE	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_FAT32_Dir864:
; i start address is: 4 (R1)
0x473C0	0xF20D1025  ADDW	R0, SP, #293
0x473C4	0x1840    ADDS	R0, R0, R1
0x473C6	0x7800    LDRB	R0, [R0, #0]
0x473C8	0xB318    CBZ	R0, L_FAT32_Dir865
;__Lib_FAT32_STM32_M3_M4_M7.c, 3742 :: 		
0x473CA	0xF20D1025  ADDW	R0, SP, #293
0x473CE	0x1840    ADDS	R0, R0, R1
0x473D0	0x7800    LDRB	R0, [R0, #0]
0x473D2	0xF8AD1004  STRH	R1, [SP, #4]
0x473D6	0xF7FDFC5D  BL	_FAT32_Put_Char+0
0x473DA	0xF8BD1004  LDRH	R1, [SP, #4]
0x473DE	0xE015    B	#42
0x473E0	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x473E4	0x79240004  	_CRLF_F32+0
0x473E8	0x09502000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+0
0x473EC	0x88440004  	__Lib_FAT32_STM32_M3_M4_M7_C_Empty+0
0x473F0	0x88500004  	__Lib_FAT32_STM32_M3_M4_M7_C_Dir+0
0x473F4	0x0A632000  	__Lib_FAT32_STM32_M3_M4_M7___MT+3
0x473F8	0x0A622000  	__Lib_FAT32_STM32_M3_M4_M7___MT+2
0x473FC	0x0A602000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x47400	0x0A642000  	__Lib_FAT32_STM32_M3_M4_M7___MT+4
0x47404	0x0A652000  	__Lib_FAT32_STM32_M3_M4_M7___MT+5
0x47408	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3741 :: 		
0x4740C	0x1C49    ADDS	R1, R1, #1
0x4740E	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3742 :: 		
; i end address is: 4 (R1)
0x47410	0xE7D6    B	L_FAT32_Dir864
L_FAT32_Dir865:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3743 :: 		
L_FAT32_Dir862:
L_FAT32_Dir861:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3745 :: 		
; i start address is: 4 (R1)
0x47412	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3746 :: 		
L_FAT32_Dir867:
; i start address is: 4 (R1)
0x47414	0x480B    LDR	R0, [PC, #44]
0x47416	0x1840    ADDS	R0, R0, R1
0x47418	0x7800    LDRB	R0, [R0, #0]
0x4741A	0xB158    CBZ	R0, L_FAT32_Dir868
;__Lib_FAT32_STM32_M3_M4_M7.c, 3747 :: 		
0x4741C	0x4809    LDR	R0, [PC, #36]
0x4741E	0x1840    ADDS	R0, R0, R1
0x47420	0x7800    LDRB	R0, [R0, #0]
0x47422	0xF8AD1004  STRH	R1, [SP, #4]
0x47426	0xF7FDFC35  BL	_FAT32_Put_Char+0
0x4742A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3748 :: 		
0x4742E	0x1C49    ADDS	R1, R1, #1
0x47430	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3749 :: 		
; i end address is: 4 (R1)
0x47432	0xE7EF    B	L_FAT32_Dir867
L_FAT32_Dir868:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3750 :: 		
0x47434	0xE638    B	L_FAT32_Dir817
L_FAT32_Dir818:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3752 :: 		
0x47436	0x2000    MOVS	R0, #0
0x47438	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3753 :: 		
L_end_FAT32_Dir:
0x4743A	0xF8DDE000  LDR	LR, [SP, #0]
0x4743E	0xF20D2D24  ADDW	SP, SP, #548
0x47442	0x4770    BX	LR
0x47444	0x79240004  	_CRLF_F32+0
; end of _FAT32_Dir
_FAT32_Put_Char:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 275 :: 		int8_t FAT32_Put_Char(char ch)
; ch start address is: 0 (R0)
0x44C94	0xB081    SUB	SP, SP, #4
0x44C96	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 277 :: 		UART_Write(ch);
; ch end address is: 0 (R0)
0x44C9A	0xF7FEFA9D  BL	_UART_Write+0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 278 :: 		return OK;
0x44C9E	0x2000    MOVS	R0, #0
0x44CA0	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 279 :: 		}
L_end_FAT32_Put_Char:
0x44CA2	0xF8DDE000  LDR	LR, [SP, #0]
0x44CA6	0xB001    ADD	SP, SP, #4
0x44CA8	0x4770    BX	LR
; end of _FAT32_Put_Char
_UART_Write:
;__Lib_UART_126.c, 325 :: 		
; _data start address is: 0 (R0)
0x431D8	0xB081    SUB	SP, SP, #4
0x431DA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_126.c, 326 :: 		
; _data end address is: 0 (R0)
0x431DE	0x4C03    LDR	R4, [PC, #12]
0x431E0	0x6824    LDR	R4, [R4, #0]
0x431E2	0x47A0    BLX	R4
;__Lib_UART_126.c, 327 :: 		
L_end_UART_Write:
0x431E4	0xF8DDE000  LDR	LR, [SP, #0]
0x431E8	0xB001    ADD	SP, SP, #4
0x431EA	0x4770    BX	LR
0x431EC	0x0B642000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART2_Write:
;__Lib_UART_126.c, 45 :: 		
; _data start address is: 0 (R0)
0x4287C	0xB081    SUB	SP, SP, #4
0x4287E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_126.c, 46 :: 		
0x42882	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x42884	0x4803    LDR	R0, [PC, #12]
0x42886	0xF001FAE7  BL	__Lib_UART_126_UARTx_Write+0
;__Lib_UART_126.c, 47 :: 		
L_end_UART2_Write:
0x4288A	0xF8DDE000  LDR	LR, [SP, #0]
0x4288E	0xB001    ADD	SP, SP, #4
0x42890	0x4770    BX	LR
0x42892	0xBF00    NOP
0x42894	0x44004000  	USART2_SR+0
; end of _UART2_Write
_SPI1_Write:
;__Lib_SPI_12345.c, 119 :: 		
; data_out start address is: 0 (R0)
0x42860	0xB081    SUB	SP, SP, #4
0x42862	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 121 :: 		
0x42866	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x42868	0x4803    LDR	R0, [PC, #12]
0x4286A	0xF7FFF911  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 122 :: 		
L_end_SPI1_Write:
0x4286E	0xF8DDE000  LDR	LR, [SP, #0]
0x42872	0xB001    ADD	SP, SP, #4
0x42874	0x4770    BX	LR
0x42876	0xBF00    NOP
0x42878	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
_SPI2_Write:
;__Lib_SPI_12345.c, 190 :: 		
; data_out start address is: 0 (R0)
0x428C8	0xB081    SUB	SP, SP, #4
0x428CA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 192 :: 		
0x428CE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x428D0	0x4803    LDR	R0, [PC, #12]
0x428D2	0xF7FFF8DD  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 193 :: 		
L_end_SPI2_Write:
0x428D6	0xF8DDE000  LDR	LR, [SP, #0]
0x428DA	0xB001    ADD	SP, SP, #4
0x428DC	0x4770    BX	LR
0x428DE	0xBF00    NOP
0x428E0	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_12345.c, 261 :: 		
; data_out start address is: 0 (R0)
0x41BC4	0xB081    SUB	SP, SP, #4
0x41BC6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 263 :: 		
0x41BCA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x41BCC	0x4803    LDR	R0, [PC, #12]
0x41BCE	0xF7FFFF5F  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 264 :: 		
L_end_SPI3_Write:
0x41BD2	0xF8DDE000  LDR	LR, [SP, #0]
0x41BD6	0xB001    ADD	SP, SP, #4
0x41BD8	0x4770    BX	LR
0x41BDA	0xBF00    NOP
0x41BDC	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_SPI4_Write:
;__Lib_SPI_12345.c, 332 :: 		
; data_out start address is: 0 (R0)
0x41BA8	0xB081    SUB	SP, SP, #4
0x41BAA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 334 :: 		
0x41BAE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x41BB0	0x4803    LDR	R0, [PC, #12]
0x41BB2	0xF7FFFF6D  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 335 :: 		
L_end_SPI4_Write:
0x41BB6	0xF8DDE000  LDR	LR, [SP, #0]
0x41BBA	0xB001    ADD	SP, SP, #4
0x41BBC	0x4770    BX	LR
0x41BBE	0xBF00    NOP
0x41BC0	0x34004001  	SPI4_CR1+0
; end of _SPI4_Write
_SPI5_Write:
;__Lib_SPI_12345.c, 404 :: 		
; data_out start address is: 0 (R0)
0x41EC4	0xB081    SUB	SP, SP, #4
0x41EC6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_12345.c, 406 :: 		
0x41ECA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x41ECC	0x4803    LDR	R0, [PC, #12]
0x41ECE	0xF7FFFDDF  BL	__Lib_SPI_12345_SPIx_Read+0
;__Lib_SPI_12345.c, 407 :: 		
L_end_SPI5_Write:
0x41ED2	0xF8DDE000  LDR	LR, [SP, #0]
0x41ED6	0xB001    ADD	SP, SP, #4
0x41ED8	0x4770    BX	LR
0x41EDA	0xBF00    NOP
0x41EDC	0x50004001  	SPI5_CR1+0
; end of _SPI5_Write
_UART1_Write:
;__Lib_UART_126.c, 41 :: 		
; _data start address is: 0 (R0)
0x41ACC	0xB081    SUB	SP, SP, #4
0x41ACE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_126.c, 42 :: 		
0x41AD2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x41AD4	0x4803    LDR	R0, [PC, #12]
0x41AD6	0xF002F9BF  BL	__Lib_UART_126_UARTx_Write+0
;__Lib_UART_126.c, 43 :: 		
L_end_UART1_Write:
0x41ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x41ADE	0xB001    ADD	SP, SP, #4
0x41AE0	0x4770    BX	LR
0x41AE2	0xBF00    NOP
0x41AE4	0x10004001  	USART1_SR+0
; end of _UART1_Write
_UART3_Write:
;__Lib_UART_126.c, 49 :: 		
; _data start address is: 0 (R0)
0x41B8C	0xB081    SUB	SP, SP, #4
0x41B8E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_126.c, 50 :: 		
0x41B92	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x41B94	0x4803    LDR	R0, [PC, #12]
0x41B96	0xF002F95F  BL	__Lib_UART_126_UARTx_Write+0
;__Lib_UART_126.c, 51 :: 		
L_end_UART3_Write:
0x41B9A	0xF8DDE000  LDR	LR, [SP, #0]
0x41B9E	0xB001    ADD	SP, SP, #4
0x41BA0	0x4770    BX	LR
0x41BA2	0xBF00    NOP
0x41BA4	0x14004001  	USART6_SR+0
; end of _UART3_Write
__Lib_FAT32_STM32_M3_M4_M7_constToVar:
;__Lib_FAT32_STM32_M3_M4_M7.c, 892 :: 		
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x44C74	0xB081    SUB	SP, SP, #4
0x44C76	0x460A    MOV	R2, R1
0x44C78	0x4601    MOV	R1, R0
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 4 (R1)
; src start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 895 :: 		
; tmp start address is: 0 (R0)
; tmp start address is: 0 (R0)
0x44C7A	0x4608    MOV	R0, R1
; src end address is: 8 (R2)
; tmp end address is: 0 (R0)
; dst end address is: 4 (R1)
0x44C7C	0x4613    MOV	R3, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 897 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_constToVar194:
;__Lib_FAT32_STM32_M3_M4_M7.c, 898 :: 		
; tmp start address is: 0 (R0)
; tmp end address is: 0 (R0)
; src start address is: 12 (R3)
; dst start address is: 4 (R1)
0x44C7E	0x781A    LDRB	R2, [R3, #0]
0x44C80	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 899 :: 		
0x44C82	0x781A    LDRB	R2, [R3, #0]
0x44C84	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_constToVar197
; tmp end address is: 0 (R0)
; src end address is: 12 (R3)
; dst end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 900 :: 		
; tmp start address is: 0 (R0)
0x44C86	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_constToVar195
L___Lib_FAT32_STM32_M3_M4_M7_constToVar197:
;__Lib_FAT32_STM32_M3_M4_M7.c, 901 :: 		
; dst start address is: 4 (R1)
; src start address is: 12 (R3)
0x44C88	0x1C5B    ADDS	R3, R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 902 :: 		
0x44C8A	0x1C49    ADDS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 903 :: 		
; src end address is: 12 (R3)
; dst end address is: 4 (R1)
0x44C8C	0xE7F7    B	L___Lib_FAT32_STM32_M3_M4_M7_constToVar194
L___Lib_FAT32_STM32_M3_M4_M7_constToVar195:
;__Lib_FAT32_STM32_M3_M4_M7.c, 904 :: 		
; tmp end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 905 :: 		
L_end_constToVar:
0x44C8E	0xB001    ADD	SP, SP, #4
0x44C90	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_constToVar
__Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr:
;__Lib_FAT32_STM32_M3_M4_M7.c, 192 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x44CF8	0xB081    SUB	SP, SP, #4
0x44CFA	0x460A    MOV	R2, R1
0x44CFC	0x4601    MOV	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 195 :: 		
; len start address is: 0 (R0)
0x44CFE	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x44D00	0x460D    MOV	R5, R1
0x44D02	0x4611    MOV	R1, R2
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr9:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x44D04	0x280A    CMP	R0, #10
0x44D06	0xD205    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr10
;__Lib_FAT32_STM32_M3_M4_M7.c, 196 :: 		
0x44D08	0x180B    ADDS	R3, R1, R0
0x44D0A	0x2220    MOVS	R2, #32
0x44D0C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 195 :: 		
0x44D0E	0x1C40    ADDS	R0, R0, #1
0x44D10	0xB280    UXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 196 :: 		
0x44D12	0xE7F7    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr9
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr10:
;__Lib_FAT32_STM32_M3_M4_M7.c, 197 :: 		
0x44D14	0x180B    ADDS	R3, R1, R0
0x44D16	0x2200    MOVS	R2, #0
0x44D18	0x701A    STRB	R2, [R3, #0]
0x44D1A	0x1E40    SUBS	R0, R0, #1
0x44D1C	0xB280    UXTH	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 199 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr12:
;__Lib_FAT32_STM32_M3_M4_M7.c, 200 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x44D1E	0x180C    ADDS	R4, R1, R0
0x44D20	0x230A    MOVS	R3, #10
0x44D22	0xFBB5F2F3  UDIV	R2, R5, R3
0x44D26	0xFB035212  MLS	R2, R3, R2, R5
0x44D2A	0x3230    ADDS	R2, #48
0x44D2C	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 201 :: 		
0x44D2E	0x220A    MOVS	R2, #10
0x44D30	0xFBB5F2F2  UDIV	R2, R5, R2
0x44D34	0x4615    MOV	R5, R2
; input end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 202 :: 		
0x44D36	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr14
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 203 :: 		
0x44D38	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr13
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr14:
;__Lib_FAT32_STM32_M3_M4_M7.c, 204 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x44D3A	0x1E40    SUBS	R0, R0, #1
0x44D3C	0xB280    UXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 205 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x44D3E	0xE7EE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr12
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr13:
;__Lib_FAT32_STM32_M3_M4_M7.c, 206 :: 		
L_end_alt_LongWordToStr:
0x44D40	0xB001    ADD	SP, SP, #4
0x44D42	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr
__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros:
;__Lib_FAT32_STM32_M3_M4_M7.c, 209 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x44CAC	0xB081    SUB	SP, SP, #4
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 212 :: 		
; len start address is: 16 (R4)
0x44CAE	0x2400    MOVS	R4, #0
; input end address is: 0 (R0)
; output end address is: 4 (R1)
; len end address is: 16 (R4)
0x44CB0	0x9100    STR	R1, [SP, #0]
0x44CB2	0xB281    UXTH	R1, R0
0x44CB4	0x9800    LDR	R0, [SP, #0]
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros15:
; len start address is: 16 (R4)
; output start address is: 0 (R0)
; input start address is: 4 (R1)
0x44CB6	0x2C05    CMP	R4, #5
0x44CB8	0xD205    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros16
;__Lib_FAT32_STM32_M3_M4_M7.c, 213 :: 		
0x44CBA	0x1903    ADDS	R3, R0, R4
0x44CBC	0x2230    MOVS	R2, #48
0x44CBE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 212 :: 		
0x44CC0	0x1C64    ADDS	R4, R4, #1
0x44CC2	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 213 :: 		
0x44CC4	0xE7F7    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros15
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros16:
;__Lib_FAT32_STM32_M3_M4_M7.c, 214 :: 		
0x44CC6	0x1903    ADDS	R3, R0, R4
0x44CC8	0x2200    MOVS	R2, #0
0x44CCA	0x701A    STRB	R2, [R3, #0]
0x44CCC	0x1E65    SUBS	R5, R4, #1
0x44CCE	0xB2ED    UXTB	R5, R5
; len end address is: 16 (R4)
; len start address is: 20 (R5)
; len end address is: 20 (R5)
; input end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 216 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros18:
; len start address is: 20 (R5)
; input start address is: 4 (R1)
; output start address is: 0 (R0)
; output end address is: 0 (R0)
0x44CD0	0xB179    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros19
; output end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 217 :: 		
; output start address is: 0 (R0)
0x44CD2	0x1944    ADDS	R4, R0, R5
0x44CD4	0x230A    MOVS	R3, #10
0x44CD6	0xFBB1F2F3  UDIV	R2, R1, R3
0x44CDA	0xFB031212  MLS	R2, R3, R2, R1
0x44CDE	0xB292    UXTH	R2, R2
0x44CE0	0x3230    ADDS	R2, #48
0x44CE2	0x7022    STRB	R2, [R4, #0]
0x44CE4	0x1E6D    SUBS	R5, R5, #1
0x44CE6	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 218 :: 		
0x44CE8	0x220A    MOVS	R2, #10
0x44CEA	0xFBB1F1F2  UDIV	R1, R1, R2
0x44CEE	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 219 :: 		
; output end address is: 0 (R0)
; len end address is: 20 (R5)
; input end address is: 4 (R1)
0x44CF0	0xE7EE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros18
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros19:
;__Lib_FAT32_STM32_M3_M4_M7.c, 220 :: 		
L_end_alt_WordToStrWithZeros:
0x44CF2	0xB001    ADD	SP, SP, #4
0x44CF4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros
_FAT32_Open:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3759 :: 		
0x46D00	0xB0DE    SUB	SP, SP, #376
0x46D02	0xF8CDE000  STR	LR, [SP, #0]
0x46D06	0x905C    STR	R0, [SP, #368]
0x46D08	0xF88D1174  STRB	R1, [SP, #372]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3769 :: 		
0x46D0C	0x2200    MOVS	R2, #0
0x46D0E	0xF88D216F  STRB	R2, [SP, #367]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3770 :: 		
0x46D12	0xAA04    ADD	R2, SP, #16
0x46D14	0x4611    MOV	R1, R2
0x46D16	0x985C    LDR	R0, [SP, #368]
0x46D18	0xF7FFF85C  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x46D1C	0x2801    CMP	R0, #1
0x46D1E	0xF00080F6  BEQ	L_FAT32_Open869
;__Lib_FAT32_STM32_M3_M4_M7.c, 3772 :: 		
0x46D22	0xAA58    ADD	R2, SP, #352
0x46D24	0x4611    MOV	R1, R2
0x46D26	0x985C    LDR	R0, [SP, #368]
0x46D28	0xF7FEFAF8  BL	__Lib_FAT32_STM32_M3_M4_M7_fileNameToName83+0
0x46D2C	0xF1B03FFF  CMP	R0, #-1
0x46D30	0xD102    BNE	L_FAT32_Open870
;__Lib_FAT32_STM32_M3_M4_M7.c, 3773 :: 		
0x46D32	0x20FF    MOVS	R0, #-1
0x46D34	0xB240    SXTB	R0, R0
0x46D36	0xE171    B	L_end_FAT32_Open
L_FAT32_Open870:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3775 :: 		
0x46D38	0x985C    LDR	R0, [SP, #368]
0x46D3A	0xF000FD3D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x46D3E	0xB280    UXTH	R0, R0
0x46D40	0xF7FDF872  BL	__Lib_FAT32_STM32_M3_M4_M7_isNotToLong+0
0x46D44	0xB110    CBZ	R0, L_FAT32_Open871
;__Lib_FAT32_STM32_M3_M4_M7.c, 3776 :: 		
0x46D46	0x20FF    MOVS	R0, #-1
0x46D48	0xB240    SXTB	R0, R0
0x46D4A	0xE167    B	L_end_FAT32_Open
L_FAT32_Open871:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3778 :: 		
0x46D4C	0xF89D2174  LDRB	R2, [SP, #372]
0x46D50	0xF0020206  AND	R2, R2, #6
0x46D54	0xB2D2    UXTB	R2, R2
0x46D56	0x2A00    CMP	R2, #0
0x46D58	0xF00080D2  BEQ	L_FAT32_Open872
;__Lib_FAT32_STM32_M3_M4_M7.c, 3780 :: 		
0x46D5C	0x985C    LDR	R0, [SP, #368]
0x46D5E	0xF7FBFE7D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0x46D62	0x2800    CMP	R0, #0
0x46D64	0xF000808C  BEQ	L_FAT32_Open873
;__Lib_FAT32_STM32_M3_M4_M7.c, 3781 :: 		
0x46D68	0x2301    MOVS	R3, #1
0x46D6A	0x4AAE    LDR	R2, [PC, #696]
0x46D6C	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3782 :: 		
0x46D6E	0x985C    LDR	R0, [SP, #368]
0x46D70	0xF7FDF998  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_needNodes+0
0x46D74	0xF88D016C  STRB	R0, [SP, #364]
0x46D78	0xF88D016E  STRB	R0, [SP, #366]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3783 :: 		
0x46D7C	0xAA58    ADD	R2, SP, #352
0x46D7E	0x4610    MOV	R0, R2
0x46D80	0xF7FBFAEA  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x46D84	0xF88D016D  STRB	R0, [SP, #365]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3785 :: 		
0x46D88	0xAC03    ADD	R4, SP, #12
0x46D8A	0xAB02    ADD	R3, SP, #8
0x46D8C	0xF89D216C  LDRB	R2, [SP, #364]
0x46D90	0x1C52    ADDS	R2, R2, #1
0x46D92	0x4619    MOV	R1, R3
0x46D94	0xB2D0    UXTB	R0, R2
0x46D96	0x4622    MOV	R2, R4
0x46D98	0xF7FDF874  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes+0
0x46D9C	0xB110    CBZ	R0, L_FAT32_Open874
;__Lib_FAT32_STM32_M3_M4_M7.c, 3786 :: 		
0x46D9E	0x20FF    MOVS	R0, #-1
0x46DA0	0xB240    SXTB	R0, R0
0x46DA2	0xE13B    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3787 :: 		
L_FAT32_Open874:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3789 :: 		
0x46DA4	0xF89D216C  LDRB	R2, [SP, #364]
0x46DA8	0xF88D216B  STRB	R2, [SP, #363]
L_FAT32_Open875:
0x46DAC	0xF89D216B  LDRB	R2, [SP, #363]
0x46DB0	0x2A00    CMP	R2, #0
0x46DB2	0xD961    BLS	L_FAT32_Open876
;__Lib_FAT32_STM32_M3_M4_M7.c, 3790 :: 		
0x46DB4	0xAA50    ADD	R2, SP, #320
0x46DB6	0x2100    MOVS	R1, #0
0x46DB8	0x4610    MOV	R0, R2
0x46DBA	0x2220    MOVS	R2, #32
0x46DBC	0xB212    SXTH	R2, R2
0x46DBE	0xF7FEFA19  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3792 :: 		
0x46DC2	0xF89D216B  LDRB	R2, [SP, #363]
0x46DC6	0x1E53    SUBS	R3, R2, #1
0x46DC8	0xB21B    SXTH	R3, R3
0x46DCA	0x220D    MOVS	R2, #13
0x46DCC	0xB212    SXTH	R2, R2
0x46DCE	0x4353    MULS	R3, R2, R3
0x46DD0	0xB21B    SXTH	R3, R3
0x46DD2	0x9A5C    LDR	R2, [SP, #368]
0x46DD4	0x18D3    ADDS	R3, R2, R3
0x46DD6	0xAA50    ADD	R2, SP, #320
0x46DD8	0x4619    MOV	R1, R3
0x46DDA	0x4610    MOV	R0, R2
0x46DDC	0xF7FDF97E  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3793 :: 		
0x46DE0	0xF89D316C  LDRB	R3, [SP, #364]
0x46DE4	0xF89D216E  LDRB	R2, [SP, #366]
0x46DE8	0x429A    CMP	R2, R3
0x46DEA	0xD10E    BNE	L_FAT32_Open878
;__Lib_FAT32_STM32_M3_M4_M7.c, 3794 :: 		
0x46DEC	0xF89D216E  LDRB	R2, [SP, #366]
0x46DF0	0xF0420340  ORR	R3, R2, #64
0x46DF4	0xAA50    ADD	R2, SP, #320
0x46DF6	0xB2D9    UXTB	R1, R3
0x46DF8	0x4610    MOV	R0, R2
0x46DFA	0xF7FDF83D  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal+0
0x46DFE	0xF89D216E  LDRB	R2, [SP, #366]
0x46E02	0x1E52    SUBS	R2, R2, #1
0x46E04	0xF88D216E  STRB	R2, [SP, #366]
0x46E08	0xE00A    B	L_FAT32_Open879
L_FAT32_Open878:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3796 :: 		
0x46E0A	0xAA50    ADD	R2, SP, #320
0x46E0C	0xF89D116E  LDRB	R1, [SP, #366]
0x46E10	0x4610    MOV	R0, R2
0x46E12	0xF7FDF831  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal+0
0x46E16	0xF89D216E  LDRB	R2, [SP, #366]
0x46E1A	0x1E52    SUBS	R2, R2, #1
0x46E1C	0xF88D216E  STRB	R2, [SP, #366]
L_FAT32_Open879:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3798 :: 		
0x46E20	0xAA50    ADD	R2, SP, #320
0x46E22	0x210F    MOVS	R1, #15
0x46E24	0x4610    MOV	R0, R2
0x46E26	0xF7FDFA1B  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3799 :: 		
0x46E2A	0xAA50    ADD	R2, SP, #320
0x46E2C	0xF89D116D  LDRB	R1, [SP, #365]
0x46E30	0x4610    MOV	R0, R2
0x46E32	0xF7FDFDAB  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3801 :: 		
0x46E36	0xAA50    ADD	R2, SP, #320
0x46E38	0x9B03    LDR	R3, [SP, #12]
0x46E3A	0x2100    MOVS	R1, #0
0x46E3C	0x4610    MOV	R0, R2
0x46E3E	0x9A02    LDR	R2, [SP, #8]
0x46E40	0xF7FDFDAC  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode+0
0x46E44	0xB128    CBZ	R0, L_FAT32_Open880
;__Lib_FAT32_STM32_M3_M4_M7.c, 3802 :: 		
0x46E46	0x2300    MOVS	R3, #0
0x46E48	0x4A76    LDR	R2, [PC, #472]
0x46E4A	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3803 :: 		
0x46E4C	0x20FF    MOVS	R0, #-1
0x46E4E	0xB240    SXTB	R0, R0
0x46E50	0xE0E4    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3804 :: 		
L_FAT32_Open880:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3806 :: 		
0x46E52	0x9A03    LDR	R2, [SP, #12]
0x46E54	0x1C53    ADDS	R3, R2, #1
0x46E56	0x9303    STR	R3, [SP, #12]
0x46E58	0x4A73    LDR	R2, [PC, #460]
0x46E5A	0x6812    LDR	R2, [R2, #0]
0x46E5C	0x4293    CMP	R3, R2
0x46E5E	0xD105    BNE	L_FAT32_Open881
;__Lib_FAT32_STM32_M3_M4_M7.c, 3807 :: 		
0x46E60	0x9802    LDR	R0, [SP, #8]
0x46E62	0xF7FEFEF3  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x46E66	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3808 :: 		
0x46E68	0x2200    MOVS	R2, #0
0x46E6A	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3809 :: 		
L_FAT32_Open881:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3789 :: 		
0x46E6C	0xF89D216B  LDRB	R2, [SP, #363]
0x46E70	0x1E52    SUBS	R2, R2, #1
0x46E72	0xF88D216B  STRB	R2, [SP, #363]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3810 :: 		
0x46E76	0xE799    B	L_FAT32_Open875
L_FAT32_Open876:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3811 :: 		
0x46E78	0x2300    MOVS	R3, #0
0x46E7A	0x4A6A    LDR	R2, [PC, #424]
0x46E7C	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3812 :: 		
0x46E7E	0xE00D    B	L_FAT32_Open882
L_FAT32_Open873:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3813 :: 		
0x46E80	0xAB03    ADD	R3, SP, #12
0x46E82	0xAA02    ADD	R2, SP, #8
0x46E84	0x4611    MOV	R1, R2
0x46E86	0x461A    MOV	R2, R3
0x46E88	0x2001    MOVS	R0, #1
0x46E8A	0xF7FCFFFB  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes+0
0x46E8E	0xB110    CBZ	R0, L_FAT32_Open883
;__Lib_FAT32_STM32_M3_M4_M7.c, 3814 :: 		
0x46E90	0x20FF    MOVS	R0, #-1
0x46E92	0xB240    SXTB	R0, R0
0x46E94	0xE0C2    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3815 :: 		
L_FAT32_Open883:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3816 :: 		
0x46E96	0x2201    MOVS	R2, #1
0x46E98	0xF88D216F  STRB	R2, [SP, #367]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3817 :: 		
L_FAT32_Open882:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3820 :: 		
0x46E9C	0xAA48    ADD	R2, SP, #288
0x46E9E	0x2100    MOVS	R1, #0
0x46EA0	0x4610    MOV	R0, R2
0x46EA2	0x2220    MOVS	R2, #32
0x46EA4	0xB212    SXTH	R2, R2
0x46EA6	0xF7FEF9A5  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3822 :: 		
0x46EAA	0xAB58    ADD	R3, SP, #352
0x46EAC	0xAA48    ADD	R2, SP, #288
0x46EAE	0x4619    MOV	R1, R3
0x46EB0	0x4610    MOV	R0, R2
0x46EB2	0xF7FDFD5D  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3823 :: 		
0x46EB6	0xF89D216F  LDRB	R2, [SP, #367]
0x46EBA	0xB122    CBZ	R2, L_FAT32_Open884
;__Lib_FAT32_STM32_M3_M4_M7.c, 3824 :: 		
0x46EBC	0xAA48    ADD	R2, SP, #288
0x46EBE	0x995C    LDR	R1, [SP, #368]
0x46EC0	0x4610    MOV	R0, R2
0x46EC2	0xF7FDFDB1  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte+0
L_FAT32_Open884:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3825 :: 		
0x46EC6	0xAA48    ADD	R2, SP, #288
0x46EC8	0x2120    MOVS	R1, #32
0x46ECA	0x4610    MOV	R0, R2
0x46ECC	0xF7FDFE48  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3830 :: 		
0x46ED0	0xAA48    ADD	R2, SP, #288
0x46ED2	0x9B03    LDR	R3, [SP, #12]
0x46ED4	0xF04F0100  MOV	R1, #0
0x46ED8	0x4610    MOV	R0, R2
0x46EDA	0x9A02    LDR	R2, [SP, #8]
0x46EDC	0xF7FDFD5E  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode+0
0x46EE0	0xB110    CBZ	R0, L_FAT32_Open885
;__Lib_FAT32_STM32_M3_M4_M7.c, 3831 :: 		
0x46EE2	0x20FF    MOVS	R0, #-1
0x46EE4	0xB240    SXTB	R0, R0
0x46EE6	0xE099    B	L_end_FAT32_Open
L_FAT32_Open885:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3833 :: 		
0x46EE8	0xAB04    ADD	R3, SP, #16
0x46EEA	0xAA58    ADD	R2, SP, #352
0x46EEC	0x4619    MOV	R1, R3
0x46EEE	0x4610    MOV	R0, R2
0x46EF0	0xF7FCF8D4  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x46EF4	0x2801    CMP	R0, #1
0x46EF6	0xD002    BEQ	L_FAT32_Open886
;__Lib_FAT32_STM32_M3_M4_M7.c, 3834 :: 		
0x46EF8	0x20FF    MOVS	R0, #-1
0x46EFA	0xB240    SXTB	R0, R0
0x46EFC	0xE08E    B	L_end_FAT32_Open
L_FAT32_Open886:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3835 :: 		
0x46EFE	0xE006    B	L_FAT32_Open887
L_FAT32_Open872:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3836 :: 		
0x46F00	0x23DF    MOVS	R3, #-33
0x46F02	0xB25B    SXTB	R3, R3
0x46F04	0x4A49    LDR	R2, [PC, #292]
0x46F06	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3837 :: 		
0x46F08	0x20FF    MOVS	R0, #-1
0x46F0A	0xB240    SXTB	R0, R0
0x46F0C	0xE086    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3838 :: 		
L_FAT32_Open887:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3839 :: 		
L_FAT32_Open869:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3842 :: 		
0x46F0E	0xF89D210F  LDRB	R2, [SP, #271]
0x46F12	0xF00202D8  AND	R2, R2, #216
0x46F16	0xB2D2    UXTB	R2, R2
0x46F18	0xB132    CBZ	R2, L_FAT32_Open888
;__Lib_FAT32_STM32_M3_M4_M7.c, 3843 :: 		
0x46F1A	0x23E1    MOVS	R3, #-31
0x46F1C	0xB25B    SXTB	R3, R3
0x46F1E	0x4A43    LDR	R2, [PC, #268]
0x46F20	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3844 :: 		
0x46F22	0x20FF    MOVS	R0, #-1
0x46F24	0xB240    SXTB	R0, R0
0x46F26	0xE079    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3845 :: 		
L_FAT32_Open888:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3847 :: 		
0x46F28	0xF89D2174  LDRB	R2, [SP, #372]
0x46F2C	0xF0020206  AND	R2, R2, #6
0x46F30	0xB2D2    UXTB	R2, R2
0x46F32	0xB162    CBZ	R2, L_FAT32_Open889
;__Lib_FAT32_STM32_M3_M4_M7.c, 3848 :: 		
0x46F34	0xF89D210F  LDRB	R2, [SP, #271]
0x46F38	0xF0020201  AND	R2, R2, #1
0x46F3C	0xB2D2    UXTB	R2, R2
0x46F3E	0xB132    CBZ	R2, L_FAT32_Open890
;__Lib_FAT32_STM32_M3_M4_M7.c, 3849 :: 		
0x46F40	0x23D7    MOVS	R3, #-41
0x46F42	0xB25B    SXTB	R3, R3
0x46F44	0x4A39    LDR	R2, [PC, #228]
0x46F46	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3850 :: 		
0x46F48	0x20FF    MOVS	R0, #-1
0x46F4A	0xB240    SXTB	R0, R0
0x46F4C	0xE066    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3851 :: 		
L_FAT32_Open890:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3852 :: 		
L_FAT32_Open889:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3854 :: 		
0x46F4E	0x2200    MOVS	R2, #0
0x46F50	0xF88D216B  STRB	R2, [SP, #363]
L_FAT32_Open891:
0x46F54	0xF89D216B  LDRB	R2, [SP, #363]
0x46F58	0x2A04    CMP	R2, _FAT32_MAX_FILES
0x46F5A	0xD259    BCS	L_FAT32_Open892
;__Lib_FAT32_STM32_M3_M4_M7.c, 3855 :: 		
0x46F5C	0xF89D316B  LDRB	R3, [SP, #363]
0x46F60	0x221C    MOVS	R2, #28
0x46F62	0x4353    MULS	R3, R2, R3
0x46F64	0x4A32    LDR	R2, [PC, #200]
0x46F66	0x18D2    ADDS	R2, R2, R3
; pf start address is: 0 (R0)
0x46F68	0x4610    MOV	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 3857 :: 		
0x46F6A	0x3218    ADDS	R2, #24
0x46F6C	0x7812    LDRB	R2, [R2, #0]
0x46F6E	0x2A00    CMP	R2, #0
0x46F70	0xD148    BNE	L_FAT32_Open894
;__Lib_FAT32_STM32_M3_M4_M7.c, 3858 :: 		
0x46F72	0xF89D316B  LDRB	R3, [SP, #363]
0x46F76	0x221C    MOVS	R2, #28
0x46F78	0x4353    MULS	R3, R2, R3
0x46F7A	0x4A2D    LDR	R2, [PC, #180]
0x46F7C	0x18D2    ADDS	R2, R2, R3
0x46F7E	0x9001    STR	R0, [SP, #4]
0x46F80	0x2100    MOVS	R1, #0
0x46F82	0x4610    MOV	R0, R2
0x46F84	0x221C    MOVS	R2, #28
0x46F86	0xB212    SXTH	R2, R2
0x46F88	0xF7FEF934  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0x46F8C	0x9801    LDR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3860 :: 		
0x46F8E	0x9A45    LDR	R2, [SP, #276]
0x46F90	0x6002    STR	R2, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3861 :: 		
0x46F92	0x1D03    ADDS	R3, R0, #4
0x46F94	0x9A45    LDR	R2, [SP, #276]
0x46F96	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3862 :: 		
0x46F98	0xF2000308  ADDW	R3, R0, #8
0x46F9C	0x9A46    LDR	R2, [SP, #280]
0x46F9E	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3863 :: 		
0x46FA0	0xF200030C  ADDW	R3, R0, #12
0x46FA4	0x9A47    LDR	R2, [SP, #284]
0x46FA6	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3864 :: 		
0x46FA8	0xF2000314  ADDW	R3, R0, #20
0x46FAC	0x9A44    LDR	R2, [SP, #272]
0x46FAE	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3865 :: 		
0x46FB0	0xF2000319  ADDW	R3, R0, #25
0x46FB4	0xF89D210F  LDRB	R2, [SP, #271]
0x46FB8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3866 :: 		
0x46FBA	0xF2000318  ADDW	R3, R0, #24
0x46FBE	0xF89D2174  LDRB	R2, [SP, #372]
0x46FC2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3869 :: 		
0x46FC4	0xF2000218  ADDW	R2, R0, #24
0x46FC8	0x7812    LDRB	R2, [R2, #0]
0x46FCA	0xF0020203  AND	R2, R2, #3
0x46FCE	0xB2D2    UXTB	R2, R2
0x46FD0	0xB132    CBZ	R2, L_FAT32_Open895
;__Lib_FAT32_STM32_M3_M4_M7.c, 3870 :: 		
0x46FD2	0x9001    STR	R0, [SP, #4]
0x46FD4	0x2100    MOVS	R1, #0
0x46FD6	0xF89D016B  LDRB	R0, [SP, #363]
0x46FDA	0xF7FDFDC9  BL	_FAT32_Seek+0
0x46FDE	0x9801    LDR	R0, [SP, #4]
L_FAT32_Open895:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3872 :: 		
0x46FE0	0xF2000218  ADDW	R2, R0, #24
0x46FE4	0x7812    LDRB	R2, [R2, #0]
0x46FE6	0xF0020204  AND	R2, R2, #4
0x46FEA	0xB2D2    UXTB	R2, R2
0x46FEC	0xB13A    CBZ	R2, L_FAT32_Open896
;__Lib_FAT32_STM32_M3_M4_M7.c, 3873 :: 		
0x46FEE	0xF2000214  ADDW	R2, R0, #20
; pf end address is: 0 (R0)
0x46FF2	0x6812    LDR	R2, [R2, #0]
0x46FF4	0x4611    MOV	R1, R2
0x46FF6	0xF89D016B  LDRB	R0, [SP, #363]
0x46FFA	0xF7FDFDB9  BL	_FAT32_Seek+0
L_FAT32_Open896:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3875 :: 		
0x46FFE	0xF89D016B  LDRB	R0, [SP, #363]
0x47002	0xE00B    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3876 :: 		
L_FAT32_Open894:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3854 :: 		
0x47004	0xF89D216B  LDRB	R2, [SP, #363]
0x47008	0x1C52    ADDS	R2, R2, #1
0x4700A	0xF88D216B  STRB	R2, [SP, #363]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3877 :: 		
0x4700E	0xE7A1    B	L_FAT32_Open891
L_FAT32_Open892:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3880 :: 		
0x47010	0x23DD    MOVS	R3, #-35
0x47012	0xB25B    SXTB	R3, R3
0x47014	0x4A05    LDR	R2, [PC, #20]
0x47016	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3881 :: 		
0x47018	0x20FF    MOVS	R0, #-1
0x4701A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3882 :: 		
L_end_FAT32_Open:
0x4701C	0xF8DDE000  LDR	LR, [SP, #0]
0x47020	0xB05E    ADD	SP, SP, #376
0x47022	0x4770    BX	LR
0x47024	0x0A682000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
0x47028	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x4702C	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x47030	0x0A6C2000  	_fat32_fdesc+0
; end of _FAT32_Open
__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2197 :: 		
0x45DD4	0xB086    SUB	SP, SP, #24
0x45DD6	0xF8CDE000  STR	LR, [SP, #0]
0x45DDA	0x9004    STR	R0, [SP, #16]
0x45DDC	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2204 :: 		
0x45DDE	0x9A04    LDR	R2, [SP, #16]
0x45DE0	0x7812    LDRB	R2, [R2, #0]
0x45DE2	0xB932    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist550
;__Lib_FAT32_STM32_M3_M4_M7.c, 2205 :: 		
0x45DE4	0x23C4    MOVS	R3, #-60
0x45DE6	0xB25B    SXTB	R3, R3
0x45DE8	0x4A3A    LDR	R2, [PC, #232]
0x45DEA	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2206 :: 		
0x45DEC	0x20FF    MOVS	R0, #-1
0x45DEE	0xB240    SXTB	R0, R0
0x45DF0	0xE06C    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2207 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist550:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2209 :: 		
0x45DF2	0x4A39    LDR	R2, [PC, #228]
0x45DF4	0x6812    LDR	R2, [R2, #0]
0x45DF6	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2211 :: 		
0x45DF8	0x2300    MOVS	R3, #0
0x45DFA	0x4A38    LDR	R2, [PC, #224]
0x45DFC	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2212 :: 		
0x45DFE	0x2200    MOVS	R2, #0
0x45E00	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2214 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551:
0x45E04	0x9805    LDR	R0, [SP, #20]
0x45E06	0xF000FAD9  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x45E0A	0x2801    CMP	R0, #1
0x45E0C	0xF0408059  BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist552
;__Lib_FAT32_STM32_M3_M4_M7.c, 2215 :: 		
0x45E10	0x9A05    LDR	R2, [SP, #20]
0x45E12	0x32FF    ADDS	R2, #255
0x45E14	0x7812    LDRB	R2, [R2, #0]
0x45E16	0xF002023F  AND	R2, R2, #63
0x45E1A	0xB2D2    UXTB	R2, R2
0x45E1C	0x2A0F    CMP	R2, #15
0x45E1E	0xD103    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist553
;__Lib_FAT32_STM32_M3_M4_M7.c, 2216 :: 		
0x45E20	0x2201    MOVS	R2, #1
0x45E22	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2217 :: 		
0x45E26	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551
;__Lib_FAT32_STM32_M3_M4_M7.c, 2218 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist553:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2220 :: 		
0x45E28	0x4B2C    LDR	R3, [PC, #176]
0x45E2A	0x681A    LDR	R2, [R3, #0]
0x45E2C	0x1E52    SUBS	R2, R2, #1
0x45E2E	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2221 :: 		
0x45E30	0xF89D200D  LDRB	R2, [SP, #13]
0x45E34	0xB31A    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist554
;__Lib_FAT32_STM32_M3_M4_M7.c, 2222 :: 		
0x45E36	0x9804    LDR	R0, [SP, #16]
0x45E38	0xF7FDFB7E  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x45E3C	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2223 :: 		
0x45E40	0xF1B03FFF  CMP	R0, #-1
0x45E44	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist555
;__Lib_FAT32_STM32_M3_M4_M7.c, 2224 :: 		
0x45E46	0x20FF    MOVS	R0, #-1
0x45E48	0xB240    SXTB	R0, R0
0x45E4A	0xE03F    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist555:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2226 :: 		
0x45E4C	0xF99D200C  LDRSB	R2, [SP, #12]
0x45E50	0x2A01    CMP	R2, #1
0x45E52	0xD113    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist556
;__Lib_FAT32_STM32_M3_M4_M7.c, 2227 :: 		
0x45E54	0xAC02    ADD	R4, SP, #8
0x45E56	0x4A21    LDR	R2, [PC, #132]
0x45E58	0x6813    LDR	R3, [R2, #0]
0x45E5A	0x4A1F    LDR	R2, [PC, #124]
0x45E5C	0x6812    LDR	R2, [R2, #0]
0x45E5E	0x4619    MOV	R1, R3
0x45E60	0x4610    MOV	R0, R2
0x45E62	0x4622    MOV	R2, R4
0x45E64	0xF7FCF88A  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x45E68	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist557
;__Lib_FAT32_STM32_M3_M4_M7.c, 2228 :: 		
0x45E6A	0x20FF    MOVS	R0, #-1
0x45E6C	0xB240    SXTB	R0, R0
0x45E6E	0xE02D    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist557:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2230 :: 		
0x45E70	0x9B01    LDR	R3, [SP, #4]
0x45E72	0x4A19    LDR	R2, [PC, #100]
0x45E74	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2231 :: 		
0x45E76	0x2001    MOVS	R0, #1
0x45E78	0xB240    SXTB	R0, R0
0x45E7A	0xE027    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2232 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist556:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2233 :: 		
0x45E7C	0xE019    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist558
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist554:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2236 :: 		
0x45E7E	0x9904    LDR	R1, [SP, #16]
0x45E80	0x9805    LDR	R0, [SP, #20]
0x45E82	0xF7FCFDB1  BL	__Lib_FAT32_STM32_M3_M4_M7_SFN_compareName+0
0x45E86	0x2801    CMP	R0, #1
0x45E88	0xD113    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist559
;__Lib_FAT32_STM32_M3_M4_M7.c, 2237 :: 		
0x45E8A	0xAC02    ADD	R4, SP, #8
0x45E8C	0x4A13    LDR	R2, [PC, #76]
0x45E8E	0x6813    LDR	R3, [R2, #0]
0x45E90	0x4A11    LDR	R2, [PC, #68]
0x45E92	0x6812    LDR	R2, [R2, #0]
0x45E94	0x4619    MOV	R1, R3
0x45E96	0x4610    MOV	R0, R2
0x45E98	0x4622    MOV	R2, R4
0x45E9A	0xF7FCF86F  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x45E9E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist560
;__Lib_FAT32_STM32_M3_M4_M7.c, 2238 :: 		
0x45EA0	0x20FF    MOVS	R0, #-1
0x45EA2	0xB240    SXTB	R0, R0
0x45EA4	0xE012    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist560:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2240 :: 		
0x45EA6	0x9B01    LDR	R3, [SP, #4]
0x45EA8	0x4A0B    LDR	R2, [PC, #44]
0x45EAA	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2241 :: 		
0x45EAC	0x2001    MOVS	R0, #1
0x45EAE	0xB240    SXTB	R0, R0
0x45EB0	0xE00C    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2242 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist559:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2243 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist558:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2245 :: 		
0x45EB2	0x4B0A    LDR	R3, [PC, #40]
0x45EB4	0x681A    LDR	R2, [R3, #0]
0x45EB6	0x1C52    ADDS	R2, R2, #1
0x45EB8	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2246 :: 		
0x45EBA	0x2200    MOVS	R2, #0
0x45EBC	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2247 :: 		
0x45EC0	0xE7A0    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist552:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2249 :: 		
0x45EC2	0x9B01    LDR	R3, [SP, #4]
0x45EC4	0x4A04    LDR	R2, [PC, #16]
0x45EC6	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2250 :: 		
0x45EC8	0x2000    MOVS	R0, #0
0x45ECA	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2251 :: 		
L_end_FAT32_Exist:
0x45ECC	0xF8DDE000  LDR	LR, [SP, #0]
0x45ED0	0xB006    ADD	SP, SP, #24
0x45ED2	0x4770    BX	LR
0x45ED4	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x45ED8	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x45EDC	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist
__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1427 :: 		
0x43538	0xB08B    SUB	SP, SP, #44
0x4353A	0xF8CDE000  STR	LR, [SP, #0]
0x4353E	0x9008    STR	R0, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1435 :: 		
0x43540	0x4A6B    LDR	R2, [PC, #428]
0x43542	0x6811    LDR	R1, [R2, #0]
0x43544	0x9106    STR	R1, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1437 :: 		
0x43546	0xAB07    ADD	R3, SP, #28
0x43548	0x4611    MOV	R1, R2
0x4354A	0x680A    LDR	R2, [R1, #0]
0x4354C	0x4969    LDR	R1, [PC, #420]
0x4354E	0x6809    LDR	R1, [R1, #0]
0x43550	0x4608    MOV	R0, R1
0x43552	0x4611    MOV	R1, R2
0x43554	0x461A    MOV	R2, R3
0x43556	0xF7FEFD11  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x4355A	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName283
;__Lib_FAT32_STM32_M3_M4_M7.c, 1438 :: 		
0x4355C	0x20FF    MOVS	R0, #-1
0x4355E	0xB240    SXTB	R0, R0
0x43560	0xE0C2    B	L_end_LFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName283:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1440 :: 		
0x43562	0x4965    LDR	R1, [PC, #404]
0x43564	0x6809    LDR	R1, [R1, #0]
0x43566	0x1E4A    SUBS	R2, R1, #1
0x43568	0x4961    LDR	R1, [PC, #388]
0x4356A	0x6809    LDR	R1, [R1, #0]
0x4356C	0x4011    ANDS	R1, R2
0x4356E	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1442 :: 		
0x43570	0x014A    LSLS	R2, R1, #5
0x43572	0x4962    LDR	R1, [PC, #392]
0x43574	0x188A    ADDS	R2, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1444 :: 		
0x43576	0x2101    MOVS	R1, #1
0x43578	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1445 :: 		
0x4357C	0x4610    MOV	R0, R2
0x4357E	0xF7FEFEEB  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x43582	0xF88D0005  STRB	R0, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1447 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName284:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1449 :: 		
0x43586	0x4A5A    LDR	R2, [PC, #360]
0x43588	0x6811    LDR	R1, [R2, #0]
0x4358A	0x1E49    SUBS	R1, R1, #1
0x4358C	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1450 :: 		
0x4358E	0x9905    LDR	R1, [SP, #20]
0x43590	0xB991    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName287
;__Lib_FAT32_STM32_M3_M4_M7.c, 1451 :: 		
0x43592	0x495B    LDR	R1, [PC, #364]
0x43594	0x6809    LDR	R1, [R1, #0]
0x43596	0x1E49    SUBS	R1, R1, #1
0x43598	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1453 :: 		
0x4359A	0xAB07    ADD	R3, SP, #28
0x4359C	0x4954    LDR	R1, [PC, #336]
0x4359E	0x680A    LDR	R2, [R1, #0]
0x435A0	0x4954    LDR	R1, [PC, #336]
0x435A2	0x6809    LDR	R1, [R1, #0]
0x435A4	0x4608    MOV	R0, R1
0x435A6	0x4611    MOV	R1, R2
0x435A8	0x461A    MOV	R2, R3
0x435AA	0xF7FEFCE7  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x435AE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName288
;__Lib_FAT32_STM32_M3_M4_M7.c, 1454 :: 		
0x435B0	0x20FF    MOVS	R0, #-1
0x435B2	0xB240    SXTB	R0, R0
0x435B4	0xE098    B	L_end_LFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName288:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1455 :: 		
0x435B6	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName289
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName287:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1456 :: 		
0x435B8	0x9905    LDR	R1, [SP, #20]
0x435BA	0x1E49    SUBS	R1, R1, #1
0x435BC	0x9105    STR	R1, [SP, #20]
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName289:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1458 :: 		
0x435BE	0x494E    LDR	R1, [PC, #312]
0x435C0	0x6809    LDR	R1, [R1, #0]
0x435C2	0x1E4A    SUBS	R2, R1, #1
0x435C4	0x9905    LDR	R1, [SP, #20]
0x435C6	0x4011    ANDS	R1, R2
0x435C8	0x014A    LSLS	R2, R1, #5
0x435CA	0x494C    LDR	R1, [PC, #304]
0x435CC	0x1889    ADDS	R1, R1, R2
; pLE start address is: 16 (R4)
0x435CE	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1460 :: 		
0x435D0	0x310B    ADDS	R1, #11
0x435D2	0x7809    LDRB	R1, [R1, #0]
0x435D4	0xF001013F  AND	R1, R1, #63
0x435D8	0xB2C9    UXTB	R1, R1
0x435DA	0x290F    CMP	R1, #15
0x435DC	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName290
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1461 :: 		
0x435DE	0x22C0    MOVS	R2, #-64
0x435E0	0xB252    SXTB	R2, R2
0x435E2	0x4948    LDR	R1, [PC, #288]
0x435E4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1462 :: 		
0x435E6	0x20FF    MOVS	R0, #-1
0x435E8	0xB240    SXTB	R0, R0
0x435EA	0xE07D    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1463 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName290:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1464 :: 		
; pLE start address is: 16 (R4)
0x435EC	0xF204010D  ADDW	R1, R4, #13
0x435F0	0x780A    LDRB	R2, [R1, #0]
0x435F2	0xF89D1005  LDRB	R1, [SP, #5]
0x435F6	0x428A    CMP	R2, R1
0x435F8	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName291
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1465 :: 		
0x435FA	0x22C1    MOVS	R2, #-63
0x435FC	0xB252    SXTB	R2, R2
0x435FE	0x4941    LDR	R1, [PC, #260]
0x43600	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1466 :: 		
0x43602	0x20FF    MOVS	R0, #-1
0x43604	0xB240    SXTB	R0, R0
0x43606	0xE06F    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1467 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName291:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1468 :: 		
; pLE start address is: 16 (R4)
0x43608	0x7821    LDRB	R1, [R4, #0]
0x4360A	0xF001021F  AND	R2, R1, #31
0x4360E	0xB2D2    UXTB	R2, R2
0x43610	0xF89D1004  LDRB	R1, [SP, #4]
0x43614	0x428A    CMP	R2, R1
0x43616	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName292
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1469 :: 		
0x43618	0x22C2    MOVS	R2, #-62
0x4361A	0xB252    SXTB	R2, R2
0x4361C	0x4939    LDR	R1, [PC, #228]
0x4361E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1470 :: 		
0x43620	0x20FF    MOVS	R0, #-1
0x43622	0xB240    SXTB	R0, R0
0x43624	0xE060    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1471 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName292:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1472 :: 		
; pLE start address is: 16 (R4)
0x43626	0xF10D0106  ADD	R1, SP, #6
0x4362A	0x4620    MOV	R0, R4
0x4362C	0xF7FFF8C4  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_getName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1474 :: 		
; i start address is: 12 (R3)
0x43630	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1475 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName293:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1476 :: 		
; i start address is: 12 (R3)
; pLE start address is: 16 (R4)
; pLE end address is: 16 (R4)
0x43632	0xF10D0106  ADD	R1, SP, #6
0x43636	0x18C9    ADDS	R1, R1, R3
0x43638	0x7809    LDRB	R1, [R1, #0]
0x4363A	0xB2C8    UXTB	R0, R1
0x4363C	0xF7FEFD2C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x43640	0xF88D0028  STRB	R0, [SP, #40]
0x43644	0xF89D1004  LDRB	R1, [SP, #4]
0x43648	0x1E4A    SUBS	R2, R1, #1
0x4364A	0xB212    SXTH	R2, R2
0x4364C	0x210D    MOVS	R1, #13
0x4364E	0xB209    SXTH	R1, R1
0x43650	0x4351    MULS	R1, R2, R1
0x43652	0xB209    SXTH	R1, R1
0x43654	0x185A    ADDS	R2, R3, R1
0x43656	0xB212    SXTH	R2, R2
0x43658	0x9908    LDR	R1, [SP, #32]
0x4365A	0x1889    ADDS	R1, R1, R2
0x4365C	0x7809    LDRB	R1, [R1, #0]
0x4365E	0xB2C8    UXTB	R0, R1
0x43660	0xF7FEFD1A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x43664	0xF89D1028  LDRB	R1, [SP, #40]
0x43668	0x4281    CMP	R1, R0
0x4366A	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName296
; i end address is: 12 (R3)
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1477 :: 		
0x4366C	0x9A06    LDR	R2, [SP, #24]
0x4366E	0x4920    LDR	R1, [PC, #128]
0x43670	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1478 :: 		
0x43672	0x2000    MOVS	R0, #0
0x43674	0xB240    SXTB	R0, R0
0x43676	0xE037    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1479 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName296:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1480 :: 		
; pLE start address is: 16 (R4)
; i start address is: 12 (R3)
0x43678	0x1C59    ADDS	R1, R3, #1
0x4367A	0xB2C9    UXTB	R1, R1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
0x4367C	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1481 :: 		
0x4367E	0x290D    CMP	R1, #13
0x43680	0xD206    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1262
0x43682	0xF10D0106  ADD	R1, SP, #6
0x43686	0x1809    ADDS	R1, R1, R0
0x43688	0x7809    LDRB	R1, [R1, #0]
0x4368A	0xB109    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1261
0x4368C	0xB2C3    UXTB	R3, R0
0x4368E	0xE7D0    B	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName293
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1262:
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1261:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1483 :: 		
0x43690	0x280D    CMP	R0, #13
0x43692	0xD218    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1264
0x43694	0xF10D0106  ADD	R1, SP, #6
0x43698	0x1809    ADDS	R1, R1, R0
0x4369A	0x780B    LDRB	R3, [R1, #0]
0x4369C	0xF89D1004  LDRB	R1, [SP, #4]
0x436A0	0x1E4A    SUBS	R2, R1, #1
0x436A2	0xB212    SXTH	R2, R2
0x436A4	0x210D    MOVS	R1, #13
0x436A6	0xB209    SXTH	R1, R1
0x436A8	0x4351    MULS	R1, R2, R1
0x436AA	0xB209    SXTH	R1, R1
0x436AC	0x1842    ADDS	R2, R0, R1
0x436AE	0xB212    SXTH	R2, R2
; i end address is: 0 (R0)
0x436B0	0x9908    LDR	R1, [SP, #32]
0x436B2	0x1889    ADDS	R1, R1, R2
0x436B4	0x7809    LDRB	R1, [R1, #0]
0x436B6	0x428B    CMP	R3, R1
0x436B8	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1263
; pLE end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1259:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1484 :: 		
0x436BA	0x9A06    LDR	R2, [SP, #24]
0x436BC	0x490C    LDR	R1, [PC, #48]
0x436BE	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1485 :: 		
0x436C0	0x2000    MOVS	R0, #0
0x436C2	0xB240    SXTB	R0, R0
0x436C4	0xE010    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1483 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1264:
; pLE start address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1263:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1487 :: 		
0x436C6	0xF89D1004  LDRB	R1, [SP, #4]
0x436CA	0x1C49    ADDS	R1, R1, #1
0x436CC	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1488 :: 		
0x436D0	0x7821    LDRB	R1, [R4, #0]
; pLE end address is: 16 (R4)
0x436D2	0xF0010140  AND	R1, R1, #64
0x436D6	0xB2C9    UXTB	R1, R1
0x436D8	0x2900    CMP	R1, #0
0x436DA	0xF43FAF54  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName284
;__Lib_FAT32_STM32_M3_M4_M7.c, 1490 :: 		
0x436DE	0x9A06    LDR	R2, [SP, #24]
0x436E0	0x4903    LDR	R1, [PC, #12]
0x436E2	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1491 :: 		
0x436E4	0x2001    MOVS	R0, #1
0x436E6	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1492 :: 		
L_end_LFN_compareName:
0x436E8	0xF8DDE000  LDR	LR, [SP, #0]
0x436EC	0xB00B    ADD	SP, SP, #44
0x436EE	0x4770    BX	LR
0x436F0	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x436F4	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x436F8	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x436FC	0x06F82000  	_f32_sector+4
0x43700	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x43704	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_LFN_compareName
__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper:
;__Lib_FAT32_STM32_M3_M4_M7.c, 362 :: 		
; character start address is: 0 (R0)
0x42098	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 363 :: 		
0x4209A	0x287A    CMP	R0, #122
0x4209C	0xD808    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1201
0x4209E	0x2861    CMP	R0, #97
0x420A0	0xD307    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1202
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1198:
;__Lib_FAT32_STM32_M3_M4_M7.c, 364 :: 		
0x420A2	0xF64F71DF  MOVW	R1, #65503
0x420A6	0xB209    SXTH	R1, R1
0x420A8	0xEA000101  AND	R1, R0, R1, LSL #0
0x420AC	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 363 :: 		
0x420AE	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1200
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1201:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1200:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x420B0	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1199
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1202:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1199:
;__Lib_FAT32_STM32_M3_M4_M7.c, 365 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 366 :: 		
L_end_alt_toUpper:
0x420B2	0xB001    ADD	SP, SP, #4
0x420B4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_toUpper
__Lib_FAT32_STM32_M3_M4_M7_SFN_compareName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1408 :: 		
; fn start address is: 4 (R1)
; fsdeName start address is: 0 (R0)
0x429E8	0xB083    SUB	SP, SP, #12
0x429EA	0xF8CDE000  STR	LR, [SP, #0]
0x429EE	0x4604    MOV	R4, R0
0x429F0	0x460D    MOV	R5, R1
; fn end address is: 4 (R1)
; fsdeName end address is: 0 (R0)
; fsdeName start address is: 16 (R4)
; fn start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1411 :: 		
0x429F2	0x4620    MOV	R0, R4
0x429F4	0xF004FEE0  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x429F8	0xF8AD0008  STRH	R0, [SP, #8]
0x429FC	0x4628    MOV	R0, R5
0x429FE	0xF004FEDB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x42A02	0xF9BD2008  LDRSH	R2, [SP, #8]
0x42A06	0x4282    CMP	R2, R0
0x42A08	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName278
; fsdeName end address is: 16 (R4)
; fn end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1412 :: 		
0x42A0A	0x2000    MOVS	R0, #0
0x42A0C	0xB240    SXTB	R0, R0
0x42A0E	0xE020    B	L_end_SFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName278:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1414 :: 		
; i start address is: 24 (R6)
; fn start address is: 20 (R5)
; fsdeName start address is: 16 (R4)
0x42A10	0x2600    MOVS	R6, #0
; fsdeName end address is: 16 (R4)
; fn end address is: 20 (R5)
; i end address is: 24 (R6)
0x42A12	0x9501    STR	R5, [SP, #4]
0x42A14	0x4625    MOV	R5, R4
0x42A16	0x9C01    LDR	R4, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName279:
; i start address is: 24 (R6)
; fsdeName start address is: 20 (R5)
; fn start address is: 16 (R4)
; fsdeName start address is: 20 (R5)
; fsdeName end address is: 20 (R5)
0x42A18	0x4620    MOV	R0, R4
0x42A1A	0xF004FECD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x42A1E	0x4286    CMP	R6, R0
0x42A20	0xDA15    BGE	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName280
; fsdeName end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1415 :: 		
; fsdeName start address is: 20 (R5)
0x42A22	0x19AA    ADDS	R2, R5, R6
0x42A24	0x7812    LDRB	R2, [R2, #0]
0x42A26	0xB2D0    UXTB	R0, R2
0x42A28	0xF7FFFB36  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x42A2C	0xF88D0008  STRB	R0, [SP, #8]
0x42A30	0x19A2    ADDS	R2, R4, R6
0x42A32	0x7812    LDRB	R2, [R2, #0]
0x42A34	0xB2D0    UXTB	R0, R2
0x42A36	0xF7FFFB2F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x42A3A	0xF89D2008  LDRB	R2, [SP, #8]
0x42A3E	0x4282    CMP	R2, R0
0x42A40	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName282
; fn end address is: 16 (R4)
; fsdeName end address is: 20 (R5)
; i end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1416 :: 		
0x42A42	0x2000    MOVS	R0, #0
0x42A44	0xB240    SXTB	R0, R0
0x42A46	0xE004    B	L_end_SFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName282:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1414 :: 		
; i start address is: 24 (R6)
; fsdeName start address is: 20 (R5)
; fn start address is: 16 (R4)
0x42A48	0x1C76    ADDS	R6, R6, #1
0x42A4A	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1417 :: 		
; fn end address is: 16 (R4)
; fsdeName end address is: 20 (R5)
; i end address is: 24 (R6)
0x42A4C	0xE7E4    B	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName279
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName280:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1419 :: 		
0x42A4E	0x2001    MOVS	R0, #1
0x42A50	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1420 :: 		
L_end_SFN_compareName:
0x42A52	0xF8DDE000  LDR	LR, [SP, #0]
0x42A56	0xB003    ADD	SP, SP, #12
0x42A58	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_SFN_compareName
__Lib_FAT32_STM32_M3_M4_M7_fileNameToName83:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1844 :: 		
; n83 start address is: 4 (R1)
; fn start address is: 0 (R0)
0x4531C	0xB087    SUB	SP, SP, #28
0x4531E	0xF8CDE000  STR	LR, [SP, #0]
0x45322	0x4603    MOV	R3, R0
; n83 end address is: 4 (R1)
; fn end address is: 0 (R0)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1852 :: 		
0x45324	0x781A    LDRB	R2, [R3, #0]
0x45326	0xB93A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83388
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1853 :: 		
0x45328	0x23C4    MOVS	R3, #-60
0x4532A	0xB25B    SXTB	R3, R3
0x4532C	0x4AFB    LDR	R2, [PC, #1004]
0x4532E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1854 :: 		
0x45330	0x20FF    MOVS	R0, #-1
0x45332	0xB240    SXTB	R0, R0
0x45334	0xF000BC7D  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1855 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83388:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1857 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x45338	0x9101    STR	R1, [SP, #4]
0x4533A	0x9302    STR	R3, [SP, #8]
0x4533C	0x220B    MOVS	R2, #11
0x4533E	0xB212    SXTH	R2, R2
0x45340	0x4608    MOV	R0, R1
0x45342	0x2120    MOVS	R1, #32
0x45344	0xF7FFFF56  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0x45348	0x9B02    LDR	R3, [SP, #8]
0x4534A	0x9901    LDR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1860 :: 		
0x4534C	0x781A    LDRB	R2, [R3, #0]
0x4534E	0x2A2E    CMP	R2, #46
0x45350	0xD108    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831299
0x45352	0x1C5A    ADDS	R2, R3, #1
0x45354	0x7812    LDRB	R2, [R2, #0]
0x45356	0xB92A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831298
; fn end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831297:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1861 :: 		
0x45358	0x222E    MOVS	R2, #46
0x4535A	0x700A    STRB	R2, [R1, #0]
; n83 end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1862 :: 		
0x4535C	0x2000    MOVS	R0, #0
0x4535E	0xB240    SXTB	R0, R0
0x45360	0xF000BC67  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1860 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831299:
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831298:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1866 :: 		
0x45364	0x781A    LDRB	R2, [R3, #0]
0x45366	0x2A2E    CMP	R2, #46
0x45368	0xD10F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831302
0x4536A	0x1C5A    ADDS	R2, R3, #1
0x4536C	0x7812    LDRB	R2, [R2, #0]
0x4536E	0x2A2E    CMP	R2, #46
0x45370	0xD10B    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831301
0x45372	0x1C9A    ADDS	R2, R3, #2
0x45374	0x7812    LDRB	R2, [R2, #0]
0x45376	0xB942    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831300
; fn end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831296:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1867 :: 		
0x45378	0x222E    MOVS	R2, #46
0x4537A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1868 :: 		
0x4537C	0x1C4B    ADDS	R3, R1, #1
; n83 end address is: 4 (R1)
0x4537E	0x222E    MOVS	R2, #46
0x45380	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1869 :: 		
0x45382	0x2000    MOVS	R0, #0
0x45384	0xB240    SXTB	R0, R0
0x45386	0xF000BC54  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1866 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831302:
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831301:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831300:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1873 :: 		
0x4538A	0x781A    LDRB	R2, [R3, #0]
0x4538C	0x2A2E    CMP	R2, #46
0x4538E	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83395
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1874 :: 		
0x45390	0x23E2    MOVS	R3, #-30
0x45392	0xB25B    SXTB	R3, R3
0x45394	0x4AE1    LDR	R2, [PC, #900]
0x45396	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1875 :: 		
0x45398	0x20FF    MOVS	R0, #-1
0x4539A	0xB240    SXTB	R0, R0
0x4539C	0xF000BC49  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1876 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83395:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1878 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x453A0	0x9101    STR	R1, [SP, #4]
0x453A2	0x9302    STR	R3, [SP, #8]
0x453A4	0x4618    MOV	R0, R3
0x453A6	0xF002FA07  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x453AA	0x9B02    LDR	R3, [SP, #8]
0x453AC	0x9901    LDR	R1, [SP, #4]
; len start address is: 8 (R2)
0x453AE	0xB202    SXTH	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1879 :: 		
0x453B0	0xF8AD2004  STRH	R2, [SP, #4]
0x453B4	0x9102    STR	R1, [SP, #8]
0x453B6	0x9303    STR	R3, [SP, #12]
0x453B8	0x4618    MOV	R0, R3
0x453BA	0xF7FDFB4F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0x453BE	0x9B03    LDR	R3, [SP, #12]
0x453C0	0x9902    LDR	R1, [SP, #8]
0x453C2	0xF9BD2004  LDRSH	R2, [SP, #4]
; isLFN start address is: 16 (R4)
0x453C6	0xB244    SXTB	R4, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1881 :: 		
0x453C8	0xF1B03FFF  CMP	R0, #-1
0x453CC	0xD103    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83396
; len end address is: 8 (R2)
; isLFN end address is: 16 (R4)
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1882 :: 		
0x453CE	0x20FF    MOVS	R0, #-1
0x453D0	0xB240    SXTB	R0, R0
0x453D2	0xF000BC2E  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83396:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1884 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
; isLFN start address is: 16 (R4)
; len start address is: 8 (R2)
0x453D6	0x4608    MOV	R0, R1
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
0x453D8	0x4619    MOV	R1, R3
0x453DA	0xB215    SXTH	R5, R2
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83397:
; len end address is: 8 (R2)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
; isLFN end address is: 16 (R4)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; n83 end address is: 0 (R0)
; fn start address is: 4 (R1)
0x453DC	0x1E6A    SUBS	R2, R5, #1
0x453DE	0xB212    SXTH	R2, R2
0x453E0	0x188A    ADDS	R2, R1, R2
0x453E2	0x7812    LDRB	R2, [R2, #0]
0x453E4	0x2A2E    CMP	R2, #46
0x453E6	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831304
; isLFN end address is: 16 (R4)
; n83 end address is: 0 (R0)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x453E8	0x1E6A    SUBS	R2, R5, #1
0x453EA	0xB212    SXTH	R2, R2
0x453EC	0x188A    ADDS	R2, R1, R2
0x453EE	0x7812    LDRB	R2, [R2, #0]
0x453F0	0x2A20    CMP	R2, #32
0x453F2	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831303
0x453F4	0xE007    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83398
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831304:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831303:
0x453F6	0x2D00    CMP	R5, #0
0x453F8	0xDD05    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831305
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831294:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1885 :: 		
0x453FA	0x194B    ADDS	R3, R1, R5
0x453FC	0x2200    MOVS	R2, #0
0x453FE	0x701A    STRB	R2, [R3, #0]
0x45400	0x1E6D    SUBS	R5, R5, #1
0x45402	0xB22D    SXTH	R5, R5
0x45404	0xE7EA    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83397
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83398:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1884 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831305:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1887 :: 		
0x45406	0xB91D    CBNZ	R5, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83403
; isLFN end address is: 16 (R4)
; n83 end address is: 0 (R0)
; len end address is: 20 (R5)
; fn end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1888 :: 		
0x45408	0x20FF    MOVS	R0, #-1
0x4540A	0xB240    SXTB	R0, R0
0x4540C	0xF000BC11  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83403:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1890 :: 		
; fn start address is: 4 (R1)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x45410	0xB114    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831307
0x45412	0x2C02    CMP	R4, #2
0x45414	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831306
0x45416	0xE054    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83406
; isLFN end address is: 16 (R4)
; len end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831307:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831306:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1893 :: 		
; j start address is: 20 (R5)
0x45418	0x2500    MOVS	R5, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1894 :: 		
; i start address is: 16 (R4)
0x4541A	0x2400    MOVS	R4, #0
; n83 end address is: 0 (R0)
; fn end address is: 4 (R1)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x4541C	0x460B    MOV	R3, R1
0x4541E	0x4601    MOV	R1, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83407:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x45420	0x2C08    CMP	R4, #8
0x45422	0xD219    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408
;__Lib_FAT32_STM32_M3_M4_M7.c, 1895 :: 		
0x45424	0x195A    ADDS	R2, R3, R5
0x45426	0x7812    LDRB	R2, [R2, #0]
0x45428	0x2A2E    CMP	R2, #46
0x4542A	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831309
0x4542C	0x195A    ADDS	R2, R3, R5
0x4542E	0x7812    LDRB	R2, [R2, #0]
0x45430	0x2A00    CMP	R2, #0
0x45432	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831308
0x45434	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83412
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831309:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831308:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1896 :: 		
0x45436	0xE00F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83412:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1898 :: 		
; i start address is: 16 (R4)
0x45438	0x190A    ADDS	R2, R1, R4
0x4543A	0x9206    STR	R2, [SP, #24]
0x4543C	0x195A    ADDS	R2, R3, R5
0x4543E	0x7812    LDRB	R2, [R2, #0]
0x45440	0x9101    STR	R1, [SP, #4]
0x45442	0xB2D0    UXTB	R0, R2
0x45444	0xF7FCFE28  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x45448	0x9901    LDR	R1, [SP, #4]
0x4544A	0x9A06    LDR	R2, [SP, #24]
0x4544C	0x7010    STRB	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1899 :: 		
0x4544E	0x1C6D    ADDS	R5, R5, #1
0x45450	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1894 :: 		
0x45452	0x1C64    ADDS	R4, R4, #1
0x45454	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1900 :: 		
; i end address is: 16 (R4)
0x45456	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83407
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1902 :: 		
0x45458	0x195A    ADDS	R2, R3, R5
0x4545A	0x7812    LDRB	R2, [R2, #0]
0x4545C	0xB92A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83413
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1903 :: 		
0x4545E	0x4608    MOV	R0, R1
0x45460	0x2100    MOVS	R1, #0
; n83 end address is: 4 (R1)
0x45462	0xF7FDFE1B  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x45466	0xF000BBE4  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83413:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1904 :: 		
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x4546A	0x195A    ADDS	R2, R3, R5
0x4546C	0x7812    LDRB	R2, [R2, #0]
0x4546E	0x2A2E    CMP	R2, #46
0x45470	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83415
;__Lib_FAT32_STM32_M3_M4_M7.c, 1905 :: 		
0x45472	0x1C6D    ADDS	R5, R5, #1
0x45474	0xB2ED    UXTB	R5, R5
0x45476	0xE007    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83416
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83415:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1907 :: 		
0x45478	0x23E2    MOVS	R3, #-30
0x4547A	0xB25B    SXTB	R3, R3
0x4547C	0x4AA7    LDR	R2, [PC, #668]
0x4547E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1908 :: 		
0x45480	0x20FF    MOVS	R0, #-1
0x45482	0xB240    SXTB	R0, R0
0x45484	0xF000BBD5  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1909 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83416:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1911 :: 		
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x45488	0x2408    MOVS	R4, #8
; n83 end address is: 4 (R1)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83417:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; n83 start address is: 4 (R1)
; fn start address is: 12 (R3)
; fn end address is: 12 (R3)
0x4548A	0x2C0B    CMP	R4, #11
0x4548C	0xD213    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83418
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1912 :: 		
; fn start address is: 12 (R3)
0x4548E	0x195A    ADDS	R2, R3, R5
0x45490	0x7812    LDRB	R2, [R2, #0]
0x45492	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83420
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1913 :: 		
0x45494	0xE00F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83418
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83420:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1914 :: 		
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
0x45496	0x190A    ADDS	R2, R1, R4
0x45498	0x9206    STR	R2, [SP, #24]
0x4549A	0x195A    ADDS	R2, R3, R5
0x4549C	0x7812    LDRB	R2, [R2, #0]
0x4549E	0x9101    STR	R1, [SP, #4]
0x454A0	0xB2D0    UXTB	R0, R2
0x454A2	0xF7FCFDF9  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x454A6	0x9901    LDR	R1, [SP, #4]
0x454A8	0x9A06    LDR	R2, [SP, #24]
0x454AA	0x7010    STRB	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1915 :: 		
0x454AC	0x1C6D    ADDS	R5, R5, #1
0x454AE	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1911 :: 		
0x454B0	0x1C64    ADDS	R4, R4, #1
0x454B2	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1916 :: 		
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x454B4	0xE7E9    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83417
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83418:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1917 :: 		
0x454B6	0x4608    MOV	R0, R1
0x454B8	0x2100    MOVS	R1, #0
; n83 end address is: 4 (R1)
0x454BA	0xF7FDFDEF  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x454BE	0xF000BBB8  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1918 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83406:
; fn start address is: 4 (R1)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x454C2	0x2C01    CMP	R4, #1
0x454C4	0xF04083B2  BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83422
; isLFN end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1920 :: 		
; temp start address is: 12 (R3)
0x454C8	0xB2EB    UXTB	R3, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1923 :: 		
0x454CA	0x1E6C    SUBS	R4, R5, #1
0x454CC	0xB224    SXTH	R4, R4
; len end address is: 20 (R5)
; l start address is: 16 (R4)
; n83 end address is: 0 (R0)
; temp end address is: 12 (R3)
; l end address is: 16 (R4)
; fn end address is: 4 (R1)
0x454CE	0x4606    MOV	R6, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83423:
; l start address is: 16 (R4)
; temp start address is: 12 (R3)
; fn start address is: 4 (R1)
; n83 start address is: 24 (R6)
0x454D0	0x190A    ADDS	R2, R1, R4
0x454D2	0x7812    LDRB	R2, [R2, #0]
0x454D4	0x2A2E    CMP	R2, #46
0x454D6	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831311
0x454D8	0x2C00    CMP	R4, #0
0x454DA	0xDD02    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831310
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831291:
0x454DC	0x1E64    SUBS	R4, R4, #1
0x454DE	0xB224    SXTH	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1924 :: 		
0x454E0	0xE7F6    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83423
;__Lib_FAT32_STM32_M3_M4_M7.c, 1923 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831311:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831310:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1926 :: 		
0x454E2	0x2C00    CMP	R4, #0
0x454E4	0xDD32    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831329
; temp end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1927 :: 		
; temp start address is: 0 (R0)
0x454E6	0xB2E0    UXTB	R0, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1928 :: 		
0x454E8	0x1C65    ADDS	R5, R4, #1
0x454EA	0xB22D    SXTH	R5, R5
; l end address is: 16 (R4)
; l start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1929 :: 		
; i start address is: 28 (R7)
0x454EC	0x2708    MOVS	R7, #8
; n83 end address is: 24 (R6)
; l end address is: 20 (R5)
; temp end address is: 0 (R0)
; i end address is: 28 (R7)
; fn end address is: 4 (R1)
0x454EE	0x4688    MOV	R8, R1
0x454F0	0xB2C4    UXTB	R4, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83429:
; i start address is: 28 (R7)
; l start address is: 20 (R5)
; temp start address is: 16 (R4)
; n83 start address is: 24 (R6)
; fn start address is: 32 (R8)
0x454F2	0x2F0B    CMP	R7, #11
0x454F4	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831313
0x454F6	0xEB080205  ADD	R2, R8, R5, LSL #0
0x454FA	0x7812    LDRB	R2, [R2, #0]
0x454FC	0xB312    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831312
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831290:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1930 :: 		
0x454FE	0xEB080205  ADD	R2, R8, R5, LSL #0
0x45502	0x7812    LDRB	R2, [R2, #0]
0x45504	0xB2D0    UXTB	R0, R2
0x45506	0xF7FCFA9F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x4550A	0xB960    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83434
;__Lib_FAT32_STM32_M3_M4_M7.c, 1931 :: 		
0x4550C	0x19F2    ADDS	R2, R6, R7
0x4550E	0x9206    STR	R2, [SP, #24]
0x45510	0xEB080205  ADD	R2, R8, R5, LSL #0
0x45514	0x7812    LDRB	R2, [R2, #0]
0x45516	0xB2D0    UXTB	R0, R2
0x45518	0xF7FCFDBE  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x4551C	0x9A06    LDR	R2, [SP, #24]
0x4551E	0x7010    STRB	R0, [R2, #0]
0x45520	0x1C7F    ADDS	R7, R7, #1
0x45522	0xB2FF    UXTB	R7, R7
0x45524	0xE00B    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83435
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83434:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1932 :: 		
0x45526	0xEB080205  ADD	R2, R8, R5, LSL #0
0x4552A	0x7812    LDRB	R2, [R2, #0]
0x4552C	0x2A20    CMP	R2, #32
0x4552E	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831328
;__Lib_FAT32_STM32_M3_M4_M7.c, 1933 :: 		
0x45530	0x19F3    ADDS	R3, R6, R7
0x45532	0x225F    MOVS	R2, #95
0x45534	0x701A    STRB	R2, [R3, #0]
0x45536	0x1C78    ADDS	R0, R7, #1
0x45538	0xB2C0    UXTB	R0, R0
; i end address is: 28 (R7)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x4553A	0xB2C7    UXTB	R7, R0
0x4553C	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83436
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831328:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1932 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 1933 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83436:
; i start address is: 28 (R7)
; i end address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83435:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1929 :: 		
; i start address is: 28 (R7)
0x4553E	0x1C6D    ADDS	R5, R5, #1
0x45540	0xB22D    SXTH	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1934 :: 		
; l end address is: 20 (R5)
; i end address is: 28 (R7)
0x45542	0xE7D6    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83429
;__Lib_FAT32_STM32_M3_M4_M7.c, 1929 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831313:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831312:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1935 :: 		
0x45544	0xB2E0    UXTB	R0, R4
; n83 end address is: 24 (R6)
; fn end address is: 32 (R8)
0x45546	0x4634    MOV	R4, R6
0x45548	0x4645    MOV	R5, R8
0x4554A	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83428
; temp end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831329:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1926 :: 		
0x4554C	0x4634    MOV	R4, R6
0x4554E	0x460D    MOV	R5, R1
0x45550	0xB2D8    UXTB	R0, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 1935 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83428:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1937 :: 		
; n83 start address is: 16 (R4)
; fn start address is: 20 (R5)
; temp start address is: 0 (R0)
; l start address is: 28 (R7)
0x45552	0xB2C7    UXTB	R7, R0
; temp end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1938 :: 		
; j start address is: 32 (R8)
0x45554	0xF2400800  MOVW	R8, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1939 :: 		
; i start address is: 24 (R6)
0x45558	0x2600    MOVS	R6, #0
; j end address is: 32 (R8)
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83437:
; i start address is: 24 (R6)
; j start address is: 32 (R8)
; l start address is: 28 (R7)
; l end address is: 28 (R7)
; fn start address is: 20 (R5)
; n83 start address is: 16 (R4)
0x4555A	0x2E08    CMP	R6, #8
0x4555C	0xD233    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
; l end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1940 :: 		
; l start address is: 28 (R7)
0x4555E	0xEB050208  ADD	R2, R5, R8, LSL #0
0x45562	0x7812    LDRB	R2, [R2, #0]
0x45564	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83440
; l end address is: 28 (R7)
; j end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1941 :: 		
0x45566	0xE02E    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83440:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1943 :: 		
; j start address is: 32 (R8)
; l start address is: 28 (R7)
0x45568	0x45B8    CMP	R8, R7
0x4556A	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83441
; l end address is: 28 (R7)
; j end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1944 :: 		
0x4556C	0xE02B    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83441:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1946 :: 		
; j start address is: 32 (R8)
; l start address is: 28 (R7)
0x4556E	0xEB050208  ADD	R2, R5, R8, LSL #0
0x45572	0x7812    LDRB	R2, [R2, #0]
0x45574	0x2A2E    CMP	R2, #46
0x45576	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831315
0x45578	0xEB050208  ADD	R2, R5, R8, LSL #0
0x4557C	0x7812    LDRB	R2, [R2, #0]
0x4557E	0x2A20    CMP	R2, #32
0x45580	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831314
0x45582	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83444
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831315:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831314:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1947 :: 		
0x45584	0xE01A    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83439
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83444:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1949 :: 		
0x45586	0xEB050208  ADD	R2, R5, R8, LSL #0
0x4558A	0x7812    LDRB	R2, [R2, #0]
0x4558C	0xB2D0    UXTB	R0, R2
0x4558E	0xF7FCFA5B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x45592	0xB968    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83445
;__Lib_FAT32_STM32_M3_M4_M7.c, 1950 :: 		
0x45594	0x19A2    ADDS	R2, R4, R6
0x45596	0x9206    STR	R2, [SP, #24]
0x45598	0xEB050208  ADD	R2, R5, R8, LSL #0
0x4559C	0x7812    LDRB	R2, [R2, #0]
0x4559E	0xB2D0    UXTB	R0, R2
0x455A0	0xF7FCFD7A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x455A4	0x9A06    LDR	R2, [SP, #24]
0x455A6	0x7010    STRB	R0, [R2, #0]
0x455A8	0x1C70    ADDS	R0, R6, #1
0x455AA	0xB2C0    UXTB	R0, R0
; i end address is: 24 (R6)
; i start address is: 0 (R0)
0x455AC	0xB2C6    UXTB	R6, R0
; i end address is: 0 (R0)
0x455AE	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83446
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83445:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1952 :: 		
; i start address is: 24 (R6)
0x455B0	0x19A3    ADDS	R3, R4, R6
0x455B2	0x225F    MOVS	R2, #95
0x455B4	0x701A    STRB	R2, [R3, #0]
0x455B6	0x1C72    ADDS	R2, R6, #1
; i end address is: 24 (R6)
; i start address is: 0 (R0)
0x455B8	0xB2D0    UXTB	R0, R2
; i end address is: 0 (R0)
0x455BA	0xB2C6    UXTB	R6, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83446:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1953 :: 		
; i start address is: 24 (R6)
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83439:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1939 :: 		
; i start address is: 24 (R6)
0x455BC	0xF1080801  ADD	R8, R8, #1
0x455C0	0xFA5FF888  UXTB	R8, R8
;__Lib_FAT32_STM32_M3_M4_M7.c, 1953 :: 		
; l end address is: 28 (R7)
; j end address is: 32 (R8)
0x455C4	0xE7C9    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83437
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1957 :: 		
; state start address is: 0 (R0)
0x455C6	0x2001    MOVS	R0, #1
0x455C8	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1958 :: 		
0x455CA	0x2E06    CMP	R6, #6
0x455CC	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83447
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 start address is: 8 (R2)
0x455CE	0xB2F2    UXTB	R2, R6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 end address is: 8 (R2)
0x455D0	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83448
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83447:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 start address is: 8 (R2)
0x455D2	0x2206    MOVS	R2, #6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83448:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x455D4	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1959 :: 		
0x455D6	0x18A3    ADDS	R3, R4, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 end address is: 8 (R2)
0x455D8	0x227E    MOVS	R2, #126
0x455DA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
; k start address is: 8 (R2)
0x455DC	0x2201    MOVS	R2, #1
; k end address is: 8 (R2)
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x455DE	0x462F    MOV	R7, R5
0x455E0	0xB2D5    UXTB	R5, R2
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83449:
; k start address is: 20 (R5)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 16 (R4)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x455E2	0x2D09    CMP	R5, #9
0x455E4	0xD845    BHI	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831317
0x455E6	0x2800    CMP	R0, #0
0x455E8	0xD043    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831316
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831288:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1961 :: 		
0x455EA	0x1C4A    ADDS	R2, R1, #1
0x455EC	0xB212    SXTH	R2, R2
0x455EE	0x18A3    ADDS	R3, R4, R2
0x455F0	0xF2050230  ADDW	R2, R5, #48
0x455F4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1962 :: 		
0x455F6	0xF88D6004  STRB	R6, [SP, #4]
0x455FA	0x9702    STR	R7, [SP, #8]
0x455FC	0x9403    STR	R4, [SP, #12]
0x455FE	0xF88D1010  STRB	R1, [SP, #16]
0x45602	0xF88D5011  STRB	R5, [SP, #17]
0x45606	0x2100    MOVS	R1, #0
0x45608	0x4620    MOV	R0, R4
0x4560A	0xF7FDFD47  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x4560E	0xF89D5011  LDRB	R5, [SP, #17]
0x45612	0xF89D1010  LDRB	R1, [SP, #16]
0x45616	0x9C03    LDR	R4, [SP, #12]
0x45618	0x9F02    LDR	R7, [SP, #8]
0x4561A	0xF89D6004  LDRB	R6, [SP, #4]
; state start address is: 12 (R3)
0x4561E	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1963 :: 		
0x45620	0xF1B03FFF  CMP	R0, #-1
0x45624	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83454
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1964 :: 		
0x45626	0x20FF    MOVS	R0, #-1
0x45628	0xB240    SXTB	R0, R0
0x4562A	0xE302    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83454:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1965 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
; n83 start address is: 16 (R4)
0x4562C	0x2B01    CMP	R3, #1
0x4562E	0xD11C    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83455
;__Lib_FAT32_STM32_M3_M4_M7.c, 1966 :: 		
0x45630	0xF88D3004  STRB	R3, [SP, #4]
0x45634	0xF88D6005  STRB	R6, [SP, #5]
0x45638	0x9702    STR	R7, [SP, #8]
0x4563A	0x9403    STR	R4, [SP, #12]
0x4563C	0xF88D1010  STRB	R1, [SP, #16]
0x45640	0xF88D5011  STRB	R5, [SP, #17]
0x45644	0x4638    MOV	R0, R7
0x45646	0xF7FDFF77  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x4564A	0xF89D5011  LDRB	R5, [SP, #17]
0x4564E	0xF89D1010  LDRB	R1, [SP, #16]
0x45652	0x9C03    LDR	R4, [SP, #12]
0x45654	0x9F02    LDR	R7, [SP, #8]
0x45656	0xF89D6005  LDRB	R6, [SP, #5]
0x4565A	0xF99D3004  LDRSB	R3, [SP, #4]
0x4565E	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1967 :: 		
0x45662	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83456
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1968 :: 		
0x45664	0xF99D0014  LDRSB	R0, [SP, #20]
0x45668	0xE2E3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83456:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1969 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
; n83 start address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83455:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
0x4566A	0x1C6D    ADDS	R5, R5, #1
0x4566C	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1970 :: 		
; k end address is: 20 (R5)
; state end address is: 12 (R3)
0x4566E	0xB258    SXTB	R0, R3
0x45670	0xE7B7    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83449
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831317:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831316:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1971 :: 		
0x45672	0x2800    CMP	R0, #0
0x45674	0xF000806F  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831330
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1972 :: 		
0x45678	0x2E05    CMP	R6, #5
0x4567A	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83458
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 start address is: 8 (R2)
0x4567C	0xB2F2    UXTB	R2, R6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 end address is: 8 (R2)
0x4567E	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83459
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83458:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 start address is: 8 (R2)
0x45680	0x2205    MOVS	R2, #5
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83459:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x45682	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1973 :: 		
0x45684	0x18A3    ADDS	R3, R4, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 end address is: 8 (R2)
0x45686	0x227E    MOVS	R2, #126
0x45688	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
; k start address is: 20 (R5)
0x4568A	0x250A    MOVS	R5, #10
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x4568C	0x46A0    MOV	R8, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83460:
; k start address is: 20 (R5)
; temp start address is: 4 (R1)
; i start address is: 24 (R6)
; fn start address is: 28 (R7)
; n83 start address is: 32 (R8)
; state start address is: 0 (R0)
0x4568E	0x2D63    CMP	R5, #99
0x45690	0xD85D    BHI	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831319
0x45692	0x2800    CMP	R0, #0
0x45694	0xD05B    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831318
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831287:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1975 :: 		
0x45696	0x1C4A    ADDS	R2, R1, #1
0x45698	0xB212    SXTH	R2, R2
0x4569A	0xEB080302  ADD	R3, R8, R2, LSL #0
0x4569E	0x220A    MOVS	R2, #10
0x456A0	0xFBB5F2F2  UDIV	R2, R5, R2
0x456A4	0xB2D2    UXTB	R2, R2
0x456A6	0x3230    ADDS	R2, #48
0x456A8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1976 :: 		
0x456AA	0x1C8A    ADDS	R2, R1, #2
0x456AC	0xB212    SXTH	R2, R2
0x456AE	0xEB080402  ADD	R4, R8, R2, LSL #0
0x456B2	0x230A    MOVS	R3, #10
0x456B4	0xFBB5F2F3  UDIV	R2, R5, R3
0x456B8	0xFB035212  MLS	R2, R3, R2, R5
0x456BC	0xB2D2    UXTB	R2, R2
0x456BE	0x3230    ADDS	R2, #48
0x456C0	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1977 :: 		
0x456C2	0xF8CD8004  STR	R8, [SP, #4]
0x456C6	0x9702    STR	R7, [SP, #8]
0x456C8	0xF88D600C  STRB	R6, [SP, #12]
0x456CC	0xF88D100D  STRB	R1, [SP, #13]
0x456D0	0xF88D500E  STRB	R5, [SP, #14]
0x456D4	0x2100    MOVS	R1, #0
0x456D6	0x4640    MOV	R0, R8
0x456D8	0xF7FDFCE0  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x456DC	0xF89D500E  LDRB	R5, [SP, #14]
0x456E0	0xF89D100D  LDRB	R1, [SP, #13]
0x456E4	0xF89D600C  LDRB	R6, [SP, #12]
0x456E8	0x9F02    LDR	R7, [SP, #8]
0x456EA	0xF8DD8004  LDR	R8, [SP, #4]
; state start address is: 12 (R3)
0x456EE	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1978 :: 		
0x456F0	0xF1B03FFF  CMP	R0, #-1
0x456F4	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83465
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1979 :: 		
0x456F6	0x20FF    MOVS	R0, #-1
0x456F8	0xB240    SXTB	R0, R0
0x456FA	0xE29A    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83465:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1980 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; n83 start address is: 32 (R8)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x456FC	0x2B01    CMP	R3, #1
0x456FE	0xD122    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83466
;__Lib_FAT32_STM32_M3_M4_M7.c, 1981 :: 		
0x45700	0xF88D3004  STRB	R3, [SP, #4]
0x45704	0xF8CD8008  STR	R8, [SP, #8]
0x45708	0x9703    STR	R7, [SP, #12]
0x4570A	0xF88D6010  STRB	R6, [SP, #16]
0x4570E	0xF88D1011  STRB	R1, [SP, #17]
0x45712	0xF88D5012  STRB	R5, [SP, #18]
0x45716	0x4638    MOV	R0, R7
0x45718	0xF000B802  B	#4
0x4571C	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x45720	0xF7FDFF0A  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x45724	0xF89D5012  LDRB	R5, [SP, #18]
0x45728	0xF89D1011  LDRB	R1, [SP, #17]
0x4572C	0xF89D6010  LDRB	R6, [SP, #16]
0x45730	0x9F03    LDR	R7, [SP, #12]
0x45732	0xF8DD8008  LDR	R8, [SP, #8]
0x45736	0xF99D3004  LDRSB	R3, [SP, #4]
0x4573A	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1982 :: 		
0x4573E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83467
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1983 :: 		
0x45740	0xF99D0014  LDRSB	R0, [SP, #20]
0x45744	0xE275    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83467:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1984 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; n83 start address is: 32 (R8)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83466:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
0x45746	0x1C6D    ADDS	R5, R5, #1
0x45748	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1985 :: 		
0x4574A	0xB258    SXTB	R0, R3
; k end address is: 20 (R5)
; state end address is: 12 (R3)
0x4574C	0xE79F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83460
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831319:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831318:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1986 :: 		
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x4574E	0x463D    MOV	R5, R7
0x45750	0x4647    MOV	R7, R8
0x45752	0xB2F4    UXTB	R4, R6
0x45754	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83457
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831330:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1971 :: 		
0x45756	0x463D    MOV	R5, R7
0x45758	0x4627    MOV	R7, R4
0x4575A	0xB2F4    UXTB	R4, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1986 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83457:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1987 :: 		
; i start address is: 16 (R4)
; fn start address is: 20 (R5)
; n83 start address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 4 (R1)
0x4575C	0x2800    CMP	R0, #0
0x4575E	0xF000807E  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831331
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1988 :: 		
0x45762	0x2C04    CMP	R4, #4
0x45764	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83469
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 start address is: 8 (R2)
0x45766	0xB2E2    UXTB	R2, R4
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 end address is: 8 (R2)
0x45768	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83470
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83469:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 start address is: 8 (R2)
0x4576A	0x2204    MOVS	R2, #4
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83470:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x4576C	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1989 :: 		
0x4576E	0x18BB    ADDS	R3, R7, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 end address is: 8 (R2)
0x45770	0x227E    MOVS	R2, #126
0x45772	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
; k start address is: 24 (R6)
0x45774	0x2664    MOVS	R6, #100
; fn end address is: 20 (R5)
; temp end address is: 4 (R1)
; n83 end address is: 28 (R7)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
; i end address is: 16 (R4)
0x45776	0xFA5FF984  UXTB	R9, R4
0x4577A	0x46A8    MOV	R8, R5
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83471:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; i start address is: 36 (R9)
0x4577C	0xF24032E7  MOVW	R2, #999
0x45780	0x4296    CMP	R6, R2
0x45782	0xDC66    BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831321
0x45784	0x2800    CMP	R0, #0
0x45786	0xD064    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831320
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831286:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1991 :: 		
0x45788	0x1C4A    ADDS	R2, R1, #1
0x4578A	0xB212    SXTH	R2, R2
0x4578C	0x18BB    ADDS	R3, R7, R2
0x4578E	0x2264    MOVS	R2, #100
0x45790	0xFBB6F2F2  UDIV	R2, R6, R2
0x45794	0xB2D2    UXTB	R2, R2
0x45796	0x3230    ADDS	R2, #48
0x45798	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1992 :: 		
0x4579A	0x1C8A    ADDS	R2, R1, #2
0x4579C	0xB212    SXTH	R2, R2
0x4579E	0x18BD    ADDS	R5, R7, R2
0x457A0	0x220A    MOVS	R2, #10
0x457A2	0xFBB6F4F2  UDIV	R4, R6, R2
0x457A6	0xB2E4    UXTB	R4, R4
0x457A8	0x230A    MOVS	R3, #10
0x457AA	0xFBB4F2F3  UDIV	R2, R4, R3
0x457AE	0xFB034212  MLS	R2, R3, R2, R4
0x457B2	0xB2D2    UXTB	R2, R2
0x457B4	0x3230    ADDS	R2, #48
0x457B6	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1993 :: 		
0x457B8	0x1CCA    ADDS	R2, R1, #3
0x457BA	0xB212    SXTH	R2, R2
0x457BC	0x18BC    ADDS	R4, R7, R2
0x457BE	0x230A    MOVS	R3, #10
0x457C0	0xFBB6F2F3  UDIV	R2, R6, R3
0x457C4	0xFB036212  MLS	R2, R3, R2, R6
0x457C8	0xB2D2    UXTB	R2, R2
0x457CA	0x3230    ADDS	R2, #48
0x457CC	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1994 :: 		
0x457CE	0xF88D9004  STRB	R9, [SP, #4]
0x457D2	0xF8CD8008  STR	R8, [SP, #8]
0x457D6	0x9703    STR	R7, [SP, #12]
0x457D8	0xF88D1010  STRB	R1, [SP, #16]
0x457DC	0xF88D6011  STRB	R6, [SP, #17]
0x457E0	0x2100    MOVS	R1, #0
0x457E2	0x4638    MOV	R0, R7
0x457E4	0xF7FDFC5A  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x457E8	0xF89D6011  LDRB	R6, [SP, #17]
0x457EC	0xF89D1010  LDRB	R1, [SP, #16]
0x457F0	0x9F03    LDR	R7, [SP, #12]
0x457F2	0xF8DD8008  LDR	R8, [SP, #8]
0x457F6	0xF89D9004  LDRB	R9, [SP, #4]
; state start address is: 12 (R3)
0x457FA	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1995 :: 		
0x457FC	0xF1B03FFF  CMP	R0, #-1
0x45800	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83476
; i end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1996 :: 		
0x45802	0x20FF    MOVS	R0, #-1
0x45804	0xB240    SXTB	R0, R0
0x45806	0xE214    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83476:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1997 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; i start address is: 36 (R9)
0x45808	0x2B01    CMP	R3, #1
0x4580A	0xD11E    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83477
;__Lib_FAT32_STM32_M3_M4_M7.c, 1998 :: 		
0x4580C	0xF88D3004  STRB	R3, [SP, #4]
0x45810	0xF88D9005  STRB	R9, [SP, #5]
0x45814	0xF8CD8008  STR	R8, [SP, #8]
0x45818	0x9703    STR	R7, [SP, #12]
0x4581A	0xF88D1010  STRB	R1, [SP, #16]
0x4581E	0xF88D6011  STRB	R6, [SP, #17]
0x45822	0x4640    MOV	R0, R8
0x45824	0xF7FDFE88  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x45828	0xF89D6011  LDRB	R6, [SP, #17]
0x4582C	0xF89D1010  LDRB	R1, [SP, #16]
0x45830	0x9F03    LDR	R7, [SP, #12]
0x45832	0xF8DD8008  LDR	R8, [SP, #8]
0x45836	0xF89D9005  LDRB	R9, [SP, #5]
0x4583A	0xF99D3004  LDRSB	R3, [SP, #4]
0x4583E	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1999 :: 		
0x45842	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83478
; i end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2000 :: 		
0x45844	0xF99D0014  LDRSB	R0, [SP, #20]
0x45848	0xE1F3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83478:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2001 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; i start address is: 36 (R9)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83477:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
0x4584A	0x1C76    ADDS	R6, R6, #1
0x4584C	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2002 :: 		
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x4584E	0xB258    SXTB	R0, R3
0x45850	0xE794    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83471
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831321:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831320:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2003 :: 		
0x45852	0x9701    STR	R7, [SP, #4]
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 0 (R0)
0x45854	0xFA5FF789  UXTB	R7, R9
0x45858	0xF8DD9004  LDR	R9, [SP, #4]
0x4585C	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83468
; i end address is: 36 (R9)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831331:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1987 :: 		
0x4585E	0x46B9    MOV	R9, R7
0x45860	0xB2E7    UXTB	R7, R4
0x45862	0x46A8    MOV	R8, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 2003 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83468:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2004 :: 		
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 36 (R9)
; fn start address is: 32 (R8)
; i start address is: 28 (R7)
0x45864	0x2800    CMP	R0, #0
0x45866	0xF0008097  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831332
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2005 :: 		
0x4586A	0x2F03    CMP	R7, #3
0x4586C	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83480
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 start address is: 8 (R2)
0x4586E	0xB2FA    UXTB	R2, R7
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 end address is: 8 (R2)
0x45870	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83481
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83480:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 start address is: 8 (R2)
0x45872	0x2203    MOVS	R2, #3
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83481:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x45874	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2006 :: 		
0x45876	0xEB090302  ADD	R3, R9, R2, LSL #0
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 end address is: 8 (R2)
0x4587A	0x227E    MOVS	R2, #126
0x4587C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
; k start address is: 24 (R6)
0x4587E	0x26E8    MOVS	R6, #232
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83482:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; i start address is: 28 (R7)
; fn start address is: 32 (R8)
; n83 start address is: 36 (R9)
; state start address is: 0 (R0)
0x45880	0xF242720F  MOVW	R2, #9999
0x45884	0x4296    CMP	R6, R2
0x45886	0xF3008081  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831323
0x4588A	0x2800    CMP	R0, #0
0x4588C	0xF000807E  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831322
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831285:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2008 :: 		
0x45890	0x1C4A    ADDS	R2, R1, #1
0x45892	0xB212    SXTH	R2, R2
0x45894	0xEB090302  ADD	R3, R9, R2, LSL #0
0x45898	0xF24032E8  MOVW	R2, #1000
0x4589C	0xB212    SXTH	R2, R2
0x4589E	0xFB96F2F2  SDIV	R2, R6, R2
0x458A2	0xB212    SXTH	R2, R2
0x458A4	0x3230    ADDS	R2, #48
0x458A6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2009 :: 		
0x458A8	0x1C8A    ADDS	R2, R1, #2
0x458AA	0xB212    SXTH	R2, R2
0x458AC	0xEB090502  ADD	R5, R9, R2, LSL #0
0x458B0	0x2264    MOVS	R2, #100
0x458B2	0xFBB6F4F2  UDIV	R4, R6, R2
0x458B6	0xB2E4    UXTB	R4, R4
0x458B8	0x230A    MOVS	R3, #10
0x458BA	0xFBB4F2F3  UDIV	R2, R4, R3
0x458BE	0xFB034212  MLS	R2, R3, R2, R4
0x458C2	0xB2D2    UXTB	R2, R2
0x458C4	0x3230    ADDS	R2, #48
0x458C6	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2010 :: 		
0x458C8	0x1CCA    ADDS	R2, R1, #3
0x458CA	0xB212    SXTH	R2, R2
0x458CC	0xEB090502  ADD	R5, R9, R2, LSL #0
0x458D0	0x220A    MOVS	R2, #10
0x458D2	0xFBB6F4F2  UDIV	R4, R6, R2
0x458D6	0xB2E4    UXTB	R4, R4
0x458D8	0x230A    MOVS	R3, #10
0x458DA	0xFBB4F2F3  UDIV	R2, R4, R3
0x458DE	0xFB034212  MLS	R2, R3, R2, R4
0x458E2	0xB2D2    UXTB	R2, R2
0x458E4	0x3230    ADDS	R2, #48
0x458E6	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2011 :: 		
0x458E8	0x1D0A    ADDS	R2, R1, #4
0x458EA	0xB212    SXTH	R2, R2
0x458EC	0xEB090402  ADD	R4, R9, R2, LSL #0
0x458F0	0x230A    MOVS	R3, #10
0x458F2	0xFBB6F2F3  UDIV	R2, R6, R3
0x458F6	0xFB036212  MLS	R2, R3, R2, R6
0x458FA	0xB2D2    UXTB	R2, R2
0x458FC	0x3230    ADDS	R2, #48
0x458FE	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2012 :: 		
0x45900	0xF8CD9004  STR	R9, [SP, #4]
0x45904	0xF8CD8008  STR	R8, [SP, #8]
0x45908	0xF88D700C  STRB	R7, [SP, #12]
0x4590C	0xF88D100D  STRB	R1, [SP, #13]
0x45910	0xF88D600E  STRB	R6, [SP, #14]
0x45914	0x2100    MOVS	R1, #0
0x45916	0x4648    MOV	R0, R9
0x45918	0xF7FDFBC0  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x4591C	0xF89D600E  LDRB	R6, [SP, #14]
0x45920	0xF89D100D  LDRB	R1, [SP, #13]
0x45924	0xF89D700C  LDRB	R7, [SP, #12]
0x45928	0xF8DD8008  LDR	R8, [SP, #8]
0x4592C	0xF8DD9004  LDR	R9, [SP, #4]
; state start address is: 12 (R3)
0x45930	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2013 :: 		
0x45932	0xF1B03FFF  CMP	R0, #-1
0x45936	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83487
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2014 :: 		
0x45938	0x20FF    MOVS	R0, #-1
0x4593A	0xB240    SXTB	R0, R0
0x4593C	0xE179    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83487:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2015 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; n83 start address is: 36 (R9)
; i start address is: 28 (R7)
0x4593E	0x2B01    CMP	R3, #1
0x45940	0xD120    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83488
;__Lib_FAT32_STM32_M3_M4_M7.c, 2016 :: 		
0x45942	0xF88D3004  STRB	R3, [SP, #4]
0x45946	0xF8CD9008  STR	R9, [SP, #8]
0x4594A	0xF8CD800C  STR	R8, [SP, #12]
0x4594E	0xF88D7010  STRB	R7, [SP, #16]
0x45952	0xF88D1011  STRB	R1, [SP, #17]
0x45956	0xF88D6012  STRB	R6, [SP, #18]
0x4595A	0x4640    MOV	R0, R8
0x4595C	0xF7FDFDEC  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x45960	0xF89D6012  LDRB	R6, [SP, #18]
0x45964	0xF89D1011  LDRB	R1, [SP, #17]
0x45968	0xF89D7010  LDRB	R7, [SP, #16]
0x4596C	0xF8DD800C  LDR	R8, [SP, #12]
0x45970	0xF8DD9008  LDR	R9, [SP, #8]
0x45974	0xF99D3004  LDRSB	R3, [SP, #4]
0x45978	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2017 :: 		
0x4597C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83489
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2018 :: 		
0x4597E	0xF99D0014  LDRSB	R0, [SP, #20]
0x45982	0xE156    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83489:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2019 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; n83 start address is: 36 (R9)
; i start address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83488:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
0x45984	0x1C76    ADDS	R6, R6, #1
0x45986	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2020 :: 		
0x45988	0xB258    SXTB	R0, R3
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x4598A	0xE779    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83482
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831323:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831322:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2021 :: 		
0x4598C	0x4644    MOV	R4, R8
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 0 (R0)
0x4598E	0xFA5FF881  UXTB	R8, R1
0x45992	0xB2F9    UXTB	R1, R7
0x45994	0x464F    MOV	R7, R9
0x45996	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83479
; i end address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831332:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2004 :: 		
0x45998	0x4644    MOV	R4, R8
0x4599A	0xFA5FF881  UXTB	R8, R1
0x4599E	0xB2F9    UXTB	R1, R7
0x459A0	0x464F    MOV	R7, R9
;__Lib_FAT32_STM32_M3_M4_M7.c, 2021 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83479:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2022 :: 		
; i start address is: 4 (R1)
; fn start address is: 16 (R4)
; n83 start address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 32 (R8)
0x459A2	0x2800    CMP	R0, #0
0x459A4	0xF0008098  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831333
; temp end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2023 :: 		
0x459A8	0x2902    CMP	R1, #2
0x459AA	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83491
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 start address is: 8 (R2)
0x459AC	0xB2CA    UXTB	R2, R1
; i end address is: 4 (R1)
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 end address is: 8 (R2)
0x459AE	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83492
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83491:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 start address is: 8 (R2)
0x459B0	0x2202    MOVS	R2, #2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83492:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x459B2	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2024 :: 		
0x459B4	0x18BB    ADDS	R3, R7, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 end address is: 8 (R2)
0x459B6	0x227E    MOVS	R2, #126
0x459B8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
; k start address is: 24 (R6)
0x459BA	0x2610    MOVS	R6, #16
; fn end address is: 16 (R4)
; temp end address is: 4 (R1)
; n83 end address is: 28 (R7)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
0x459BC	0x46A0    MOV	R8, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83493:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
0x459BE	0x4A9F    LDR	R2, [PC, #636]
0x459C0	0x4296    CMP	R6, R2
0x459C2	0xF3008083  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831325
0x459C6	0x2800    CMP	R0, #0
0x459C8	0xF0008080  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831324
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831284:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2026 :: 		
0x459CC	0x1C4A    ADDS	R2, R1, #1
0x459CE	0xB212    SXTH	R2, R2
0x459D0	0x18BB    ADDS	R3, R7, R2
0x459D2	0xF2427210  MOVW	R2, #10000
0x459D6	0xB212    SXTH	R2, R2
0x459D8	0xFB96F2F2  SDIV	R2, R6, R2
0x459DC	0xB212    SXTH	R2, R2
0x459DE	0x3230    ADDS	R2, #48
0x459E0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2027 :: 		
0x459E2	0x1C8A    ADDS	R2, R1, #2
0x459E4	0xB212    SXTH	R2, R2
0x459E6	0x18BD    ADDS	R5, R7, R2
0x459E8	0xF24032E8  MOVW	R2, #1000
0x459EC	0xB212    SXTH	R2, R2
0x459EE	0xFB96F4F2  SDIV	R4, R6, R2
0x459F2	0xB224    SXTH	R4, R4
0x459F4	0x230A    MOVS	R3, #10
0x459F6	0xB21B    SXTH	R3, R3
0x459F8	0xFB94F2F3  SDIV	R2, R4, R3
0x459FC	0xFB034212  MLS	R2, R3, R2, R4
0x45A00	0xB212    SXTH	R2, R2
0x45A02	0x3230    ADDS	R2, #48
0x45A04	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2028 :: 		
0x45A06	0x1CCA    ADDS	R2, R1, #3
0x45A08	0xB212    SXTH	R2, R2
0x45A0A	0x18BD    ADDS	R5, R7, R2
0x45A0C	0x2264    MOVS	R2, #100
0x45A0E	0xFBB6F4F2  UDIV	R4, R6, R2
0x45A12	0xB2E4    UXTB	R4, R4
0x45A14	0x230A    MOVS	R3, #10
0x45A16	0xFBB4F2F3  UDIV	R2, R4, R3
0x45A1A	0xFB034212  MLS	R2, R3, R2, R4
0x45A1E	0xB2D2    UXTB	R2, R2
0x45A20	0x3230    ADDS	R2, #48
0x45A22	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2029 :: 		
0x45A24	0x1D0A    ADDS	R2, R1, #4
0x45A26	0xB212    SXTH	R2, R2
0x45A28	0x18BD    ADDS	R5, R7, R2
0x45A2A	0x220A    MOVS	R2, #10
0x45A2C	0xFBB6F4F2  UDIV	R4, R6, R2
0x45A30	0xB2E4    UXTB	R4, R4
0x45A32	0x230A    MOVS	R3, #10
0x45A34	0xFBB4F2F3  UDIV	R2, R4, R3
0x45A38	0xFB034212  MLS	R2, R3, R2, R4
0x45A3C	0xB2D2    UXTB	R2, R2
0x45A3E	0x3230    ADDS	R2, #48
0x45A40	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2030 :: 		
0x45A42	0x1D4A    ADDS	R2, R1, #5
0x45A44	0xB212    SXTH	R2, R2
0x45A46	0x18BC    ADDS	R4, R7, R2
0x45A48	0x230A    MOVS	R3, #10
0x45A4A	0xFBB6F2F3  UDIV	R2, R6, R3
0x45A4E	0xFB036212  MLS	R2, R3, R2, R6
0x45A52	0xB2D2    UXTB	R2, R2
0x45A54	0x3230    ADDS	R2, #48
0x45A56	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2031 :: 		
0x45A58	0xF8CD8004  STR	R8, [SP, #4]
0x45A5C	0x9702    STR	R7, [SP, #8]
0x45A5E	0xF88D100C  STRB	R1, [SP, #12]
0x45A62	0xF88D600D  STRB	R6, [SP, #13]
0x45A66	0x2100    MOVS	R1, #0
0x45A68	0x4638    MOV	R0, R7
0x45A6A	0xF7FDFB17  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x45A6E	0xF89D600D  LDRB	R6, [SP, #13]
0x45A72	0xF89D100C  LDRB	R1, [SP, #12]
0x45A76	0x9F02    LDR	R7, [SP, #8]
0x45A78	0xF8DD8004  LDR	R8, [SP, #4]
; state start address is: 12 (R3)
0x45A7C	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2032 :: 		
0x45A7E	0xF1B03FFF  CMP	R0, #-1
0x45A82	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83498
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2033 :: 		
0x45A84	0x20FF    MOVS	R0, #-1
0x45A86	0xB240    SXTB	R0, R0
0x45A88	0xE0D3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83498:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2034 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
0x45A8A	0x2B01    CMP	R3, #1
0x45A8C	0xD11A    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83499
;__Lib_FAT32_STM32_M3_M4_M7.c, 2035 :: 		
0x45A8E	0xF88D3004  STRB	R3, [SP, #4]
0x45A92	0xF8CD8008  STR	R8, [SP, #8]
0x45A96	0x9703    STR	R7, [SP, #12]
0x45A98	0xF88D1010  STRB	R1, [SP, #16]
0x45A9C	0xF88D6011  STRB	R6, [SP, #17]
0x45AA0	0x4640    MOV	R0, R8
0x45AA2	0xF7FDFD49  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x45AA6	0xF89D6011  LDRB	R6, [SP, #17]
0x45AAA	0xF89D1010  LDRB	R1, [SP, #16]
0x45AAE	0x9F03    LDR	R7, [SP, #12]
0x45AB0	0xF8DD8008  LDR	R8, [SP, #8]
0x45AB4	0xF99D3004  LDRSB	R3, [SP, #4]
0x45AB8	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2036 :: 		
0x45ABC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83500
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2037 :: 		
0x45ABE	0xF99D0014  LDRSB	R0, [SP, #20]
0x45AC2	0xE0B6    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83500:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2038 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83499:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
0x45AC4	0x1C76    ADDS	R6, R6, #1
0x45AC6	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2039 :: 		
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x45AC8	0xB258    SXTB	R0, R3
0x45ACA	0xE778    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83493
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831325:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831324:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2040 :: 		
0x45ACC	0xF88D1004  STRB	R1, [SP, #4]
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 0 (R0)
0x45AD0	0x4641    MOV	R1, R8
0x45AD2	0xF89D8004  LDRB	R8, [SP, #4]
0x45AD6	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83490
; temp end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831333:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2022 :: 		
0x45AD8	0x4621    MOV	R1, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 2040 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83490:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2041 :: 		
; temp start address is: 32 (R8)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x45ADA	0x2800    CMP	R0, #0
0x45ADC	0xF000809D  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831334
;__Lib_FAT32_STM32_M3_M4_M7.c, 2042 :: 		
0x45AE0	0x1C7B    ADDS	R3, R7, #1
0x45AE2	0x227E    MOVS	R2, #126
0x45AE4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
; k start address is: 24 (R6)
0x45AE6	0x26A0    MOVS	R6, #160
; k end address is: 24 (R6)
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83502:
; k start address is: 24 (R6)
; fn start address is: 4 (R1)
; fn end address is: 4 (R1)
; n83 start address is: 28 (R7)
; n83 end address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 32 (R8)
; temp end address is: 32 (R8)
0x45AE8	0x4A55    LDR	R2, [PC, #340]
0x45AEA	0x4296    CMP	R6, R2
0x45AEC	0xF3008094  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831327
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x45AF0	0x2800    CMP	R0, #0
0x45AF2	0xF0008091  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831326
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831283:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2044 :: 		
0x45AF6	0xF1080202  ADD	R2, R8, #2
0x45AFA	0xB212    SXTH	R2, R2
0x45AFC	0x18BB    ADDS	R3, R7, R2
0x45AFE	0x4A51    LDR	R2, [PC, #324]
0x45B00	0xFB96F2F2  SDIV	R2, R6, R2
0x45B04	0x3230    ADDS	R2, #48
0x45B06	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2045 :: 		
0x45B08	0xF1080203  ADD	R2, R8, #3
0x45B0C	0xB212    SXTH	R2, R2
0x45B0E	0x18BD    ADDS	R5, R7, R2
0x45B10	0xF2427210  MOVW	R2, #10000
0x45B14	0xB212    SXTH	R2, R2
0x45B16	0xFB96F4F2  SDIV	R4, R6, R2
0x45B1A	0xB224    SXTH	R4, R4
0x45B1C	0x230A    MOVS	R3, #10
0x45B1E	0xB21B    SXTH	R3, R3
0x45B20	0xFB94F2F3  SDIV	R2, R4, R3
0x45B24	0xFB034212  MLS	R2, R3, R2, R4
0x45B28	0xB212    SXTH	R2, R2
0x45B2A	0x3230    ADDS	R2, #48
0x45B2C	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2046 :: 		
0x45B2E	0xF1080204  ADD	R2, R8, #4
0x45B32	0xB212    SXTH	R2, R2
0x45B34	0x18BD    ADDS	R5, R7, R2
0x45B36	0xF24032E8  MOVW	R2, #1000
0x45B3A	0xB212    SXTH	R2, R2
0x45B3C	0xFB96F4F2  SDIV	R4, R6, R2
0x45B40	0xB224    SXTH	R4, R4
0x45B42	0x230A    MOVS	R3, #10
0x45B44	0xB21B    SXTH	R3, R3
0x45B46	0xFB94F2F3  SDIV	R2, R4, R3
0x45B4A	0xFB034212  MLS	R2, R3, R2, R4
0x45B4E	0xB212    SXTH	R2, R2
0x45B50	0x3230    ADDS	R2, #48
0x45B52	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2047 :: 		
0x45B54	0xF1080205  ADD	R2, R8, #5
0x45B58	0xB212    SXTH	R2, R2
0x45B5A	0x18BD    ADDS	R5, R7, R2
0x45B5C	0x2264    MOVS	R2, #100
0x45B5E	0xFBB6F4F2  UDIV	R4, R6, R2
0x45B62	0xB2E4    UXTB	R4, R4
0x45B64	0x230A    MOVS	R3, #10
0x45B66	0xFBB4F2F3  UDIV	R2, R4, R3
0x45B6A	0xFB034212  MLS	R2, R3, R2, R4
0x45B6E	0xB2D2    UXTB	R2, R2
0x45B70	0x3230    ADDS	R2, #48
0x45B72	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2048 :: 		
0x45B74	0xF1080206  ADD	R2, R8, #6
0x45B78	0xB212    SXTH	R2, R2
0x45B7A	0x18BD    ADDS	R5, R7, R2
0x45B7C	0x220A    MOVS	R2, #10
0x45B7E	0xFBB6F4F2  UDIV	R4, R6, R2
0x45B82	0xB2E4    UXTB	R4, R4
0x45B84	0x230A    MOVS	R3, #10
0x45B86	0xFBB4F2F3  UDIV	R2, R4, R3
0x45B8A	0xFB034212  MLS	R2, R3, R2, R4
0x45B8E	0xB2D2    UXTB	R2, R2
0x45B90	0x3230    ADDS	R2, #48
0x45B92	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2049 :: 		
0x45B94	0xF1080207  ADD	R2, R8, #7
0x45B98	0xB212    SXTH	R2, R2
0x45B9A	0x18BC    ADDS	R4, R7, R2
0x45B9C	0x230A    MOVS	R3, #10
0x45B9E	0xFBB6F2F3  UDIV	R2, R6, R3
0x45BA2	0xFB036212  MLS	R2, R3, R2, R6
0x45BA6	0xB2D2    UXTB	R2, R2
0x45BA8	0x3230    ADDS	R2, #48
0x45BAA	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2050 :: 		
0x45BAC	0xF88D8004  STRB	R8, [SP, #4]
0x45BB0	0x9702    STR	R7, [SP, #8]
0x45BB2	0x9103    STR	R1, [SP, #12]
0x45BB4	0xF88D6010  STRB	R6, [SP, #16]
0x45BB8	0x2100    MOVS	R1, #0
0x45BBA	0x4638    MOV	R0, R7
0x45BBC	0xF7FDFA6E  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x45BC0	0xF89D6010  LDRB	R6, [SP, #16]
0x45BC4	0x9903    LDR	R1, [SP, #12]
0x45BC6	0x9F02    LDR	R7, [SP, #8]
0x45BC8	0xF89D8004  LDRB	R8, [SP, #4]
; state start address is: 12 (R3)
0x45BCC	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2051 :: 		
0x45BCE	0xF1B03FFF  CMP	R0, #-1
0x45BD2	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83507
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2052 :: 		
0x45BD4	0x20FF    MOVS	R0, #-1
0x45BD6	0xB240    SXTB	R0, R0
0x45BD8	0xE02B    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83507:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2053 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x45BDA	0x2B01    CMP	R3, #1
0x45BDC	0xD118    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83508
;__Lib_FAT32_STM32_M3_M4_M7.c, 2054 :: 		
0x45BDE	0xF88D3004  STRB	R3, [SP, #4]
0x45BE2	0xF88D8005  STRB	R8, [SP, #5]
0x45BE6	0x9702    STR	R7, [SP, #8]
0x45BE8	0x9103    STR	R1, [SP, #12]
0x45BEA	0xF88D6010  STRB	R6, [SP, #16]
0x45BEE	0x4608    MOV	R0, R1
0x45BF0	0xF7FDFCA2  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x45BF4	0xF89D6010  LDRB	R6, [SP, #16]
0x45BF8	0x9903    LDR	R1, [SP, #12]
0x45BFA	0x9F02    LDR	R7, [SP, #8]
0x45BFC	0xF89D8005  LDRB	R8, [SP, #5]
0x45C00	0xF99D3004  LDRSB	R3, [SP, #4]
0x45C04	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2055 :: 		
0x45C08	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83509
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2056 :: 		
0x45C0A	0xF99D0014  LDRSB	R0, [SP, #20]
0x45C0E	0xE010    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83509:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2057 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83508:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
0x45C10	0x1C76    ADDS	R6, R6, #1
0x45C12	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2058 :: 		
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x45C14	0xB258    SXTB	R0, R3
0x45C16	0xE767    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83502
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831327:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831326:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2059 :: 		
0x45C18	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83501
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831334:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2041 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 2059 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83501:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2060 :: 		
; state start address is: 0 (R0)
0x45C1A	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83510
; state end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2061 :: 		
0x45C1C	0x23BF    MOVS	R3, #-65
0x45C1E	0xB25B    SXTB	R3, R3
0x45C20	0x4A09    LDR	R2, [PC, #36]
0x45C22	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2062 :: 		
0x45C24	0x20FF    MOVS	R0, #-1
0x45C26	0xB240    SXTB	R0, R0
0x45C28	0xE003    B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 2063 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83510:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2064 :: 		
0x45C2A	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83511
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83422:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2065 :: 		
0x45C2C	0x20FF    MOVS	R0, #-1
0x45C2E	0xB240    SXTB	R0, R0
0x45C30	0xE7FF    B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 2066 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83511:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2067 :: 		
L_end_fileNameToName83:
0x45C32	0xF8DDE000  LDR	LR, [SP, #0]
0x45C36	0xB007    ADD	SP, SP, #28
0x45C38	0x4770    BX	LR
0x45C3A	0xBF00    NOP
0x45C3C	0x869F0001  	#99999
0x45C40	0x423F000F  	#999999
0x45C44	0x86A00001  	#100000
0x45C48	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_fileNameToName83
__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN:
;__Lib_FAT32_STM32_M3_M4_M7.c, 267 :: 		
; name start address is: 0 (R0)
0x42A5C	0xB082    SUB	SP, SP, #8
0x42A5E	0xF8CDE000  STR	LR, [SP, #0]
0x42A62	0x4681    MOV	R9, R0
; name end address is: 0 (R0)
; name start address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 274 :: 		
0x42A64	0x2101    MOVS	R1, #1
0x42A66	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 275 :: 		
0x42A6A	0x2100    MOVS	R1, #0
0x42A6C	0xF88D1005  STRB	R1, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 276 :: 		
0x42A70	0x2100    MOVS	R1, #0
0x42A72	0xF88D1006  STRB	R1, [SP, #6]
;__Lib_FAT32_STM32_M3_M4_M7.c, 277 :: 		
0x42A76	0x2100    MOVS	R1, #0
0x42A78	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 278 :: 		
; fullstop start address is: 32 (R8)
0x42A7C	0xF2400800  MOVW	R8, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 279 :: 		
; nameCount start address is: 28 (R7)
0x42A80	0x2700    MOVS	R7, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 280 :: 		
; exeCount start address is: 24 (R6)
0x42A82	0x2600    MOVS	R6, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 282 :: 		
0x42A84	0xF8991000  LDRB	R1, [R9, #0]
0x42A88	0xB931    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN40
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; nameCount end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 283 :: 		
0x42A8A	0x22C4    MOVS	R2, #-60
0x42A8C	0xB252    SXTB	R2, R2
0x42A8E	0x496A    LDR	R1, [PC, #424]
0x42A90	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 284 :: 		
0x42A92	0x20FF    MOVS	R0, #-1
0x42A94	0xB240    SXTB	R0, R0
0x42A96	0xE0CA    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 285 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN40:
;__Lib_FAT32_STM32_M3_M4_M7.c, 287 :: 		
; nameCount start address is: 28 (R7)
; name start address is: 36 (R9)
; fullstop start address is: 32 (R8)
; exeCount start address is: 24 (R6)
0x42A98	0x4648    MOV	R0, R9
0x42A9A	0xF004FE8D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 20 (R5)
0x42A9E	0xB245    SXTB	R5, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 288 :: 		
; i start address is: 8 (R2)
0x42AA0	0x2200    MOVS	R2, #0
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; i end address is: 8 (R2)
; nameCount end address is: 28 (R7)
0x42AA2	0xB2D4    UXTB	R4, R2
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN41:
; i start address is: 16 (R4)
; len start address is: 20 (R5)
; exeCount start address is: 24 (R6)
; nameCount start address is: 28 (R7)
; fullstop start address is: 32 (R8)
; name start address is: 36 (R9)
0x42AA4	0x4648    MOV	R0, R9
0x42AA6	0xF004FE87  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x42AAA	0x4284    CMP	R4, R0
0x42AAC	0xDA11    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN42
;__Lib_FAT32_STM32_M3_M4_M7.c, 289 :: 		
0x42AAE	0xEB090104  ADD	R1, R9, R4, LSL #0
0x42AB2	0x7809    LDRB	R1, [R1, #0]
0x42AB4	0xB2C8    UXTB	R0, R1
0x42AB6	0xF7FFFADB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter+0
0x42ABA	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN44
; i end address is: 16 (R4)
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; nameCount end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 290 :: 		
0x42ABC	0x22C3    MOVS	R2, #-61
0x42ABE	0xB252    SXTB	R2, R2
0x42AC0	0x495D    LDR	R1, [PC, #372]
0x42AC2	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 291 :: 		
0x42AC4	0x20FF    MOVS	R0, #-1
0x42AC6	0xB240    SXTB	R0, R0
0x42AC8	0xE0B1    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 292 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN44:
;__Lib_FAT32_STM32_M3_M4_M7.c, 288 :: 		
; nameCount start address is: 28 (R7)
; len start address is: 20 (R5)
; name start address is: 36 (R9)
; fullstop start address is: 32 (R8)
; exeCount start address is: 24 (R6)
; i start address is: 16 (R4)
0x42ACA	0x1C62    ADDS	R2, R4, #1
0x42ACC	0xB2D2    UXTB	R2, R2
; i end address is: 16 (R4)
; i start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 293 :: 		
; i end address is: 8 (R2)
0x42ACE	0xB2D4    UXTB	R4, R2
0x42AD0	0xE7E8    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN41
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN42:
;__Lib_FAT32_STM32_M3_M4_M7.c, 303 :: 		
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; nameCount end address is: 28 (R7)
0x42AD2	0xFA5FFB86  UXTB	R11, R6
0x42AD6	0xFA5FFA87  UXTB	R10, R7
0x42ADA	0x464C    MOV	R4, R9
0x42ADC	0xFA5FF988  UXTB	R9, R8
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN45:
; exeCount end address is: 24 (R6)
; name start address is: 16 (R4)
; fullstop start address is: 36 (R9)
; nameCount start address is: 40 (R10)
; exeCount start address is: 44 (R11)
; len start address is: 20 (R5)
0x42AE0	0x1E69    SUBS	R1, R5, #1
0x42AE2	0xB209    SXTH	R1, R1
0x42AE4	0x1861    ADDS	R1, R4, R1
0x42AE6	0x7809    LDRB	R1, [R1, #0]
0x42AE8	0x292E    CMP	R1, #46
0x42AEA	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN46
;__Lib_FAT32_STM32_M3_M4_M7.c, 304 :: 		
0x42AEC	0x1E69    SUBS	R1, R5, #1
; len end address is: 20 (R5)
; len start address is: 48 (R12)
0x42AEE	0xFA4FFC81  SXTB	R12, R1
0x42AF2	0xFA4FF58C  SXTB	R5, R12
; len end address is: 48 (R12)
0x42AF6	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN45
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN46:
;__Lib_FAT32_STM32_M3_M4_M7.c, 306 :: 		
; len start address is: 20 (R5)
0x42AF8	0x2D00    CMP	R5, #0
0x42AFA	0xDC06    BGT	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN47
; nameCount end address is: 40 (R10)
; exeCount end address is: 44 (R11)
; len end address is: 20 (R5)
; name end address is: 16 (R4)
; fullstop end address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 307 :: 		
0x42AFC	0x22E2    MOVS	R2, #-30
0x42AFE	0xB252    SXTB	R2, R2
0x42B00	0x494D    LDR	R1, [PC, #308]
0x42B02	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 308 :: 		
0x42B04	0x20FF    MOVS	R0, #-1
0x42B06	0xB240    SXTB	R0, R0
0x42B08	0xE091    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 309 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN47:
;__Lib_FAT32_STM32_M3_M4_M7.c, 311 :: 		
; fullstop start address is: 36 (R9)
; name start address is: 16 (R4)
; len start address is: 20 (R5)
; exeCount start address is: 44 (R11)
; nameCount start address is: 40 (R10)
0x42B0A	0x4620    MOV	R0, R4
0x42B0C	0xF004FE54  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x42B10	0x4285    CMP	R5, R0
0x42B12	0xDA02    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN48
;__Lib_FAT32_STM32_M3_M4_M7.c, 312 :: 		
0x42B14	0x1962    ADDS	R2, R4, R5
0x42B16	0x2100    MOVS	R1, #0
0x42B18	0x7011    STRB	R1, [R2, #0]
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN48:
;__Lib_FAT32_STM32_M3_M4_M7.c, 315 :: 		
; i start address is: 28 (R7)
0x42B1A	0x2700    MOVS	R7, #0
; nameCount end address is: 40 (R10)
; exeCount end address is: 44 (R11)
; len end address is: 20 (R5)
; i end address is: 28 (R7)
; name end address is: 16 (R4)
; fullstop end address is: 36 (R9)
0x42B1C	0xB26B    SXTB	R3, R5
0x42B1E	0xFA5FF58B  UXTB	R5, R11
0x42B22	0x46A3    MOV	R11, R4
0x42B24	0xFA5FF68A  UXTB	R6, R10
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN49:
; i start address is: 28 (R7)
; len start address is: 12 (R3)
; exeCount start address is: 20 (R5)
; nameCount start address is: 24 (R6)
; fullstop start address is: 36 (R9)
; name start address is: 44 (R11)
0x42B28	0x429F    CMP	R7, R3
0x42B2A	0xDA0F    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN50
;__Lib_FAT32_STM32_M3_M4_M7.c, 316 :: 		
0x42B2C	0xEB0B0107  ADD	R1, R11, R7, LSL #0
0x42B30	0x7809    LDRB	R1, [R1, #0]
0x42B32	0xB2C8    UXTB	R0, R1
0x42B34	0xF7FEFF88  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x42B38	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN52
; i end address is: 28 (R7)
; name end address is: 44 (R11)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 317 :: 		
0x42B3A	0x2001    MOVS	R0, #1
0x42B3C	0xB240    SXTB	R0, R0
0x42B3E	0xE076    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN52:
;__Lib_FAT32_STM32_M3_M4_M7.c, 315 :: 		
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; name start address is: 44 (R11)
; i start address is: 28 (R7)
0x42B40	0x1C79    ADDS	R1, R7, #1
; i end address is: 28 (R7)
; i start address is: 48 (R12)
0x42B42	0xFA5FFC81  UXTB	R12, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 318 :: 		
; i end address is: 48 (R12)
0x42B46	0xFA5FF78C  UXTB	R7, R12
0x42B4A	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN49
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN50:
;__Lib_FAT32_STM32_M3_M4_M7.c, 323 :: 		
0x42B4C	0x2B0C    CMP	R3, #12
0x42B4E	0xDD02    BLE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN53
; name end address is: 44 (R11)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 324 :: 		
0x42B50	0x2001    MOVS	R0, #1
0x42B52	0xB240    SXTB	R0, R0
0x42B54	0xE06B    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN53:
;__Lib_FAT32_STM32_M3_M4_M7.c, 326 :: 		
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; i start address is: 8 (R2)
; name start address is: 44 (R11)
0x42B56	0x2200    MOVS	R2, #0
; name end address is: 44 (R11)
; i end address is: 8 (R2)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
0x42B58	0x465C    MOV	R4, R11
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN54:
; name start address is: 16 (R4)
; i start address is: 8 (R2)
; name start address is: 16 (R4)
; name end address is: 16 (R4)
; fullstop start address is: 36 (R9)
; nameCount start address is: 24 (R6)
; exeCount start address is: 20 (R5)
; len start address is: 12 (R3)
0x42B5A	0x429A    CMP	R2, R3
0x42B5C	0xDA4E    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN55
; name end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 327 :: 		
; name start address is: 16 (R4)
0x42B5E	0x18A1    ADDS	R1, R4, R2
0x42B60	0x7809    LDRB	R1, [R1, #0]
0x42B62	0xB2C8    UXTB	R0, R1
0x42B64	0xF7FDFE20  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x42B68	0xB118    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN57
;__Lib_FAT32_STM32_M3_M4_M7.c, 328 :: 		
0x42B6A	0x2101    MOVS	R1, #1
0x42B6C	0xF88D1005  STRB	R1, [SP, #5]
0x42B70	0xE02D    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN58
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN57:
;__Lib_FAT32_STM32_M3_M4_M7.c, 329 :: 		
0x42B72	0x18A1    ADDS	R1, R4, R2
0x42B74	0x7809    LDRB	R1, [R1, #0]
0x42B76	0xB2C8    UXTB	R0, R1
0x42B78	0xF7FDFE0A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isupper+0
0x42B7C	0xB118    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN59
;__Lib_FAT32_STM32_M3_M4_M7.c, 330 :: 		
0x42B7E	0x2101    MOVS	R1, #1
0x42B80	0xF88D1006  STRB	R1, [SP, #6]
0x42B84	0xE023    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN60
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN59:
;__Lib_FAT32_STM32_M3_M4_M7.c, 331 :: 		
0x42B86	0x18A1    ADDS	R1, R4, R2
0x42B88	0x7809    LDRB	R1, [R1, #0]
0x42B8A	0x292E    CMP	R1, #46
0x42B8C	0xD11F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN61
;__Lib_FAT32_STM32_M3_M4_M7.c, 332 :: 		
0x42B8E	0xF1B90F00  CMP	R9, #0
0x42B92	0xD119    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN62
; fullstop end address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 333 :: 		
0x42B94	0xF89D1005  LDRB	R1, [SP, #5]
0x42B98	0xB129    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1193
0x42B9A	0xF89D1006  LDRB	R1, [SP, #6]
0x42B9E	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1192
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1191:
;__Lib_FAT32_STM32_M3_M4_M7.c, 334 :: 		
0x42BA0	0x2101    MOVS	R1, #1
0x42BA2	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 333 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1193:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1192:
;__Lib_FAT32_STM32_M3_M4_M7.c, 335 :: 		
; fullstop start address is: 36 (R9)
0x42BA6	0xF2400901  MOVW	R9, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 336 :: 		
0x42BAA	0x2100    MOVS	R1, #0
0x42BAC	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 337 :: 		
0x42BB0	0x2100    MOVS	R1, #0
0x42BB2	0xF88D1005  STRB	R1, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 338 :: 		
0x42BB6	0x2100    MOVS	R1, #0
0x42BB8	0xF88D1006  STRB	R1, [SP, #6]
;__Lib_FAT32_STM32_M3_M4_M7.c, 339 :: 		
0x42BBC	0xFA5FF885  UXTB	R8, R5
; i end address is: 8 (R2)
; name end address is: 16 (R4)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
0x42BC0	0xB2F7    UXTB	R7, R6
0x42BC2	0xFA5FF089  UXTB	R0, R9
0x42BC6	0xE011    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN56
;__Lib_FAT32_STM32_M3_M4_M7.c, 340 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN62:
;__Lib_FAT32_STM32_M3_M4_M7.c, 341 :: 		
0x42BC8	0x2001    MOVS	R0, #1
0x42BCA	0xB240    SXTB	R0, R0
0x42BCC	0xE02F    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 342 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN61:
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; name start address is: 16 (R4)
; i start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN60:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN58:
;__Lib_FAT32_STM32_M3_M4_M7.c, 344 :: 		
0x42BCE	0xF89D1004  LDRB	R1, [SP, #4]
0x42BD2	0xB119    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN67
;__Lib_FAT32_STM32_M3_M4_M7.c, 345 :: 		
0x42BD4	0x1C71    ADDS	R1, R6, #1
; nameCount end address is: 24 (R6)
; nameCount start address is: 0 (R0)
0x42BD6	0xB2C8    UXTB	R0, R1
0x42BD8	0xB2C1    UXTB	R1, R0
; nameCount end address is: 0 (R0)
0x42BDA	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN68
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN67:
;__Lib_FAT32_STM32_M3_M4_M7.c, 347 :: 		
; nameCount start address is: 24 (R6)
0x42BDC	0x1C6D    ADDS	R5, R5, #1
0x42BDE	0xB2ED    UXTB	R5, R5
; nameCount end address is: 24 (R6)
; exeCount end address is: 20 (R5)
0x42BE0	0xB2F1    UXTB	R1, R6
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN68:
;__Lib_FAT32_STM32_M3_M4_M7.c, 348 :: 		
; exeCount start address is: 20 (R5)
; nameCount start address is: 4 (R1)
0x42BE2	0xFA5FF885  UXTB	R8, R5
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
; nameCount end address is: 4 (R1)
0x42BE6	0xB2CF    UXTB	R7, R1
0x42BE8	0xFA5FF089  UXTB	R0, R9
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN56:
;__Lib_FAT32_STM32_M3_M4_M7.c, 326 :: 		
; fullstop start address is: 0 (R0)
; nameCount start address is: 28 (R7)
; exeCount start address is: 32 (R8)
0x42BEC	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 348 :: 		
; name end address is: 16 (R4)
; len end address is: 12 (R3)
; fullstop end address is: 0 (R0)
; nameCount end address is: 28 (R7)
; exeCount end address is: 32 (R8)
; i end address is: 4 (R1)
0x42BEE	0xFA5FF588  UXTB	R5, R8
0x42BF2	0xB2FE    UXTB	R6, R7
0x42BF4	0xFA5FF980  UXTB	R9, R0
0x42BF8	0xB2CA    UXTB	R2, R1
0x42BFA	0xE7AE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN54
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN55:
;__Lib_FAT32_STM32_M3_M4_M7.c, 350 :: 		
; exeCount start address is: 20 (R5)
; nameCount start address is: 24 (R6)
0x42BFC	0xF89D1005  LDRB	R1, [SP, #5]
0x42C00	0xB129    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1195
0x42C02	0xF89D1006  LDRB	R1, [SP, #6]
0x42C06	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1194
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1190:
;__Lib_FAT32_STM32_M3_M4_M7.c, 351 :: 		
0x42C08	0x2101    MOVS	R1, #1
0x42C0A	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 350 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1195:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1194:
;__Lib_FAT32_STM32_M3_M4_M7.c, 353 :: 		
0x42C0E	0x2E08    CMP	R6, #8
0x42C10	0xD802    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1197
; nameCount end address is: 24 (R6)
0x42C12	0x2D03    CMP	R5, #3
0x42C14	0xD800    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1196
; exeCount end address is: 20 (R5)
0x42C16	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN74
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1197:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1196:
;__Lib_FAT32_STM32_M3_M4_M7.c, 354 :: 		
0x42C18	0x2001    MOVS	R0, #1
0x42C1A	0xB240    SXTB	R0, R0
0x42C1C	0xE007    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN74:
;__Lib_FAT32_STM32_M3_M4_M7.c, 356 :: 		
0x42C1E	0xF89D1007  LDRB	R1, [SP, #7]
0x42C22	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN75
;__Lib_FAT32_STM32_M3_M4_M7.c, 357 :: 		
0x42C24	0x2002    MOVS	R0, #2
0x42C26	0xB240    SXTB	R0, R0
0x42C28	0xE001    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN75:
;__Lib_FAT32_STM32_M3_M4_M7.c, 359 :: 		
0x42C2A	0x2000    MOVS	R0, #0
0x42C2C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 360 :: 		
L_end_alt_isLFN:
0x42C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x42C32	0xB002    ADD	SP, SP, #8
0x42C34	0x4770    BX	LR
0x42C36	0xBF00    NOP
0x42C38	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLFN
__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter:
;__Lib_FAT32_STM32_M3_M4_M7.c, 263 :: 		
; character start address is: 0 (R0)
0x42070	0xB081    SUB	SP, SP, #4
0x42072	0xF8CDE000  STR	LR, [SP, #0]
0x42076	0xB2C3    UXTB	R3, R0
; character end address is: 0 (R0)
; character start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 264 :: 		
0x42078	0xB2D8    UXTB	R0, R3
0x4207A	0xF7FFFBED  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x4207E	0xB928    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39
0x42080	0xB2D8    UXTB	R0, R3
; character end address is: 12 (R3)
0x42082	0xF7FFFCE1  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x42086	0xB908    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39
0x42088	0x2100    MOVS	R1, #0
0x4208A	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter38
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39:
0x4208C	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter38:
0x4208E	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 265 :: 		
L_end_alt_isLfnCharacter:
0x42090	0xF8DDE000  LDR	LR, [SP, #0]
0x42094	0xB001    ADD	SP, SP, #4
0x42096	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter
__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific:
;__Lib_FAT32_STM32_M3_M4_M7.c, 250 :: 		
; character start address is: 0 (R0)
0x41A48	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 252 :: 		
; i start address is: 8 (R2)
0x41A4A	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific32:
; i start address is: 8 (R2)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x41A4C	0x2A08    CMP	R2, #8
0x41A4E	0xD209    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific33
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 253 :: 		
; character start address is: 0 (R0)
0x41A50	0x4906    LDR	R1, [PC, #24]
0x41A52	0x1889    ADDS	R1, R1, R2
0x41A54	0x7809    LDRB	R1, [R1, #0]
0x41A56	0x4281    CMP	R1, R0
0x41A58	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific35
; character end address is: 0 (R0)
; i end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 254 :: 		
0x41A5A	0x2001    MOVS	R0, #1
0x41A5C	0xE003    B	L_end_alt_isLfnSpecific
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific35:
;__Lib_FAT32_STM32_M3_M4_M7.c, 252 :: 		
; i start address is: 8 (R2)
; character start address is: 0 (R0)
0x41A5E	0x1C52    ADDS	R2, R2, #1
0x41A60	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 254 :: 		
; character end address is: 0 (R0)
; i end address is: 8 (R2)
0x41A62	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific32
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific33:
;__Lib_FAT32_STM32_M3_M4_M7.c, 255 :: 		
0x41A64	0x2000    MOVS	R0, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 256 :: 		
L_end_alt_isLfnSpecific:
0x41A66	0xB001    ADD	SP, SP, #4
0x41A68	0x4770    BX	LR
0x41A6A	0xBF00    NOP
0x41A6C	0x88780004  	__Lib_FAT32_STM32_M3_M4_M7_lfnSpecific+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific
__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1768 :: 		
0x4309C	0xB086    SUB	SP, SP, #24
0x4309E	0xF8CDE000  STR	LR, [SP, #0]
0x430A2	0x9004    STR	R0, [SP, #16]
0x430A4	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1780 :: 		
0x430A6	0x4A44    LDR	R2, [PC, #272]
0x430A8	0x6812    LDR	R2, [R2, #0]
0x430AA	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1781 :: 		
0x430AC	0x2300    MOVS	R3, #0
0x430AE	0x4A43    LDR	R2, [PC, #268]
0x430B0	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1786 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status371:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1788 :: 		
0x430B2	0x4A43    LDR	R2, [PC, #268]
0x430B4	0x6813    LDR	R3, [R2, #0]
0x430B6	0x9A01    LDR	R2, [SP, #4]
0x430B8	0x429A    CMP	R2, R3
0x430BA	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1282
0x430BC	0x4A41    LDR	R2, [PC, #260]
0x430BE	0x6813    LDR	R3, [R2, #0]
0x430C0	0x9A01    LDR	R2, [SP, #4]
0x430C2	0x429A    CMP	R2, R3
0x430C4	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1281
0x430C6	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status375
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1282:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1281:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1789 :: 		
0x430C8	0x23F4    MOVS	R3, #-12
0x430CA	0xB25B    SXTB	R3, R3
0x430CC	0x4A3E    LDR	R2, [PC, #248]
0x430CE	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1790 :: 		
0x430D0	0x20FF    MOVS	R0, #-1
0x430D2	0xB240    SXTB	R0, R0
0x430D4	0xE06C    B	L_end_FAT32_Status
;__Lib_FAT32_STM32_M3_M4_M7.c, 1791 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status375:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1793 :: 		
0x430D6	0x4A3D    LDR	R2, [PC, #244]
0x430D8	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1795 :: 		
0x430DA	0x9801    LDR	R0, [SP, #4]
0x430DC	0xF002FDF6  BL	_FAT32_ClustToSect+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1796 :: 		
0x430E0	0xF002FE08  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x430E4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status376
;__Lib_FAT32_STM32_M3_M4_M7.c, 1797 :: 		
0x430E6	0x20FF    MOVS	R0, #-1
0x430E8	0xB240    SXTB	R0, R0
0x430EA	0xE061    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status376:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1800 :: 		
0x430EC	0x2200    MOVS	R2, #0
0x430EE	0x9202    STR	R2, [SP, #8]
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status377:
0x430F0	0x4A37    LDR	R2, [PC, #220]
0x430F2	0x6813    LDR	R3, [R2, #0]
0x430F4	0x9A02    LDR	R2, [SP, #8]
0x430F6	0x429A    CMP	R2, R3
0x430F8	0xD248    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status378
;__Lib_FAT32_STM32_M3_M4_M7.c, 1802 :: 		
0x430FA	0x4A36    LDR	R2, [PC, #216]
0x430FC	0x6813    LDR	R3, [R2, #0]
0x430FE	0x9A03    LDR	R2, [SP, #12]
0x43100	0x429A    CMP	R2, R3
0x43102	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status380
;__Lib_FAT32_STM32_M3_M4_M7.c, 1803 :: 		
0x43104	0x4A31    LDR	R2, [PC, #196]
0x43106	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1804 :: 		
0x43108	0xF002F884  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x4310C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status381
;__Lib_FAT32_STM32_M3_M4_M7.c, 1805 :: 		
0x4310E	0x20FF    MOVS	R0, #-1
0x43110	0xB240    SXTB	R0, R0
0x43112	0xE04D    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status381:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1806 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status380:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1809 :: 		
0x43114	0x220B    MOVS	R2, #11
0x43116	0xB212    SXTH	R2, R2
0x43118	0x9904    LDR	R1, [SP, #16]
0x4311A	0x9803    LDR	R0, [SP, #12]
0x4311C	0xF7FEFFCC  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp+0
0x43120	0x2800    CMP	R0, #0
0x43122	0xD128    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status382
;__Lib_FAT32_STM32_M3_M4_M7.c, 1810 :: 		
0x43124	0xF7FEF866  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x43128	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status383
;__Lib_FAT32_STM32_M3_M4_M7.c, 1811 :: 		
0x4312A	0x20FF    MOVS	R0, #-1
0x4312C	0xB240    SXTB	R0, R0
0x4312E	0xE03F    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status383:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1814 :: 		
0x43130	0x9A05    LDR	R2, [SP, #20]
0x43132	0xB1BA    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status384
;__Lib_FAT32_STM32_M3_M4_M7.c, 1815 :: 		
0x43134	0x4A21    LDR	R2, [PC, #132]
0x43136	0x6813    LDR	R3, [R2, #0]
0x43138	0x4A1F    LDR	R2, [PC, #124]
0x4313A	0x6812    LDR	R2, [R2, #0]
0x4313C	0x9905    LDR	R1, [SP, #20]
0x4313E	0x9803    LDR	R0, [SP, #12]
0x43140	0xF002F89C  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt+0
0x43144	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status385
;__Lib_FAT32_STM32_M3_M4_M7.c, 1816 :: 		
0x43146	0x20FF    MOVS	R0, #-1
0x43148	0xB240    SXTB	R0, R0
0x4314A	0xE031    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status385:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1817 :: 		
0x4314C	0x9A05    LDR	R2, [SP, #20]
0x4314E	0xF5027384  ADD	R3, R2, #264
0x43152	0x4A19    LDR	R2, [PC, #100]
0x43154	0x6812    LDR	R2, [R2, #0]
0x43156	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1818 :: 		
0x43158	0x9A05    LDR	R2, [SP, #20]
0x4315A	0xF5027386  ADD	R3, R2, #268
0x4315E	0x4A17    LDR	R2, [PC, #92]
0x43160	0x6812    LDR	R2, [R2, #0]
0x43162	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1819 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status384:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1822 :: 		
0x43164	0x9803    LDR	R0, [SP, #12]
0x43166	0xF001FFEB  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1823 :: 		
0x4316A	0x9803    LDR	R0, [SP, #12]
0x4316C	0xF001FF8E  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1825 :: 		
0x43170	0x2001    MOVS	R0, #1
0x43172	0xB240    SXTB	R0, R0
0x43174	0xE01C    B	L_end_FAT32_Status
;__Lib_FAT32_STM32_M3_M4_M7.c, 1826 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status382:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1827 :: 		
0x43176	0x9A03    LDR	R2, [SP, #12]
0x43178	0x3220    ADDS	R2, #32
0x4317A	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1800 :: 		
0x4317C	0x9A02    LDR	R2, [SP, #8]
0x4317E	0x1C52    ADDS	R2, R2, #1
0x43180	0x9202    STR	R2, [SP, #8]
0x43182	0x4B0E    LDR	R3, [PC, #56]
0x43184	0x681A    LDR	R2, [R3, #0]
0x43186	0x1C52    ADDS	R2, R2, #1
0x43188	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1828 :: 		
0x4318A	0xE7B1    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status377
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status378:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1831 :: 		
0x4318C	0xF7FEF832  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x43190	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status386
;__Lib_FAT32_STM32_M3_M4_M7.c, 1832 :: 		
0x43192	0x20FF    MOVS	R0, #-1
0x43194	0xB240    SXTB	R0, R0
0x43196	0xE00B    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status386:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1834 :: 		
0x43198	0x9801    LDR	R0, [SP, #4]
0x4319A	0xF002FD57  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x4319E	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1835 :: 		
0x431A0	0xF06F4270  MVN	R2, #-268435456
0x431A4	0x4290    CMP	R0, R2
0x431A6	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status387
;__Lib_FAT32_STM32_M3_M4_M7.c, 1836 :: 		
0x431A8	0x2000    MOVS	R0, #0
0x431AA	0xB240    SXTB	R0, R0
0x431AC	0xE000    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status387:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1837 :: 		
0x431AE	0xE780    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status371
;__Lib_FAT32_STM32_M3_M4_M7.c, 1838 :: 		
L_end_FAT32_Status:
0x431B0	0xF8DDE000  LDR	LR, [SP, #0]
0x431B4	0xB006    ADD	SP, SP, #24
0x431B6	0x4770    BX	LR
0x431B8	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x431BC	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x431C0	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x431C4	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x431C8	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x431CC	0x06F82000  	_f32_sector+4
0x431D0	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x431D4	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_Status
__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp:
;__Lib_FAT32_STM32_M3_M4_M7.c, 165 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x420B8	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x420BA	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x420BE	0x4602    MOV	R2, R0
0x420C0	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 166 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x420C4	0xB204    SXTH	R4, R0
0x420C6	0x1E43    SUBS	R3, R0, #1
0x420C8	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x420CA	0xB15C    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp5
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 167 :: 		
; n start address is: 0 (R0)
0x420CC	0x7814    LDRB	R4, [R2, #0]
0x420CE	0x780B    LDRB	R3, [R1, #0]
0x420D0	0x429C    CMP	R4, R3
0x420D2	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp6
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 168 :: 		
0x420D4	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x420D6	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x420D8	0x1AE3    SUB	R3, R4, R3
0x420DA	0xB218    SXTH	R0, R3
0x420DC	0xE004    B	L_end_alt_memcmp
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp6:
;__Lib_FAT32_STM32_M3_M4_M7.c, 172 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x420DE	0x1C52    ADDS	R2, R2, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 173 :: 		
0x420E0	0x1C49    ADDS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 174 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x420E2	0xE7EF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp4
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp5:
;__Lib_FAT32_STM32_M3_M4_M7.c, 175 :: 		
0x420E4	0x2000    MOVS	R0, #0
0x420E6	0xB200    SXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 176 :: 		
L_end_alt_memcmp:
0x420E8	0xB001    ADD	SP, SP, #4
0x420EA	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memcmp
__Lib_FAT32_STM32_M3_M4_M7_isNotToLong:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2532 :: 		
; len start address is: 0 (R0)
0x43E28	0xB081    SUB	SP, SP, #4
; len end address is: 0 (R0)
; len start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2534 :: 		
0x43E2A	0x4909    LDR	R1, [PC, #36]
0x43E2C	0x8809    LDRH	R1, [R1, #0]
0x43E2E	0x1841    ADDS	R1, R0, R1
0x43E30	0xB289    UXTH	R1, R1
; len end address is: 0 (R0)
0x43E32	0xF5B17F87  CMP	R1, #270
0x43E36	0xD906    BLS	L___Lib_FAT32_STM32_M3_M4_M7_isNotToLong617
;__Lib_FAT32_STM32_M3_M4_M7.c, 2535 :: 		
0x43E38	0x22BE    MOVS	R2, #-66
0x43E3A	0xB252    SXTB	R2, R2
0x43E3C	0x4905    LDR	R1, [PC, #20]
0x43E3E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2536 :: 		
0x43E40	0x20FF    MOVS	R0, #-1
0x43E42	0xB240    SXTB	R0, R0
0x43E44	0xE001    B	L_end_isNotToLong
;__Lib_FAT32_STM32_M3_M4_M7.c, 2537 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_isNotToLong617:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2539 :: 		
0x43E46	0x2000    MOVS	R0, #0
0x43E48	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2540 :: 		
L_end_isNotToLong:
0x43E4A	0xB001    ADD	SP, SP, #4
0x43E4C	0x4770    BX	LR
0x43E4E	0xBF00    NOP
0x43E50	0x0A5E2000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+270
0x43E54	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_isNotToLong
__Lib_FAT32_STM32_M3_M4_M7_LE_needNodes:
;__Lib_FAT32_STM32_M3_M4_M7.c, 638 :: 		
; fn start address is: 0 (R0)
0x440A4	0xB081    SUB	SP, SP, #4
0x440A6	0xF8CDE000  STR	LR, [SP, #0]
0x440AA	0x4604    MOV	R4, R0
; fn end address is: 0 (R0)
; fn start address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 639 :: 		
0x440AC	0x4620    MOV	R0, R4
0x440AE	0xF003FB83  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x440B2	0x2808    CMP	R0, #8
0x440B4	0xDC01    BGT	L___Lib_FAT32_STM32_M3_M4_M7_LE_needNodes132
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 640 :: 		
0x440B6	0x2001    MOVS	R0, #1
0x440B8	0xE00B    B	L_end_LE_needNodes
L___Lib_FAT32_STM32_M3_M4_M7_LE_needNodes132:
;__Lib_FAT32_STM32_M3_M4_M7.c, 641 :: 		
; fn start address is: 16 (R4)
0x440BA	0x4620    MOV	R0, R4
; fn end address is: 16 (R4)
0x440BC	0xF003FB7C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x440C0	0x1E42    SUBS	R2, R0, #1
0x440C2	0xB212    SXTH	R2, R2
0x440C4	0x210D    MOVS	R1, #13
0x440C6	0xB209    SXTH	R1, R1
0x440C8	0xFB92F1F1  SDIV	R1, R2, R1
0x440CC	0xB209    SXTH	R1, R1
0x440CE	0x1C49    ADDS	R1, R1, #1
0x440D0	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 642 :: 		
L_end_LE_needNodes:
0x440D2	0xF8DDE000  LDR	LR, [SP, #0]
0x440D6	0xB001    ADD	SP, SP, #4
0x440D8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_needNodes
__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2298 :: 		
0x43E84	0xB08C    SUB	SP, SP, #48
0x43E86	0xF8CDE000  STR	LR, [SP, #0]
0x43E8A	0xF88D0024  STRB	R0, [SP, #36]
0x43E8E	0x910A    STR	R1, [SP, #40]
0x43E90	0x920B    STR	R2, [SP, #44]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2306 :: 		
0x43E92	0x4B6A    LDR	R3, [PC, #424]
0x43E94	0x681B    LDR	R3, [R3, #0]
0x43E96	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2307 :: 		
0x43E98	0x2300    MOVS	R3, #0
0x43E9A	0xF88D3020  STRB	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2309 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes563:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2311 :: 		
0x43E9E	0x4B68    LDR	R3, [PC, #416]
0x43EA0	0x681C    LDR	R4, [R3, #0]
0x43EA2	0x9B04    LDR	R3, [SP, #16]
0x43EA4	0x42A3    CMP	R3, R4
0x43EA6	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1343
0x43EA8	0x4B66    LDR	R3, [PC, #408]
0x43EAA	0x681C    LDR	R4, [R3, #0]
0x43EAC	0x9B04    LDR	R3, [SP, #16]
0x43EAE	0x42A3    CMP	R3, R4
0x43EB0	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1342
0x43EB2	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes567
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1343:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1342:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2312 :: 		
0x43EB4	0x24F4    MOVS	R4, #-12
0x43EB6	0xB264    SXTB	R4, R4
0x43EB8	0x4B63    LDR	R3, [PC, #396]
0x43EBA	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2313 :: 		
0x43EBC	0x20FF    MOVS	R0, #-1
0x43EBE	0xB240    SXTB	R0, R0
0x43EC0	0xE0B8    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2314 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes567:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2316 :: 		
; pDE start address is: 8 (R2)
0x43EC2	0x4A62    LDR	R2, [PC, #392]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2318 :: 		
0x43EC4	0x9201    STR	R2, [SP, #4]
0x43EC6	0x9804    LDR	R0, [SP, #16]
0x43EC8	0xF001FF00  BL	_FAT32_ClustToSect+0
0x43ECC	0x9007    STR	R0, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2320 :: 		
0x43ECE	0xF7FDFE0B  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x43ED2	0x9A01    LDR	R2, [SP, #4]
0x43ED4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes568
; pDE end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2321 :: 		
0x43ED6	0x20FF    MOVS	R0, #-1
0x43ED8	0xB240    SXTB	R0, R0
0x43EDA	0xE0AB    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2322 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes568:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2324 :: 		
; pDE start address is: 8 (R2)
; ent start address is: 4 (R1)
0x43EDC	0x2100    MOVS	R1, #0
; ent end address is: 4 (R1)
; pDE end address is: 8 (R2)
0x43EDE	0x4690    MOV	R8, R2
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes569:
; ent start address is: 4 (R1)
; pDE start address is: 32 (R8)
0x43EE0	0x4B5B    LDR	R3, [PC, #364]
0x43EE2	0x681B    LDR	R3, [R3, #0]
0x43EE4	0x4299    CMP	R1, R3
0x43EE6	0xD24D    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes570
;__Lib_FAT32_STM32_M3_M4_M7.c, 2326 :: 		
0x43EE8	0x4B5A    LDR	R3, [PC, #360]
0x43EEA	0x681B    LDR	R3, [R3, #0]
0x43EEC	0x4598    CMP	R8, R3
0x43EEE	0xD110    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1348
; pDE end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2327 :: 		
0x43EF0	0x9B07    LDR	R3, [SP, #28]
0x43EF2	0x1C5B    ADDS	R3, R3, #1
0x43EF4	0x9307    STR	R3, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2328 :: 		
; pDE start address is: 8 (R2)
0x43EF6	0x4A55    LDR	R2, [PC, #340]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2329 :: 		
0x43EF8	0x9201    STR	R2, [SP, #4]
0x43EFA	0x9102    STR	R1, [SP, #8]
0x43EFC	0x4618    MOV	R0, R3
0x43EFE	0xF7FDFDF3  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x43F02	0x9902    LDR	R1, [SP, #8]
0x43F04	0x9A01    LDR	R2, [SP, #4]
0x43F06	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes573
; ent end address is: 4 (R1)
; pDE end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2330 :: 		
0x43F08	0x20FF    MOVS	R0, #-1
0x43F0A	0xB240    SXTB	R0, R0
0x43F0C	0xE092    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2331 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes573:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2332 :: 		
; pDE start address is: 8 (R2)
0x43F0E	0x4610    MOV	R0, R2
; pDE end address is: 8 (R2)
; ent start address is: 4 (R1)
0x43F10	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes572
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1348:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2326 :: 		
0x43F12	0x4640    MOV	R0, R8
;__Lib_FAT32_STM32_M3_M4_M7.c, 2332 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes572:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2335 :: 		
; pDE start address is: 0 (R0)
0x43F14	0x7803    LDRB	R3, [R0, #0]
0x43F16	0x2BE5    CMP	R3, #229
0x43F18	0xD003    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1345
0x43F1A	0x7803    LDRB	R3, [R0, #0]
0x43F1C	0x2B20    CMP	R3, #32
0x43F1E	0xD300    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1344
0x43F20	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1338
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1345:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1344:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2336 :: 		
0x43F22	0x7803    LDRB	R3, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2338 :: 		
0x43F24	0x2B14    CMP	R3, #20
0x43F26	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1347
;__Lib_FAT32_STM32_M3_M4_M7.c, 2337 :: 		
0x43F28	0xF200030B  ADDW	R3, R0, #11
0x43F2C	0x781B    LDRB	R3, [R3, #0]
0x43F2E	0xF003033F  AND	R3, R3, #63
0x43F32	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2338 :: 		
0x43F34	0x2B0F    CMP	R3, #15
0x43F36	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1346
0x43F38	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1338
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1347:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1346:
0x43F3A	0xE003    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes580
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1338:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2340 :: 		
0x43F3C	0x2300    MOVS	R3, #0
0x43F3E	0xF88D3020  STRB	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2341 :: 		
0x43F42	0xE018    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes581
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes580:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2342 :: 		
0x43F44	0xF89D3020  LDRB	R3, [SP, #32]
0x43F48	0xB913    CBNZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes582
;__Lib_FAT32_STM32_M3_M4_M7.c, 2343 :: 		
0x43F4A	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2344 :: 		
0x43F4C	0x9B04    LDR	R3, [SP, #16]
0x43F4E	0x9306    STR	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2345 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes582:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2346 :: 		
0x43F50	0xF89D3020  LDRB	R3, [SP, #32]
0x43F54	0x1C5C    ADDS	R4, R3, #1
0x43F56	0xB2E4    UXTB	R4, R4
0x43F58	0xF88D4020  STRB	R4, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2347 :: 		
0x43F5C	0xF89D3024  LDRB	R3, [SP, #36]
0x43F60	0x429C    CMP	R4, R3
0x43F62	0xD108    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes583
; ent end address is: 4 (R1)
; pDE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2349 :: 		
0x43F64	0x9C03    LDR	R4, [SP, #12]
0x43F66	0x9B0B    LDR	R3, [SP, #44]
0x43F68	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2350 :: 		
0x43F6A	0x9C06    LDR	R4, [SP, #24]
0x43F6C	0x9B0A    LDR	R3, [SP, #40]
0x43F6E	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2351 :: 		
0x43F70	0x2000    MOVS	R0, #0
0x43F72	0xB240    SXTB	R0, R0
0x43F74	0xE05E    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2352 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes583:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2353 :: 		
; pDE start address is: 0 (R0)
; ent start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes581:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2354 :: 		
0x43F76	0xF2000320  ADDW	R3, R0, #32
; pDE end address is: 0 (R0)
; pDE start address is: 32 (R8)
0x43F7A	0x4698    MOV	R8, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2324 :: 		
0x43F7C	0x1C4B    ADDS	R3, R1, #1
; ent end address is: 4 (R1)
; ent start address is: 28 (R7)
0x43F7E	0x461F    MOV	R7, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2355 :: 		
; pDE end address is: 32 (R8)
; ent end address is: 28 (R7)
0x43F80	0x4639    MOV	R1, R7
0x43F82	0xE7AD    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes569
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes570:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2357 :: 		
0x43F84	0x9804    LDR	R0, [SP, #16]
0x43F86	0xF001FE61  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x43F8A	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2360 :: 		
0x43F8C	0xF06F4370  MVN	R3, #-268435456
0x43F90	0x4298    CMP	R0, R3
0x43F92	0xD14C    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes584
;__Lib_FAT32_STM32_M3_M4_M7.c, 2361 :: 		
0x43F94	0xF7FEFFC4  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust+0
0x43F98	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2362 :: 		
0x43F9A	0xF06F4370  MVN	R3, #-268435456
0x43F9E	0x4298    CMP	R0, R3
0x43FA0	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes585
;__Lib_FAT32_STM32_M3_M4_M7.c, 2363 :: 		
0x43FA2	0x24F2    MOVS	R4, #-14
0x43FA4	0xB264    SXTB	R4, R4
0x43FA6	0x4B28    LDR	R3, [PC, #160]
0x43FA8	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2364 :: 		
0x43FAA	0x20FF    MOVS	R0, #-1
0x43FAC	0xB240    SXTB	R0, R0
0x43FAE	0xE041    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2365 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes585:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2367 :: 		
0x43FB0	0x9904    LDR	R1, [SP, #16]
0x43FB2	0x9805    LDR	R0, [SP, #20]
0x43FB4	0xF7FFFA6C  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry+0
0x43FB8	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes586
;__Lib_FAT32_STM32_M3_M4_M7.c, 2368 :: 		
0x43FBA	0x20FF    MOVS	R0, #-1
0x43FBC	0xB240    SXTB	R0, R0
0x43FBE	0xE039    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2369 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes586:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2372 :: 		
0x43FC0	0xF2402200  MOVW	R2, #512
0x43FC4	0xB212    SXTH	R2, R2
0x43FC6	0x2100    MOVS	R1, #0
0x43FC8	0x4820    LDR	R0, [PC, #128]
0x43FCA	0xF001F913  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2373 :: 		
0x43FCE	0x9805    LDR	R0, [SP, #20]
0x43FD0	0xF001FE7C  BL	_FAT32_ClustToSect+0
0x43FD4	0x9007    STR	R0, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2374 :: 		
; j start address is: 20 (R5)
0x43FD6	0x2500    MOVS	R5, #0
; j end address is: 20 (R5)
0x43FD8	0xB2E9    UXTB	R1, R5
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes587:
; j start address is: 4 (R1)
0x43FDA	0x4B1F    LDR	R3, [PC, #124]
0x43FDC	0x781B    LDRB	R3, [R3, #0]
0x43FDE	0x4299    CMP	R1, R3
0x43FE0	0xD212    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes588
;__Lib_FAT32_STM32_M3_M4_M7.c, 2375 :: 		
0x43FE2	0x9C07    LDR	R4, [SP, #28]
0x43FE4	0x9B07    LDR	R3, [SP, #28]
0x43FE6	0x1C5B    ADDS	R3, R3, #1
0x43FE8	0x9307    STR	R3, [SP, #28]
0x43FEA	0xF88D1004  STRB	R1, [SP, #4]
0x43FEE	0x4620    MOV	R0, R4
0x43FF0	0xF7FDFF82  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x43FF4	0xF89D1004  LDRB	R1, [SP, #4]
0x43FF8	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes590
; j end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2376 :: 		
0x43FFA	0x20FF    MOVS	R0, #-1
0x43FFC	0xB240    SXTB	R0, R0
0x43FFE	0xE019    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2377 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes590:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2374 :: 		
; j start address is: 4 (R1)
0x44000	0x1C4B    ADDS	R3, R1, #1
; j end address is: 4 (R1)
; j start address is: 20 (R5)
0x44002	0xB2DD    UXTB	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2378 :: 		
0x44004	0xB2E9    UXTB	R1, R5
; j end address is: 20 (R5)
0x44006	0xE7E8    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes587
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes588:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2379 :: 		
0x44008	0xF89D3020  LDRB	R3, [SP, #32]
0x4400C	0xB933    CBNZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes591
;__Lib_FAT32_STM32_M3_M4_M7.c, 2380 :: 		
0x4400E	0x2400    MOVS	R4, #0
0x44010	0x9B0B    LDR	R3, [SP, #44]
0x44012	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2381 :: 		
0x44014	0x9C05    LDR	R4, [SP, #20]
0x44016	0x9B0A    LDR	R3, [SP, #40]
0x44018	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2382 :: 		
0x4401A	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes592
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes591:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2383 :: 		
0x4401C	0x9C03    LDR	R4, [SP, #12]
0x4401E	0x9B0B    LDR	R3, [SP, #44]
0x44020	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2384 :: 		
0x44022	0x9C06    LDR	R4, [SP, #24]
0x44024	0x9B0A    LDR	R3, [SP, #40]
0x44026	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2385 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes592:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2386 :: 		
0x44028	0x2000    MOVS	R0, #0
0x4402A	0xB240    SXTB	R0, R0
0x4402C	0xE002    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2387 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes584:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2389 :: 		
0x4402E	0x9B05    LDR	R3, [SP, #20]
0x44030	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2390 :: 		
0x44032	0xE734    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes563
;__Lib_FAT32_STM32_M3_M4_M7.c, 2391 :: 		
L_end_FAT32_FindFreeNodes:
0x44034	0xF8DDE000  LDR	LR, [SP, #0]
0x44038	0xB00C    ADD	SP, SP, #48
0x4403A	0x4770    BX	LR
0x4403C	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x44040	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x44044	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x44048	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4404C	0x06F82000  	_f32_sector+4
0x44050	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x44054	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x44058	0x09062000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes
__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1603 :: 		
0x42F20	0xB085    SUB	SP, SP, #20
0x42F22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1609 :: 		
0x42F26	0x4A53    LDR	R2, [PC, #332]
0x42F28	0x6810    LDR	R0, [R2, #0]
0x42F2A	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1610 :: 		
0x42F2C	0x4852    LDR	R0, [PC, #328]
0x42F2E	0x6801    LDR	R1, [R0, #0]
0x42F30	0x4610    MOV	R0, R2
0x42F32	0x6800    LDR	R0, [R0, #0]
0x42F34	0x4288    CMP	R0, R1
0x42F36	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1276
0x42F38	0x4850    LDR	R0, [PC, #320]
0x42F3A	0x6801    LDR	R1, [R0, #0]
0x42F3C	0x9801    LDR	R0, [SP, #4]
0x42F3E	0x4288    CMP	R0, R1
0x42F40	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1275
0x42F42	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust334
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1276:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1275:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1611 :: 		
0x42F44	0x484C    LDR	R0, [PC, #304]
0x42F46	0x6800    LDR	R0, [R0, #0]
0x42F48	0x9001    STR	R0, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust334:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1613 :: 		
0x42F4A	0x9801    LDR	R0, [SP, #4]
0x42F4C	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1615 :: 		
0x42F4E	0x484C    LDR	R0, [PC, #304]
0x42F50	0x7801    LDRB	R1, [R0, #0]
0x42F52	0x9801    LDR	R0, [SP, #4]
0x42F54	0xFA20F101  LSR	R1, R0, R1
0x42F58	0x484A    LDR	R0, [PC, #296]
0x42F5A	0x6800    LDR	R0, [R0, #0]
0x42F5C	0x1842    ADDS	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1616 :: 		
0x42F5E	0x484A    LDR	R0, [PC, #296]
0x42F60	0x6800    LDR	R0, [R0, #0]
0x42F62	0x1E41    SUBS	R1, R0, #1
0x42F64	0x9801    LDR	R0, [SP, #4]
0x42F66	0x4008    ANDS	R0, R1
0x42F68	0x0081    LSLS	R1, R0, #2
0x42F6A	0x4848    LDR	R0, [PC, #288]
0x42F6C	0x1840    ADDS	R0, R0, R1
0x42F6E	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1618 :: 		
0x42F70	0x4610    MOV	R0, R2
0x42F72	0xF002FEBF  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x42F76	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust335
;__Lib_FAT32_STM32_M3_M4_M7.c, 1619 :: 		
0x42F78	0xF06F4070  MVN	R0, #-268435456
0x42F7C	0xE076    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust335:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1621 :: 		
0x42F7E	0x2000    MOVS	R0, #0
0x42F80	0xF88D0010  STRB	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1622 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust336:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1623 :: 		
0x42F84	0x9803    LDR	R0, [SP, #12]
0x42F86	0x6800    LDR	R0, [R0, #0]
0x42F88	0xB918    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust338
;__Lib_FAT32_STM32_M3_M4_M7.c, 1624 :: 		
0x42F8A	0x2001    MOVS	R0, #1
0x42F8C	0xF88D0010  STRB	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1625 :: 		
0x42F90	0xE03E    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337
;__Lib_FAT32_STM32_M3_M4_M7.c, 1626 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust338:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1628 :: 		
0x42F92	0x9803    LDR	R0, [SP, #12]
0x42F94	0x1D00    ADDS	R0, R0, #4
0x42F96	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1629 :: 		
0x42F98	0x9801    LDR	R0, [SP, #4]
0x42F9A	0x1C41    ADDS	R1, R0, #1
0x42F9C	0x9101    STR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1631 :: 		
0x42F9E	0x4837    LDR	R0, [PC, #220]
0x42FA0	0x6800    LDR	R0, [R0, #0]
0x42FA2	0x4281    CMP	R1, R0
0x42FA4	0xD321    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust339
;__Lib_FAT32_STM32_M3_M4_M7.c, 1632 :: 		
0x42FA6	0x4834    LDR	R0, [PC, #208]
0x42FA8	0x6800    LDR	R0, [R0, #0]
0x42FAA	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1634 :: 		
0x42FAC	0xF7FEF922  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x42FB0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust340
;__Lib_FAT32_STM32_M3_M4_M7.c, 1635 :: 		
0x42FB2	0xF06F4070  MVN	R0, #-268435456
0x42FB6	0xE059    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust340:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1637 :: 		
0x42FB8	0x4831    LDR	R0, [PC, #196]
0x42FBA	0x7801    LDRB	R1, [R0, #0]
0x42FBC	0x9801    LDR	R0, [SP, #4]
0x42FBE	0xFA20F101  LSR	R1, R0, R1
0x42FC2	0x4830    LDR	R0, [PC, #192]
0x42FC4	0x6800    LDR	R0, [R0, #0]
0x42FC6	0x1842    ADDS	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1639 :: 		
0x42FC8	0x482F    LDR	R0, [PC, #188]
0x42FCA	0x6800    LDR	R0, [R0, #0]
0x42FCC	0x1E41    SUBS	R1, R0, #1
0x42FCE	0x9801    LDR	R0, [SP, #4]
0x42FD0	0x4008    ANDS	R0, R1
0x42FD2	0x0081    LSLS	R1, R0, #2
0x42FD4	0x482D    LDR	R0, [PC, #180]
0x42FD6	0x1840    ADDS	R0, R0, R1
0x42FD8	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1641 :: 		
0x42FDA	0x4610    MOV	R0, R2
0x42FDC	0xF002FE8A  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x42FE0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust341
;__Lib_FAT32_STM32_M3_M4_M7.c, 1642 :: 		
0x42FE2	0xF06F4070  MVN	R0, #-268435456
0x42FE6	0xE041    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust341:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1643 :: 		
0x42FE8	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust342
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust339:
0x42FEA	0x4829    LDR	R0, [PC, #164]
0x42FEC	0x6801    LDR	R1, [R0, #0]
0x42FEE	0x9803    LDR	R0, [SP, #12]
0x42FF0	0x4288    CMP	R0, R1
0x42FF2	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust343
;__Lib_FAT32_STM32_M3_M4_M7.c, 1644 :: 		
0x42FF4	0x4825    LDR	R0, [PC, #148]
0x42FF6	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1645 :: 		
0x42FF8	0xF002F90C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x42FFC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust344
;__Lib_FAT32_STM32_M3_M4_M7.c, 1646 :: 		
0x42FFE	0xF06F4070  MVN	R0, #-268435456
0x43002	0xE033    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust344:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1647 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust343:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust342:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1649 :: 		
0x43004	0x9902    LDR	R1, [SP, #8]
0x43006	0x9801    LDR	R0, [SP, #4]
0x43008	0x4288    CMP	R0, R1
0x4300A	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust345
;__Lib_FAT32_STM32_M3_M4_M7.c, 1650 :: 		
0x4300C	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust345:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1651 :: 		
0x4300E	0xE7B9    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust336
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1653 :: 		
0x43010	0xF7FEF8F0  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x43014	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust346
;__Lib_FAT32_STM32_M3_M4_M7.c, 1654 :: 		
0x43016	0xF06F4070  MVN	R0, #-268435456
0x4301A	0xE027    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust346:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1656 :: 		
0x4301C	0xF89D0010  LDRB	R0, [SP, #16]
0x43020	0xB910    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust347
;__Lib_FAT32_STM32_M3_M4_M7.c, 1657 :: 		
0x43022	0xF06F4070  MVN	R0, #-268435456
0x43026	0xE021    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust347:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1659 :: 		
0x43028	0xF06F4170  MVN	R1, #-268435456
0x4302C	0x9803    LDR	R0, [SP, #12]
0x4302E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1661 :: 		
0x43030	0x4813    LDR	R0, [PC, #76]
0x43032	0x7801    LDRB	R1, [R0, #0]
0x43034	0x9801    LDR	R0, [SP, #4]
0x43036	0xFA20F101  LSR	R1, R0, R1
0x4303A	0x4812    LDR	R0, [PC, #72]
0x4303C	0x6800    LDR	R0, [R0, #0]
0x4303E	0x1840    ADDS	R0, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1662 :: 		
0x43040	0xF7FEFF5A  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x43044	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust349
;__Lib_FAT32_STM32_M3_M4_M7.c, 1663 :: 		
0x43046	0xF04F30FF  MOV	R0, #-1
0x4304A	0xE00F    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust349:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1666 :: 		
0x4304C	0x4811    LDR	R0, [PC, #68]
0x4304E	0x6800    LDR	R0, [R0, #0]
0x43050	0xF1B03FFF  CMP	R0, #-1
0x43054	0xD003    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust350
;__Lib_FAT32_STM32_M3_M4_M7.c, 1667 :: 		
0x43056	0x490F    LDR	R1, [PC, #60]
0x43058	0x6808    LDR	R0, [R1, #0]
0x4305A	0x1E40    SUBS	R0, R0, #1
0x4305C	0x6008    STR	R0, [R1, #0]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust350:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1669 :: 		
0x4305E	0x9901    LDR	R1, [SP, #4]
0x43060	0x4804    LDR	R0, [PC, #16]
0x43062	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1670 :: 		
0x43064	0x2101    MOVS	R1, #1
0x43066	0x480C    LDR	R0, [PC, #48]
0x43068	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1672 :: 		
0x4306A	0x9801    LDR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1674 :: 		
L_end_FAT_getFreeClust:
0x4306C	0xF8DDE000  LDR	LR, [SP, #0]
0x43070	0xB005    ADD	SP, SP, #20
0x43072	0x4770    BX	LR
0x43074	0x092C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
0x43078	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x4307C	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x43080	0x09392000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x43084	0x09142000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x43088	0x09342000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x4308C	0x06F82000  	_f32_sector+4
0x43090	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x43094	0x09282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x43098	0x0A692000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust
__Lib_FAT32_STM32_M3_M4_M7_writeSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 503 :: 		
; sc start address is: 0 (R0)
0x41EF8	0xB082    SUB	SP, SP, #8
0x41EFA	0xF8CDE000  STR	LR, [SP, #0]
0x41EFE	0x4602    MOV	R2, R0
; sc end address is: 0 (R0)
; sc start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 504 :: 		
0x41F00	0x491A    LDR	R1, [PC, #104]
0x41F02	0x7809    LDRB	R1, [R1, #0]
0x41F04	0x2903    CMP	R1, #3
0x41F06	0xD10B    BNE	L___Lib_FAT32_STM32_M3_M4_M7_writeSector105
;__Lib_FAT32_STM32_M3_M4_M7.c, 505 :: 		
0x41F08	0x9201    STR	R2, [SP, #4]
0x41F0A	0xF7FFF973  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x41F0E	0x9A01    LDR	R2, [SP, #4]
0x41F10	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_writeSector106
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 506 :: 		
0x41F12	0x22FF    MOVS	R2, #-1
0x41F14	0xB252    SXTB	R2, R2
0x41F16	0x4916    LDR	R1, [PC, #88]
0x41F18	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 507 :: 		
0x41F1A	0x20FF    MOVS	R0, #-1
0x41F1C	0xB240    SXTB	R0, R0
0x41F1E	0xE020    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 508 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector106:
;__Lib_FAT32_STM32_M3_M4_M7.c, 509 :: 		
; sc start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_writeSector105:
;__Lib_FAT32_STM32_M3_M4_M7.c, 511 :: 		
0x41F20	0x4912    LDR	R1, [PC, #72]
0x41F22	0x7809    LDRB	R1, [R1, #0]
0x41F24	0x2901    CMP	R1, #1
0x41F26	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_writeSector107
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 512 :: 		
0x41F28	0x22FE    MOVS	R2, #-2
0x41F2A	0xB252    SXTB	R2, R2
0x41F2C	0x4910    LDR	R1, [PC, #64]
0x41F2E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 513 :: 		
0x41F30	0x20FF    MOVS	R0, #-1
0x41F32	0xB240    SXTB	R0, R0
0x41F34	0xE015    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 514 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector107:
;__Lib_FAT32_STM32_M3_M4_M7.c, 516 :: 		
; sc start address is: 8 (R2)
0x41F36	0x9201    STR	R2, [SP, #4]
0x41F38	0x490E    LDR	R1, [PC, #56]
0x41F3A	0x4610    MOV	R0, R2
0x41F3C	0xF7FFFD98  BL	_FAT32_Dev_Write_Sector+0
0x41F40	0x9A01    LDR	R2, [SP, #4]
0x41F42	0xB150    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_writeSector108
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 517 :: 		
0x41F44	0xF04F32FF  MOV	R2, #-1
0x41F48	0x490B    LDR	R1, [PC, #44]
0x41F4A	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 518 :: 		
0x41F4C	0x22FE    MOVS	R2, #-2
0x41F4E	0xB252    SXTB	R2, R2
0x41F50	0x4907    LDR	R1, [PC, #28]
0x41F52	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 519 :: 		
0x41F54	0x20FF    MOVS	R0, #-1
0x41F56	0xB240    SXTB	R0, R0
0x41F58	0xE003    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 520 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector108:
;__Lib_FAT32_STM32_M3_M4_M7.c, 522 :: 		
; sc start address is: 8 (R2)
0x41F5A	0x4907    LDR	R1, [PC, #28]
0x41F5C	0x600A    STR	R2, [R1, #0]
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 523 :: 		
0x41F5E	0x2000    MOVS	R0, #0
0x41F60	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 524 :: 		
L_end_writeSector:
0x41F62	0xF8DDE000  LDR	LR, [SP, #0]
0x41F66	0xB002    ADD	SP, SP, #8
0x41F68	0x4770    BX	LR
0x41F6A	0xBF00    NOP
0x41F6C	0x06F02000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x41F70	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x41F74	0x06F82000  	_f32_sector+4
0x41F78	0x06F42000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_writeSector
_FAT32_Dev_Write_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 62 :: 		int8_t FAT32_Dev_Write_Sector(__SECTOR sc, char* buf)
; buf start address is: 4 (R1)
; sc start address is: 0 (R0)
0x41A70	0xB081    SUB	SP, SP, #4
0x41A72	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
; buf start address is: 4 (R1)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 64 :: 		if (Mmc_Write_Sector(sc, buf) != OK)
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
0x41A76	0xF7FFF82D  BL	_Mmc_Write_Sector+0
0x41A7A	0xB110    CBZ	R0, L_FAT32_Dev_Write_Sector2
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 66 :: 		return ERROR;
0x41A7C	0x20FF    MOVS	R0, #-1
0x41A7E	0xB240    SXTB	R0, R0
0x41A80	0xE001    B	L_end_FAT32_Dev_Write_Sector
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 67 :: 		}
L_FAT32_Dev_Write_Sector2:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 68 :: 		return OK;
0x41A82	0x2000    MOVS	R0, #0
0x41A84	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 69 :: 		}
L_end_FAT32_Dev_Write_Sector:
0x41A86	0xF8DDE000  LDR	LR, [SP, #0]
0x41A8A	0xB001    ADD	SP, SP, #4
0x41A8C	0x4770    BX	LR
; end of _FAT32_Dev_Write_Sector
_Mmc_Write_Sector:
;__Lib_Mmc_SDIO.c, 120 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x40AD4	0xB081    SUB	SP, SP, #4
0x40AD6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 121 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x40ADA	0x4C03    LDR	R4, [PC, #12]
0x40ADC	0x6824    LDR	R4, [R4, #0]
0x40ADE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 122 :: 		
L_end_Mmc_Write_Sector:
0x40AE0	0xF8DDE000  LDR	LR, [SP, #0]
0x40AE4	0xB001    ADD	SP, SP, #4
0x40AE6	0x4770    BX	LR
0x40AE8	0x02AC2000  	__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr+0
; end of _Mmc_Write_Sector
__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1500 :: 		
; cl start address is: 4 (R1)
0x43490	0xB086    SUB	SP, SP, #24
0x43492	0xF8CDE000  STR	LR, [SP, #0]
0x43496	0x9005    STR	R0, [SP, #20]
0x43498	0x4608    MOV	R0, R1
; cl end address is: 4 (R1)
; cl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1505 :: 		
0x4349A	0x4A20    LDR	R2, [PC, #128]
0x4349C	0x7812    LDRB	R2, [R2, #0]
0x4349E	0xFA20F302  LSR	R3, R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1507 :: 		
0x434A2	0x4A1F    LDR	R2, [PC, #124]
0x434A4	0x6812    LDR	R2, [R2, #0]
0x434A6	0x189C    ADDS	R4, R3, R2
0x434A8	0x9402    STR	R4, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1508 :: 		
0x434AA	0x4A1E    LDR	R2, [PC, #120]
0x434AC	0x6812    LDR	R2, [R2, #0]
0x434AE	0x1E52    SUBS	R2, R2, #1
0x434B0	0xEA000202  AND	R2, R0, R2, LSL #0
; cl end address is: 0 (R0)
0x434B4	0x0093    LSLS	R3, R2, #2
0x434B6	0x4A1C    LDR	R2, [PC, #112]
0x434B8	0x18D2    ADDS	R2, R2, R3
0x434BA	0x9204    STR	R2, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1510 :: 		
0x434BC	0x4620    MOV	R0, R4
0x434BE	0xF7FEFB13  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x434C2	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry302
;__Lib_FAT32_STM32_M3_M4_M7.c, 1511 :: 		
0x434C4	0x20FF    MOVS	R0, #-1
0x434C6	0xB240    SXTB	R0, R0
0x434C8	0xE024    B	L_end_FAT_setEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry302:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1513 :: 		
0x434CA	0x9B05    LDR	R3, [SP, #20]
0x434CC	0x9A04    LDR	R2, [SP, #16]
0x434CE	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1516 :: 		
0x434D0	0x9A02    LDR	R2, [SP, #8]
0x434D2	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1517 :: 		
0x434D4	0x2200    MOVS	R2, #0
0x434D6	0xF88D2004  STRB	R2, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry303:
0x434DA	0x4A14    LDR	R2, [PC, #80]
0x434DC	0x7813    LDRB	R3, [R2, #0]
0x434DE	0xF89D2004  LDRB	R2, [SP, #4]
0x434E2	0x429A    CMP	R2, R3
0x434E4	0xD211    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry304
;__Lib_FAT32_STM32_M3_M4_M7.c, 1518 :: 		
0x434E6	0x9803    LDR	R0, [SP, #12]
0x434E8	0xF7FEFD06  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x434EC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry306
;__Lib_FAT32_STM32_M3_M4_M7.c, 1519 :: 		
0x434EE	0x20FF    MOVS	R0, #-1
0x434F0	0xB240    SXTB	R0, R0
0x434F2	0xE00F    B	L_end_FAT_setEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry306:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1520 :: 		
0x434F4	0x4A0E    LDR	R2, [PC, #56]
0x434F6	0x6813    LDR	R3, [R2, #0]
0x434F8	0x9A03    LDR	R2, [SP, #12]
0x434FA	0x18D2    ADDS	R2, R2, R3
0x434FC	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1517 :: 		
0x434FE	0xF89D2004  LDRB	R2, [SP, #4]
0x43502	0x1C52    ADDS	R2, R2, #1
0x43504	0xF88D2004  STRB	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1521 :: 		
0x43508	0xE7E7    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry303
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry304:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1525 :: 		
0x4350A	0x9B02    LDR	R3, [SP, #8]
0x4350C	0x4A09    LDR	R2, [PC, #36]
0x4350E	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1527 :: 		
0x43510	0x2000    MOVS	R0, #0
0x43512	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1528 :: 		
L_end_FAT_setEntry:
0x43514	0xF8DDE000  LDR	LR, [SP, #0]
0x43518	0xB006    ADD	SP, SP, #24
0x4351A	0x4770    BX	LR
0x4351C	0x09392000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x43520	0x09142000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x43524	0x09342000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x43528	0x06F82000  	_f32_sector+4
0x4352C	0x090A2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x43530	0x090C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x43534	0x06F42000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry
__Lib_FAT32_STM32_M3_M4_M7_LE_setName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 559 :: 		
; fn start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x440DC	0xB085    SUB	SP, SP, #20
0x440DE	0xF8CDE000  STR	LR, [SP, #0]
0x440E2	0x4606    MOV	R6, R0
0x440E4	0x460F    MOV	R7, R1
; fn end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 24 (R6)
; fn start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 563 :: 		
0x440E6	0xAA01    ADD	R2, SP, #4
0x440E8	0x21FF    MOVS	R1, #255
0x440EA	0x4610    MOV	R0, R2
0x440EC	0x220D    MOVS	R2, #13
0x440EE	0xB212    SXTH	R2, R2
0x440F0	0xF001F880  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 564 :: 		
; i start address is: 4 (R1)
0x440F4	0x2100    MOVS	R1, #0
; pLE end address is: 24 (R6)
; fn end address is: 28 (R7)
; i end address is: 4 (R1)
0x440F6	0x4630    MOV	R0, R6
0x440F8	0x463C    MOV	R4, R7
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName109:
; i start address is: 4 (R1)
; fn start address is: 16 (R4)
; fn start address is: 16 (R4)
; fn end address is: 16 (R4)
; pLE start address is: 0 (R0)
0x440FA	0x290D    CMP	R1, #13
0x440FC	0xD20B    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 565 :: 		
; fn start address is: 16 (R4)
0x440FE	0xAA01    ADD	R2, SP, #4
0x44100	0x1853    ADDS	R3, R2, R1
0x44102	0x1862    ADDS	R2, R4, R1
0x44104	0x7812    LDRB	R2, [R2, #0]
0x44106	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 566 :: 		
0x44108	0x1862    ADDS	R2, R4, R1
0x4410A	0x7812    LDRB	R2, [R2, #0]
0x4410C	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_LE_setName112
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 567 :: 		
0x4410E	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName112:
;__Lib_FAT32_STM32_M3_M4_M7.c, 564 :: 		
; fn start address is: 16 (R4)
0x44110	0x1C49    ADDS	R1, R1, #1
0x44112	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 568 :: 		
; fn end address is: 16 (R4)
0x44114	0xE7F1    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName109
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110:
;__Lib_FAT32_STM32_M3_M4_M7.c, 570 :: 		
0x44116	0x1C43    ADDS	R3, R0, #1
0x44118	0xAC01    ADD	R4, SP, #4
0x4411A	0x7822    LDRB	R2, [R4, #0]
0x4411C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 571 :: 		
0x4411E	0x1CC3    ADDS	R3, R0, #3
0x44120	0x1C62    ADDS	R2, R4, #1
0x44122	0x7812    LDRB	R2, [R2, #0]
0x44124	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 572 :: 		
0x44126	0x1D43    ADDS	R3, R0, #5
0x44128	0x1CA2    ADDS	R2, R4, #2
0x4412A	0x7812    LDRB	R2, [R2, #0]
0x4412C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 573 :: 		
0x4412E	0x1DC3    ADDS	R3, R0, #7
0x44130	0x1CE2    ADDS	R2, R4, #3
0x44132	0x7812    LDRB	R2, [R2, #0]
0x44134	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 574 :: 		
0x44136	0xF2000309  ADDW	R3, R0, #9
0x4413A	0x1D22    ADDS	R2, R4, #4
0x4413C	0x7812    LDRB	R2, [R2, #0]
0x4413E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 575 :: 		
0x44140	0xF200030E  ADDW	R3, R0, #14
0x44144	0x1D62    ADDS	R2, R4, #5
0x44146	0x7812    LDRB	R2, [R2, #0]
0x44148	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 576 :: 		
0x4414A	0xF2000310  ADDW	R3, R0, #16
0x4414E	0x1DA2    ADDS	R2, R4, #6
0x44150	0x7812    LDRB	R2, [R2, #0]
0x44152	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 577 :: 		
0x44154	0xF2000312  ADDW	R3, R0, #18
0x44158	0x1DE2    ADDS	R2, R4, #7
0x4415A	0x7812    LDRB	R2, [R2, #0]
0x4415C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 578 :: 		
0x4415E	0xF2000314  ADDW	R3, R0, #20
0x44162	0xF2040208  ADDW	R2, R4, #8
0x44166	0x7812    LDRB	R2, [R2, #0]
0x44168	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 579 :: 		
0x4416A	0xF2000316  ADDW	R3, R0, #22
0x4416E	0xF2040209  ADDW	R2, R4, #9
0x44172	0x7812    LDRB	R2, [R2, #0]
0x44174	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 580 :: 		
0x44176	0xF2000318  ADDW	R3, R0, #24
0x4417A	0xF204020A  ADDW	R2, R4, #10
0x4417E	0x7812    LDRB	R2, [R2, #0]
0x44180	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 581 :: 		
0x44182	0xF200031C  ADDW	R3, R0, #28
0x44186	0xF204020B  ADDW	R2, R4, #11
0x4418A	0x7812    LDRB	R2, [R2, #0]
0x4418C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 582 :: 		
0x4418E	0xF200031E  ADDW	R3, R0, #30
0x44192	0xF204020C  ADDW	R2, R4, #12
0x44196	0x7812    LDRB	R2, [R2, #0]
0x44198	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 584 :: 		
0x4419A	0x1C4C    ADDS	R4, R1, #1
0x4419C	0xB224    SXTH	R4, R4
; i end address is: 4 (R1)
0x4419E	0xE03D    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName113
;__Lib_FAT32_STM32_M3_M4_M7.c, 585 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName115:
;__Lib_FAT32_STM32_M3_M4_M7.c, 586 :: 		
0x441A0	0x1C42    ADDS	R2, R0, #1
0x441A2	0x1C53    ADDS	R3, R2, #1
0x441A4	0x22FF    MOVS	R2, #255
0x441A6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 587 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName116:
;__Lib_FAT32_STM32_M3_M4_M7.c, 588 :: 		
0x441A8	0x1CC2    ADDS	R2, R0, #3
0x441AA	0x1C53    ADDS	R3, R2, #1
0x441AC	0x22FF    MOVS	R2, #255
0x441AE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 589 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName117:
;__Lib_FAT32_STM32_M3_M4_M7.c, 590 :: 		
0x441B0	0x1D42    ADDS	R2, R0, #5
0x441B2	0x1C53    ADDS	R3, R2, #1
0x441B4	0x22FF    MOVS	R2, #255
0x441B6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 591 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName118:
;__Lib_FAT32_STM32_M3_M4_M7.c, 592 :: 		
0x441B8	0x1DC2    ADDS	R2, R0, #7
0x441BA	0x1C53    ADDS	R3, R2, #1
0x441BC	0x22FF    MOVS	R2, #255
0x441BE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 593 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName119:
;__Lib_FAT32_STM32_M3_M4_M7.c, 594 :: 		
0x441C0	0xF2000209  ADDW	R2, R0, #9
0x441C4	0x1C53    ADDS	R3, R2, #1
0x441C6	0x22FF    MOVS	R2, #255
0x441C8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 595 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName120:
;__Lib_FAT32_STM32_M3_M4_M7.c, 596 :: 		
0x441CA	0xF200020E  ADDW	R2, R0, #14
0x441CE	0x1C53    ADDS	R3, R2, #1
0x441D0	0x22FF    MOVS	R2, #255
0x441D2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 597 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName121:
;__Lib_FAT32_STM32_M3_M4_M7.c, 598 :: 		
0x441D4	0xF2000210  ADDW	R2, R0, #16
0x441D8	0x1C53    ADDS	R3, R2, #1
0x441DA	0x22FF    MOVS	R2, #255
0x441DC	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 599 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName122:
;__Lib_FAT32_STM32_M3_M4_M7.c, 600 :: 		
0x441DE	0xF2000212  ADDW	R2, R0, #18
0x441E2	0x1C53    ADDS	R3, R2, #1
0x441E4	0x22FF    MOVS	R2, #255
0x441E6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 601 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName123:
;__Lib_FAT32_STM32_M3_M4_M7.c, 602 :: 		
0x441E8	0xF2000214  ADDW	R2, R0, #20
0x441EC	0x1C53    ADDS	R3, R2, #1
0x441EE	0x22FF    MOVS	R2, #255
0x441F0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 603 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName124:
;__Lib_FAT32_STM32_M3_M4_M7.c, 604 :: 		
0x441F2	0xF2000216  ADDW	R2, R0, #22
0x441F6	0x1C53    ADDS	R3, R2, #1
0x441F8	0x22FF    MOVS	R2, #255
0x441FA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 605 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName125:
;__Lib_FAT32_STM32_M3_M4_M7.c, 606 :: 		
0x441FC	0xF2000218  ADDW	R2, R0, #24
0x44200	0x1C53    ADDS	R3, R2, #1
0x44202	0x22FF    MOVS	R2, #255
0x44204	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 607 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName126:
;__Lib_FAT32_STM32_M3_M4_M7.c, 608 :: 		
0x44206	0xF200021C  ADDW	R2, R0, #28
0x4420A	0x1C53    ADDS	R3, R2, #1
0x4420C	0x22FF    MOVS	R2, #255
0x4420E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 609 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName127:
;__Lib_FAT32_STM32_M3_M4_M7.c, 610 :: 		
0x44210	0xF200021E  ADDW	R2, R0, #30
; pLE end address is: 0 (R0)
0x44214	0x1C53    ADDS	R3, R2, #1
0x44216	0x22FF    MOVS	R2, #255
0x44218	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 611 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName128:
;__Lib_FAT32_STM32_M3_M4_M7.c, 612 :: 		
0x4421A	0xE01A    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName114
;__Lib_FAT32_STM32_M3_M4_M7.c, 613 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName113:
; pLE start address is: 0 (R0)
0x4421C	0x2C00    CMP	R4, #0
0x4421E	0xD0BF    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName115
0x44220	0x2C01    CMP	R4, #1
0x44222	0xD0C1    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName116
0x44224	0x2C02    CMP	R4, #2
0x44226	0xD0C3    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName117
0x44228	0x2C03    CMP	R4, #3
0x4422A	0xD0C5    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName118
0x4422C	0x2C04    CMP	R4, #4
0x4422E	0xD0C7    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName119
0x44230	0x2C05    CMP	R4, #5
0x44232	0xD0CA    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName120
0x44234	0x2C06    CMP	R4, #6
0x44236	0xD0CD    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName121
0x44238	0x2C07    CMP	R4, #7
0x4423A	0xD0D0    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName122
0x4423C	0x2C08    CMP	R4, #8
0x4423E	0xD0D3    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName123
0x44240	0x2C09    CMP	R4, #9
0x44242	0xD0D6    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName124
0x44244	0x2C0A    CMP	R4, #10
0x44246	0xD0D9    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName125
0x44248	0x2C0B    CMP	R4, #11
0x4424A	0xD0DC    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName126
0x4424C	0x2C0C    CMP	R4, #12
0x4424E	0xD0DF    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName127
; pLE end address is: 0 (R0)
0x44250	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName128
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName114:
;__Lib_FAT32_STM32_M3_M4_M7.c, 615 :: 		
0x44252	0x2000    MOVS	R0, #0
0x44254	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 616 :: 		
L_end_LE_setName:
0x44256	0xF8DDE000  LDR	LR, [SP, #0]
0x4425A	0xB005    ADD	SP, SP, #20
0x4425C	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setName
__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal:
;__Lib_FAT32_STM32_M3_M4_M7.c, 625 :: 		
; OrdField start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x43E78	0xB081    SUB	SP, SP, #4
; OrdField end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; OrdField start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 626 :: 		
0x43E7A	0x7001    STRB	R1, [R0, #0]
; pLE end address is: 0 (R0)
; OrdField end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 627 :: 		
0x43E7C	0x2000    MOVS	R0, #0
0x43E7E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 628 :: 		
L_end_LE_setOrdinal:
0x43E80	0xB001    ADD	SP, SP, #4
0x43E82	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal
__Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute:
;__Lib_FAT32_STM32_M3_M4_M7.c, 617 :: 		
; Attrib start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x44260	0xB081    SUB	SP, SP, #4
; Attrib end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; Attrib start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 618 :: 		
0x44262	0xF200020B  ADDW	R2, R0, #11
; pLE end address is: 0 (R0)
0x44266	0x7011    STRB	R1, [R2, #0]
; Attrib end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 619 :: 		
0x44268	0x2000    MOVS	R0, #0
0x4426A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 620 :: 		
L_end_LE_setAttribute:
0x4426C	0xB001    ADD	SP, SP, #4
0x4426E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute
__Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum:
;__Lib_FAT32_STM32_M3_M4_M7.c, 621 :: 		
; Checksum start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x4498C	0xB081    SUB	SP, SP, #4
; Checksum end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; Checksum start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 622 :: 		
0x4498E	0xF200020D  ADDW	R2, R0, #13
; pLE end address is: 0 (R0)
0x44992	0x7011    STRB	R1, [R2, #0]
; Checksum end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 623 :: 		
0x44994	0x2000    MOVS	R0, #0
0x44996	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 624 :: 		
L_end_LE_setChecksum:
0x44998	0xB001    ADD	SP, SP, #4
0x4499A	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum
__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2399 :: 		
; freeEntry start address is: 12 (R3)
; freeClust start address is: 8 (R2)
0x4499C	0xB085    SUB	SP, SP, #20
0x4499E	0xF8CDE000  STR	LR, [SP, #0]
0x449A2	0x9003    STR	R0, [SP, #12]
0x449A4	0x4610    MOV	R0, R2
0x449A6	0x9104    STR	R1, [SP, #16]
; freeEntry end address is: 12 (R3)
; freeClust end address is: 8 (R2)
; freeClust start address is: 0 (R0)
; freeEntry start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2405 :: 		
; freeClust end address is: 0 (R0)
0x449A8	0xF001F990  BL	_FAT32_ClustToSect+0
0x449AC	0x4C1A    LDR	R4, [PC, #104]
0x449AE	0x7824    LDRB	R4, [R4, #0]
0x449B0	0xFA23F404  LSR	R4, R3, R4
0x449B4	0x1906    ADDS	R6, R0, R4
0x449B6	0x9602    STR	R6, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2406 :: 		
0x449B8	0x4C18    LDR	R4, [PC, #96]
0x449BA	0x6824    LDR	R4, [R4, #0]
0x449BC	0x1E64    SUBS	R4, R4, #1
0x449BE	0xEA030404  AND	R4, R3, R4, LSL #0
; freeEntry end address is: 12 (R3)
0x449C2	0x0165    LSLS	R5, R4, #5
0x449C4	0x4C16    LDR	R4, [PC, #88]
0x449C6	0x1964    ADDS	R4, R4, R5
0x449C8	0x9401    STR	R4, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2408 :: 		
0x449CA	0x4630    MOV	R0, R6
0x449CC	0xF7FDF88C  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x449D0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode593
;__Lib_FAT32_STM32_M3_M4_M7.c, 2409 :: 		
0x449D2	0x20FF    MOVS	R0, #-1
0x449D4	0xB240    SXTB	R0, R0
0x449D6	0xE01B    B	L_end_FAT32_MakeNode
;__Lib_FAT32_STM32_M3_M4_M7.c, 2410 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode593:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2413 :: 		
0x449D8	0x2220    MOVS	R2, #32
0x449DA	0xB212    SXTH	R2, R2
0x449DC	0x9903    LDR	R1, [SP, #12]
0x449DE	0x9801    LDR	R0, [SP, #4]
0x449E0	0xF001F9E6  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2415 :: 		
0x449E4	0x4C0F    LDR	R4, [PC, #60]
0x449E6	0x7824    LDRB	R4, [R4, #0]
0x449E8	0xB94C    CBNZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode594
;__Lib_FAT32_STM32_M3_M4_M7.c, 2418 :: 		
0x449EA	0x9904    LDR	R1, [SP, #16]
0x449EC	0x9801    LDR	R0, [SP, #4]
0x449EE	0xF7FEFCE1  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2420 :: 		
0x449F2	0x9801    LDR	R0, [SP, #4]
0x449F4	0xF7FEFCFA  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2421 :: 		
0x449F8	0x9801    LDR	R0, [SP, #4]
0x449FA	0xF7FEFA3F  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2422 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode594:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2424 :: 		
0x449FE	0x9802    LDR	R0, [SP, #8]
0x44A00	0xF7FDFA7A  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x44A04	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode595
;__Lib_FAT32_STM32_M3_M4_M7.c, 2425 :: 		
0x44A06	0x20FF    MOVS	R0, #-1
0x44A08	0xB240    SXTB	R0, R0
0x44A0A	0xE001    B	L_end_FAT32_MakeNode
;__Lib_FAT32_STM32_M3_M4_M7.c, 2426 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode595:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2428 :: 		
0x44A0C	0x2000    MOVS	R0, #0
0x44A0E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2429 :: 		
L_end_FAT32_MakeNode:
0x44A10	0xF8DDE000  LDR	LR, [SP, #0]
0x44A14	0xB005    ADD	SP, SP, #20
0x44A16	0x4770    BX	LR
0x44A18	0x09382000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x44A1C	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x44A20	0x06F82000  	_f32_sector+4
0x44A24	0x0A682000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode
__Lib_FAT32_STM32_M3_M4_M7_DE_setClust:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1030 :: 		
; pDE start address is: 0 (R0)
0x433B4	0xB082    SUB	SP, SP, #8
0x433B6	0x9101    STR	R1, [SP, #4]
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1031 :: 		
0x433B8	0xF200031A  ADDW	R3, R0, #26
0x433BC	0xAC01    ADD	R4, SP, #4
0x433BE	0x7822    LDRB	R2, [R4, #0]
0x433C0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1032 :: 		
0x433C2	0xF200021A  ADDW	R2, R0, #26
0x433C6	0x1C53    ADDS	R3, R2, #1
0x433C8	0x1C62    ADDS	R2, R4, #1
0x433CA	0x7812    LDRB	R2, [R2, #0]
0x433CC	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1033 :: 		
0x433CE	0xF2000314  ADDW	R3, R0, #20
0x433D2	0x1CA2    ADDS	R2, R4, #2
0x433D4	0x7812    LDRB	R2, [R2, #0]
0x433D6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1034 :: 		
0x433D8	0xF2000214  ADDW	R2, R0, #20
; pDE end address is: 0 (R0)
0x433DC	0x1C53    ADDS	R3, R2, #1
0x433DE	0x1CE2    ADDS	R2, R4, #3
0x433E0	0x7812    LDRB	R2, [R2, #0]
0x433E2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1036 :: 		
0x433E4	0x2000    MOVS	R0, #0
0x433E6	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1037 :: 		
L_end_DE_setClust:
0x433E8	0xB002    ADD	SP, SP, #8
0x433EA	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setClust
__Lib_FAT32_STM32_M3_M4_M7_DE_setCTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1004 :: 		
; pDE start address is: 0 (R0)
0x433EC	0xB081    SUB	SP, SP, #4
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1005 :: 		
0x433EE	0xF200010E  ADDW	R1, R0, #14
0x433F2	0x1C4A    ADDS	R2, R1, #1
0x433F4	0x4920    LDR	R1, [PC, #128]
0x433F6	0x7809    LDRB	R1, [R1, #0]
0x433F8	0x00C9    LSLS	R1, R1, #3
0x433FA	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1006 :: 		
0x433FC	0xF200010E  ADDW	R1, R0, #14
0x43400	0x1C4C    ADDS	R4, R1, #1
0x43402	0x4B1E    LDR	R3, [PC, #120]
0x43404	0x7819    LDRB	R1, [R3, #0]
0x43406	0x08CA    LSRS	R2, R1, #3
0x43408	0xB2D2    UXTB	R2, R2
0x4340A	0x7821    LDRB	R1, [R4, #0]
0x4340C	0x1889    ADDS	R1, R1, R2
0x4340E	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1007 :: 		
0x43410	0xF200020E  ADDW	R2, R0, #14
0x43414	0x4619    MOV	R1, R3
0x43416	0x7809    LDRB	R1, [R1, #0]
0x43418	0x0149    LSLS	R1, R1, #5
0x4341A	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1008 :: 		
0x4341C	0xF200030E  ADDW	R3, R0, #14
0x43420	0x4917    LDR	R1, [PC, #92]
0x43422	0x7809    LDRB	R1, [R1, #0]
0x43424	0x084A    LSRS	R2, R1, #1
0x43426	0xB2D2    UXTB	R2, R2
0x43428	0x7819    LDRB	R1, [R3, #0]
0x4342A	0x1889    ADDS	R1, R1, R2
0x4342C	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1010 :: 		
0x4342E	0xF2000110  ADDW	R1, R0, #16
0x43432	0x1C4A    ADDS	R2, R1, #1
0x43434	0x4913    LDR	R1, [PC, #76]
0x43436	0x8809    LDRH	R1, [R1, #0]
0x43438	0xF2A171BC  SUBW	R1, R1, #1980
0x4343C	0xB289    UXTH	R1, R1
0x4343E	0x0049    LSLS	R1, R1, #1
0x43440	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1011 :: 		
0x43442	0xF2000110  ADDW	R1, R0, #16
0x43446	0x1C4C    ADDS	R4, R1, #1
0x43448	0x4B0F    LDR	R3, [PC, #60]
0x4344A	0x7819    LDRB	R1, [R3, #0]
0x4344C	0x08CA    LSRS	R2, R1, #3
0x4344E	0xB2D2    UXTB	R2, R2
0x43450	0x7821    LDRB	R1, [R4, #0]
0x43452	0x1889    ADDS	R1, R1, R2
0x43454	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1012 :: 		
0x43456	0xF2000210  ADDW	R2, R0, #16
0x4345A	0x4619    MOV	R1, R3
0x4345C	0x7809    LDRB	R1, [R1, #0]
0x4345E	0x0149    LSLS	R1, R1, #5
0x43460	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1013 :: 		
0x43462	0xF2000310  ADDW	R3, R0, #16
; pDE end address is: 0 (R0)
0x43466	0x4909    LDR	R1, [PC, #36]
0x43468	0x780A    LDRB	R2, [R1, #0]
0x4346A	0x7819    LDRB	R1, [R3, #0]
0x4346C	0x1889    ADDS	R1, R1, R2
0x4346E	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1015 :: 		
0x43470	0x2000    MOVS	R0, #0
0x43472	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1016 :: 		
L_end_DE_setCTime:
0x43474	0xB001    ADD	SP, SP, #4
0x43476	0x4770    BX	LR
0x43478	0x0AE02000  	__Lib_FAT32_STM32_M3_M4_M7___TM+4
0x4347C	0x0AE12000  	__Lib_FAT32_STM32_M3_M4_M7___TM+5
0x43480	0x0AE22000  	__Lib_FAT32_STM32_M3_M4_M7___TM+6
0x43484	0x0ADC2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x43488	0x0ADE2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+2
0x4348C	0x0ADF2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setCTime
__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1017 :: 		
; pDE start address is: 0 (R0)
0x42E7C	0xB081    SUB	SP, SP, #4
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1018 :: 		
0x42E7E	0xF2000116  ADDW	R1, R0, #22
0x42E82	0x1C4A    ADDS	R2, R1, #1
0x42E84	0x4920    LDR	R1, [PC, #128]
0x42E86	0x7809    LDRB	R1, [R1, #0]
0x42E88	0x00C9    LSLS	R1, R1, #3
0x42E8A	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1019 :: 		
0x42E8C	0xF2000116  ADDW	R1, R0, #22
0x42E90	0x1C4C    ADDS	R4, R1, #1
0x42E92	0x4B1E    LDR	R3, [PC, #120]
0x42E94	0x7819    LDRB	R1, [R3, #0]
0x42E96	0x08CA    LSRS	R2, R1, #3
0x42E98	0xB2D2    UXTB	R2, R2
0x42E9A	0x7821    LDRB	R1, [R4, #0]
0x42E9C	0x1889    ADDS	R1, R1, R2
0x42E9E	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1020 :: 		
0x42EA0	0xF2000216  ADDW	R2, R0, #22
0x42EA4	0x4619    MOV	R1, R3
0x42EA6	0x7809    LDRB	R1, [R1, #0]
0x42EA8	0x0149    LSLS	R1, R1, #5
0x42EAA	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1021 :: 		
0x42EAC	0xF2000316  ADDW	R3, R0, #22
0x42EB0	0x4917    LDR	R1, [PC, #92]
0x42EB2	0x7809    LDRB	R1, [R1, #0]
0x42EB4	0x084A    LSRS	R2, R1, #1
0x42EB6	0xB2D2    UXTB	R2, R2
0x42EB8	0x7819    LDRB	R1, [R3, #0]
0x42EBA	0x1889    ADDS	R1, R1, R2
0x42EBC	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1023 :: 		
0x42EBE	0xF2000118  ADDW	R1, R0, #24
0x42EC2	0x1C4A    ADDS	R2, R1, #1
0x42EC4	0x4913    LDR	R1, [PC, #76]
0x42EC6	0x8809    LDRH	R1, [R1, #0]
0x42EC8	0xF2A171BC  SUBW	R1, R1, #1980
0x42ECC	0xB289    UXTH	R1, R1
0x42ECE	0x0049    LSLS	R1, R1, #1
0x42ED0	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1024 :: 		
0x42ED2	0xF2000118  ADDW	R1, R0, #24
0x42ED6	0x1C4C    ADDS	R4, R1, #1
0x42ED8	0x4B0F    LDR	R3, [PC, #60]
0x42EDA	0x7819    LDRB	R1, [R3, #0]
0x42EDC	0x08CA    LSRS	R2, R1, #3
0x42EDE	0xB2D2    UXTB	R2, R2
0x42EE0	0x7821    LDRB	R1, [R4, #0]
0x42EE2	0x1889    ADDS	R1, R1, R2
0x42EE4	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1025 :: 		
0x42EE6	0xF2000218  ADDW	R2, R0, #24
0x42EEA	0x4619    MOV	R1, R3
0x42EEC	0x7809    LDRB	R1, [R1, #0]
0x42EEE	0x0149    LSLS	R1, R1, #5
0x42EF0	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1026 :: 		
0x42EF2	0xF2000318  ADDW	R3, R0, #24
; pDE end address is: 0 (R0)
0x42EF6	0x4909    LDR	R1, [PC, #36]
0x42EF8	0x780A    LDRB	R2, [R1, #0]
0x42EFA	0x7819    LDRB	R1, [R3, #0]
0x42EFC	0x1889    ADDS	R1, R1, R2
0x42EFE	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1028 :: 		
0x42F00	0x2000    MOVS	R0, #0
0x42F02	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1029 :: 		
L_end_DE_setMTime:
0x42F04	0xB001    ADD	SP, SP, #4
0x42F06	0x4770    BX	LR
0x42F08	0x0AE02000  	__Lib_FAT32_STM32_M3_M4_M7___TM+4
0x42F0C	0x0AE12000  	__Lib_FAT32_STM32_M3_M4_M7___TM+5
0x42F10	0x0AE22000  	__Lib_FAT32_STM32_M3_M4_M7___TM+6
0x42F14	0x0ADC2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x42F18	0x0ADE2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+2
0x42F1C	0x0ADF2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setMTime
__Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 977 :: 		
; name83 start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x44970	0xB081    SUB	SP, SP, #4
0x44972	0xF8CDE000  STR	LR, [SP, #0]
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 978 :: 		
0x44976	0x220B    MOVS	R2, #11
0x44978	0xB212    SXTH	R2, R2
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
0x4497A	0xF001FA19  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 979 :: 		
0x4497E	0x2000    MOVS	R0, #0
0x44980	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 980 :: 		
L_end_DE_setNameExt:
0x44982	0xF8DDE000  LDR	LR, [SP, #0]
0x44986	0xB001    ADD	SP, SP, #4
0x44988	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt
__Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte:
;__Lib_FAT32_STM32_M3_M4_M7.c, 985 :: 		
; name start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x44A28	0xB081    SUB	SP, SP, #4
0x44A2A	0xF8CDE000  STR	LR, [SP, #0]
; name end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 986 :: 		
; i start address is: 20 (R5)
0x44A2E	0x2500    MOVS	R5, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 987 :: 		
0x44A30	0xF200030C  ADDW	R3, R0, #12
0x44A34	0x2200    MOVS	R2, #0
0x44A36	0x701A    STRB	R2, [R3, #0]
; pDE end address is: 0 (R0)
; name end address is: 4 (R1)
; i end address is: 20 (R5)
0x44A38	0x4606    MOV	R6, R0
0x44A3A	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 989 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte198:
; i start address is: 20 (R5)
; name start address is: 16 (R4)
; pDE start address is: 24 (R6)
0x44A3C	0x1962    ADDS	R2, R4, R5
0x44A3E	0x7812    LDRB	R2, [R2, #0]
0x44A40	0x2A2E    CMP	R2, #46
0x44A42	0xD011    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1228
0x44A44	0x1962    ADDS	R2, R4, R5
0x44A46	0x7812    LDRB	R2, [R2, #0]
0x44A48	0xB172    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1227
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1226:
;__Lib_FAT32_STM32_M3_M4_M7.c, 990 :: 		
0x44A4A	0x1962    ADDS	R2, R4, R5
0x44A4C	0x7812    LDRB	R2, [R2, #0]
0x44A4E	0xB2D0    UXTB	R0, R2
0x44A50	0xF7FBFEAA  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x44A54	0xB128    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte202
;__Lib_FAT32_STM32_M3_M4_M7.c, 991 :: 		
0x44A56	0xF206030C  ADDW	R3, R6, #12
0x44A5A	0x781A    LDRB	R2, [R3, #0]
0x44A5C	0xF0420208  ORR	R2, R2, #8
0x44A60	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 992 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte202:
;__Lib_FAT32_STM32_M3_M4_M7.c, 993 :: 		
0x44A62	0x1C6D    ADDS	R5, R5, #1
0x44A64	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 994 :: 		
0x44A66	0xE7E9    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte198
;__Lib_FAT32_STM32_M3_M4_M7.c, 989 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1228:
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1227:
;__Lib_FAT32_STM32_M3_M4_M7.c, 995 :: 		
0x44A68	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 0 (R0)
0x44A6A	0xB2D0    UXTB	R0, R2
; name end address is: 16 (R4)
; pDE end address is: 24 (R6)
; i end address is: 0 (R0)
0x44A6C	0x4625    MOV	R5, R4
0x44A6E	0x4634    MOV	R4, R6
0x44A70	0xB2C6    UXTB	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 996 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte203:
; i start address is: 24 (R6)
; pDE start address is: 16 (R4)
; pDE start address is: 16 (R4)
; pDE end address is: 16 (R4)
; name start address is: 20 (R5)
0x44A72	0x19AA    ADDS	R2, R5, R6
0x44A74	0x7812    LDRB	R2, [R2, #0]
0x44A76	0xB172    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte204
; pDE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 997 :: 		
; pDE start address is: 16 (R4)
0x44A78	0x19AA    ADDS	R2, R5, R6
0x44A7A	0x7812    LDRB	R2, [R2, #0]
0x44A7C	0xB2D0    UXTB	R0, R2
0x44A7E	0xF7FBFE93  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x44A82	0xB128    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte205
;__Lib_FAT32_STM32_M3_M4_M7.c, 998 :: 		
0x44A84	0xF204030C  ADDW	R3, R4, #12
0x44A88	0x781A    LDRB	R2, [R3, #0]
0x44A8A	0xF0420210  ORR	R2, R2, #16
0x44A8E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 999 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte205:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1000 :: 		
0x44A90	0x1C76    ADDS	R6, R6, #1
0x44A92	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1001 :: 		
; pDE end address is: 16 (R4)
; name end address is: 20 (R5)
; i end address is: 24 (R6)
0x44A94	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte203
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte204:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1002 :: 		
0x44A96	0x2000    MOVS	R0, #0
0x44A98	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1003 :: 		
L_end_DE_setNTbyte:
0x44A9A	0xF8DDE000  LDR	LR, [SP, #0]
0x44A9E	0xB001    ADD	SP, SP, #4
0x44AA0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte
__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib:
;__Lib_FAT32_STM32_M3_M4_M7.c, 981 :: 		
; Attrib start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x44B60	0xB081    SUB	SP, SP, #4
; Attrib end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; Attrib start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 982 :: 		
0x44B62	0xF200020B  ADDW	R2, R0, #11
; pDE end address is: 0 (R0)
0x44B66	0x7011    STRB	R1, [R2, #0]
; Attrib end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 983 :: 		
0x44B68	0x2000    MOVS	R0, #0
0x44B6A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 984 :: 		
L_end_DE_setAttrib:
0x44B6C	0xB001    ADD	SP, SP, #4
0x44B6E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib
_FAT32_Seek:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4313 :: 		
; pos start address is: 4 (R1)
; fHandle start address is: 0 (R0)
0x44B70	0xB084    SUB	SP, SP, #16
0x44B72	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 4 (R1)
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
; pos start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4317 :: 		
0x44B76	0x2800    CMP	R0, #0
0x44B78	0xDB02    BLT	L__FAT32_Seek1373
0x44B7A	0x2804    CMP	R0, _FAT32_MAX_FILES
0x44B7C	0xDA00    BGE	L__FAT32_Seek1372
0x44B7E	0xE006    B	L_FAT32_Seek989
; fHandle end address is: 0 (R0)
; pos end address is: 4 (R1)
L__FAT32_Seek1373:
L__FAT32_Seek1372:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4318 :: 		
0x44B80	0x23D8    MOVS	R3, #-40
0x44B82	0xB25B    SXTB	R3, R3
0x44B84	0x4A38    LDR	R2, [PC, #224]
0x44B86	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4319 :: 		
0x44B88	0x20FF    MOVS	R0, #-1
0x44B8A	0xB240    SXTB	R0, R0
0x44B8C	0xE068    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4320 :: 		
L_FAT32_Seek989:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4322 :: 		
; pos start address is: 4 (R1)
; fHandle start address is: 0 (R0)
0x44B8E	0x221C    MOVS	R2, #28
0x44B90	0xFB02F300  MUL	R3, R2, R0
; fHandle end address is: 0 (R0)
0x44B94	0x4A35    LDR	R2, [PC, #212]
0x44B96	0x18D2    ADDS	R2, R2, R3
; pf start address is: 0 (R0)
0x44B98	0x4610    MOV	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 4324 :: 		
0x44B9A	0x3218    ADDS	R2, #24
0x44B9C	0x7812    LDRB	R2, [R2, #0]
0x44B9E	0xB932    CBNZ	R2, L_FAT32_Seek990
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4325 :: 		
0x44BA0	0x23DC    MOVS	R3, #-36
0x44BA2	0xB25B    SXTB	R3, R3
0x44BA4	0x4A30    LDR	R2, [PC, #192]
0x44BA6	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4326 :: 		
0x44BA8	0x20FF    MOVS	R0, #-1
0x44BAA	0xB240    SXTB	R0, R0
0x44BAC	0xE058    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4327 :: 		
L_FAT32_Seek990:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4329 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x44BAE	0xF2000214  ADDW	R2, R0, #20
0x44BB2	0x6812    LDR	R2, [R2, #0]
0x44BB4	0x4291    CMP	R1, R2
0x44BB6	0xD906    BLS	L_FAT32_Seek991
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4330 :: 		
0x44BB8	0x23DB    MOVS	R3, #-37
0x44BBA	0xB25B    SXTB	R3, R3
0x44BBC	0x4A2A    LDR	R2, [PC, #168]
0x44BBE	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4331 :: 		
0x44BC0	0x20FF    MOVS	R0, #-1
0x44BC2	0xB240    SXTB	R0, R0
0x44BC4	0xE04C    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4332 :: 		
L_FAT32_Seek991:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4334 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x44BC6	0xF2000210  ADDW	R2, R0, #16
0x44BCA	0x6812    LDR	R2, [R2, #0]
0x44BCC	0x428A    CMP	R2, R1
0x44BCE	0xD102    BNE	L_FAT32_Seek992
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4335 :: 		
0x44BD0	0x2000    MOVS	R0, #0
0x44BD2	0xB240    SXTB	R0, R0
0x44BD4	0xE044    B	L_end_FAT32_Seek
L_FAT32_Seek992:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4337 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x44BD6	0xF2000210  ADDW	R2, R0, #16
0x44BDA	0x6813    LDR	R3, [R2, #0]
0x44BDC	0x4C24    LDR	R4, [PC, #144]
0x44BDE	0x7822    LDRB	R2, [R4, #0]
0x44BE0	0x40D3    LSRS	R3, R2
0x44BE2	0x4622    MOV	R2, R4
0x44BE4	0x7812    LDRB	R2, [R2, #0]
0x44BE6	0xFA21F202  LSR	R2, R1, R2
0x44BEA	0x4293    CMP	R3, R2
0x44BEC	0xD105    BNE	L_FAT32_Seek993
;__Lib_FAT32_STM32_M3_M4_M7.c, 4338 :: 		
0x44BEE	0xF2000210  ADDW	R2, R0, #16
; pf end address is: 0 (R0)
0x44BF2	0x6011    STR	R1, [R2, #0]
; pos end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4339 :: 		
0x44BF4	0x2000    MOVS	R0, #0
0x44BF6	0xB240    SXTB	R0, R0
0x44BF8	0xE032    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4340 :: 		
L_FAT32_Seek993:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4343 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x44BFA	0xF2000210  ADDW	R2, R0, #16
0x44BFE	0x6011    STR	R1, [R2, #0]
; pos end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4344 :: 		
0x44C00	0xF2000210  ADDW	R2, R0, #16
0x44C04	0x6813    LDR	R3, [R2, #0]
0x44C06	0x4A1A    LDR	R2, [PC, #104]
0x44C08	0x7812    LDRB	R2, [R2, #0]
0x44C0A	0xFA23F102  LSR	R1, R3, R2
; i start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4346 :: 		
0x44C0E	0x1D03    ADDS	R3, R0, #4
0x44C10	0x6802    LDR	R2, [R0, #0]
0x44C12	0x601A    STR	R2, [R3, #0]
; pf end address is: 0 (R0)
; i end address is: 4 (R1)
0x44C14	0x4604    MOV	R4, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4347 :: 		
L_FAT32_Seek994:
; i start address is: 4 (R1)
; pf start address is: 16 (R4)
; pf start address is: 16 (R4)
; pf end address is: 16 (R4)
0x44C16	0x2900    CMP	R1, #0
0x44C18	0xD920    BLS	L_FAT32_Seek995
; pf end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4348 :: 		
; pf start address is: 16 (R4)
0x44C1A	0x1D22    ADDS	R2, R4, #4
0x44C1C	0x9203    STR	R2, [SP, #12]
0x44C1E	0x6812    LDR	R2, [R2, #0]
0x44C20	0x9401    STR	R4, [SP, #4]
0x44C22	0x9102    STR	R1, [SP, #8]
0x44C24	0x4610    MOV	R0, R2
0x44C26	0xF001F811  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x44C2A	0x9902    LDR	R1, [SP, #8]
0x44C2C	0x9C01    LDR	R4, [SP, #4]
0x44C2E	0x9A03    LDR	R2, [SP, #12]
0x44C30	0x6010    STR	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4349 :: 		
0x44C32	0x1D22    ADDS	R2, R4, #4
0x44C34	0x6813    LDR	R3, [R2, #0]
0x44C36	0xF06F4270  MVN	R2, #-268435456
0x44C3A	0x4293    CMP	R3, R2
0x44C3C	0xD10C    BNE	L_FAT32_Seek996
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4350 :: 		
0x44C3E	0xF2040310  ADDW	R3, R4, #16
0x44C42	0xF2040214  ADDW	R2, R4, #20
; pf end address is: 16 (R4)
0x44C46	0x6812    LDR	R2, [R2, #0]
0x44C48	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4351 :: 		
0x44C4A	0x23DB    MOVS	R3, #-37
0x44C4C	0xB25B    SXTB	R3, R3
0x44C4E	0x4A06    LDR	R2, [PC, #24]
0x44C50	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4352 :: 		
0x44C52	0x20FF    MOVS	R0, #-1
0x44C54	0xB240    SXTB	R0, R0
0x44C56	0xE003    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4353 :: 		
L_FAT32_Seek996:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4354 :: 		
; i start address is: 4 (R1)
; pf start address is: 16 (R4)
0x44C58	0x1E49    SUBS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 4355 :: 		
; pf end address is: 16 (R4)
; i end address is: 4 (R1)
0x44C5A	0xE7DC    B	L_FAT32_Seek994
L_FAT32_Seek995:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4357 :: 		
0x44C5C	0x2000    MOVS	R0, #0
0x44C5E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4358 :: 		
L_end_FAT32_Seek:
0x44C60	0xF8DDE000  LDR	LR, [SP, #0]
0x44C64	0xB004    ADD	SP, SP, #16
0x44C66	0x4770    BX	LR
0x44C68	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x44C6C	0x0A6C2000  	_fat32_fdesc+0
0x44C70	0x093A2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2+0
; end of _FAT32_Seek
_FAT32_Size:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2272 :: 		
; pSize start address is: 4 (R1)
; fn start address is: 0 (R0)
0x474C0	0xB0C6    SUB	SP, SP, #280
0x474C2	0xF8CDE000  STR	LR, [SP, #0]
; pSize end address is: 4 (R1)
; fn end address is: 0 (R0)
; fn start address is: 0 (R0)
; pSize start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2276 :: 		
0x474C6	0x2200    MOVS	R2, #0
0x474C8	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2278 :: 		
0x474CA	0xAA02    ADD	R2, SP, #8
0x474CC	0x9101    STR	R1, [SP, #4]
0x474CE	0x4611    MOV	R1, R2
; fn end address is: 0 (R0)
0x474D0	0xF7FEFC80  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x474D4	0x9901    LDR	R1, [SP, #4]
0x474D6	0x2801    CMP	R0, #1
0x474D8	0xD002    BEQ	L_FAT32_Size561
; pSize end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2279 :: 		
0x474DA	0x20FF    MOVS	R0, #-1
0x474DC	0xB240    SXTB	R0, R0
0x474DE	0xE010    B	L_end_FAT32_Size
L_FAT32_Size561:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2282 :: 		
; pSize start address is: 4 (R1)
0x474E0	0xF89D2107  LDRB	R2, [SP, #263]
0x474E4	0xF00202D8  AND	R2, R2, #216
0x474E8	0xB2D2    UXTB	R2, R2
0x474EA	0xB132    CBZ	R2, L_FAT32_Size562
; pSize end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2283 :: 		
0x474EC	0x23E1    MOVS	R3, #-31
0x474EE	0xB25B    SXTB	R3, R3
0x474F0	0x4A06    LDR	R2, [PC, #24]
0x474F2	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2284 :: 		
0x474F4	0x20FF    MOVS	R0, #-1
0x474F6	0xB240    SXTB	R0, R0
0x474F8	0xE003    B	L_end_FAT32_Size
;__Lib_FAT32_STM32_M3_M4_M7.c, 2285 :: 		
L_FAT32_Size562:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2286 :: 		
; pSize start address is: 4 (R1)
0x474FA	0x9A42    LDR	R2, [SP, #264]
0x474FC	0x600A    STR	R2, [R1, #0]
; pSize end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2287 :: 		
0x474FE	0x2000    MOVS	R0, #0
0x47500	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2288 :: 		
L_end_FAT32_Size:
0x47502	0xF8DDE000  LDR	LR, [SP, #0]
0x47506	0xB046    ADD	SP, SP, #280
0x47508	0x4770    BX	LR
0x4750A	0xBF00    NOP
0x4750C	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of _FAT32_Size
_FAT32_Read:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3912 :: 		
; fHandle start address is: 0 (R0)
0x47510	0xB08B    SUB	SP, SP, #44
0x47512	0xF8CDE000  STR	LR, [SP, #0]
0x47516	0x9107    STR	R1, [SP, #28]
0x47518	0xF8AD2020  STRH	R2, [SP, #32]
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3925 :: 		
0x4751C	0x2800    CMP	R0, #0
0x4751E	0xDB02    BLT	L__FAT32_Read1391
0x47520	0x2804    CMP	R0, _FAT32_MAX_FILES
0x47522	0xDA00    BGE	L__FAT32_Read1390
0x47524	0xE006    B	L_FAT32_Read905
; fHandle end address is: 0 (R0)
L__FAT32_Read1391:
L__FAT32_Read1390:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3926 :: 		
0x47526	0x24D8    MOVS	R4, #-40
0x47528	0xB264    SXTB	R4, R4
0x4752A	0x4B86    LDR	R3, [PC, #536]
0x4752C	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3927 :: 		
0x4752E	0x20FF    MOVS	R0, #-1
0x47530	0xB240    SXTB	R0, R0
0x47532	0xE102    B	L_end_FAT32_Read
;__Lib_FAT32_STM32_M3_M4_M7.c, 3928 :: 		
L_FAT32_Read905:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3930 :: 		
; fHandle start address is: 0 (R0)
0x47534	0xF8BD3020  LDRH	R3, [SP, #32]
0x47538	0xB913    CBNZ	R3, L_FAT32_Read906
; fHandle end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3931 :: 		
0x4753A	0x2000    MOVS	R0, #0
0x4753C	0xB240    SXTB	R0, R0
0x4753E	0xE0FC    B	L_end_FAT32_Read
L_FAT32_Read906:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3933 :: 		
; fHandle start address is: 0 (R0)
0x47540	0x231C    MOVS	R3, #28
0x47542	0xFB03F400  MUL	R4, R3, R0
; fHandle end address is: 0 (R0)
0x47546	0x4B80    LDR	R3, [PC, #512]
0x47548	0x191B    ADDS	R3, R3, R4
0x4754A	0x9301    STR	R3, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3936 :: 		
0x4754C	0x3318    ADDS	R3, #24
0x4754E	0x781B    LDRB	R3, [R3, #0]
0x47550	0xF0030301  AND	R3, R3, #1
0x47554	0xB2DB    UXTB	R3, R3
0x47556	0xB933    CBNZ	R3, L_FAT32_Read907
;__Lib_FAT32_STM32_M3_M4_M7.c, 3937 :: 		
0x47558	0x24DC    MOVS	R4, #-36
0x4755A	0xB264    SXTB	R4, R4
0x4755C	0x4B79    LDR	R3, [PC, #484]
0x4755E	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3938 :: 		
0x47560	0x20FF    MOVS	R0, #-1
0x47562	0xB240    SXTB	R0, R0
0x47564	0xE0E9    B	L_end_FAT32_Read
;__Lib_FAT32_STM32_M3_M4_M7.c, 3939 :: 		
L_FAT32_Read907:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3941 :: 		
0x47566	0x2300    MOVS	R3, #0
0x47568	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3942 :: 		
0x4756C	0x9B01    LDR	R3, [SP, #4]
0x4756E	0x3310    ADDS	R3, #16
0x47570	0x681C    LDR	R4, [R3, #0]
0x47572	0x9402    STR	R4, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3943 :: 		
0x47574	0x9B01    LDR	R3, [SP, #4]
0x47576	0x3314    ADDS	R3, #20
0x47578	0x681B    LDR	R3, [R3, #0]
0x4757A	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3945 :: 		
0x4757C	0x1B1C    SUB	R4, R3, R4
0x4757E	0xF8BD3020  LDRH	R3, [SP, #32]
0x47582	0x42A3    CMP	R3, R4
0x47584	0xD90B    BLS	L_FAT32_Read908
;__Lib_FAT32_STM32_M3_M4_M7.c, 3947 :: 		
0x47586	0x9C02    LDR	R4, [SP, #8]
0x47588	0x9B03    LDR	R3, [SP, #12]
0x4758A	0x1B1B    SUB	R3, R3, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 3948 :: 		
0x4758C	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3949 :: 		
0x47590	0x2301    MOVS	R3, #1
0x47592	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3950 :: 		
0x47596	0x24DB    MOVS	R4, #-37
0x47598	0xB264    SXTB	R4, R4
0x4759A	0x4B6A    LDR	R3, [PC, #424]
0x4759C	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3951 :: 		
L_FAT32_Read908:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3953 :: 		
0x4759E	0x9B01    LDR	R3, [SP, #4]
0x475A0	0x1D1B    ADDS	R3, R3, #4
0x475A2	0x681B    LDR	R3, [R3, #0]
0x475A4	0x4618    MOV	R0, R3
0x475A6	0xF7FEFB91  BL	_FAT32_ClustToSect+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3956 :: 		
0x475AA	0x4B68    LDR	R3, [PC, #416]
0x475AC	0x681B    LDR	R3, [R3, #0]
0x475AE	0x1E5C    SUBS	R4, R3, #1
0x475B0	0x9B02    LDR	R3, [SP, #8]
0x475B2	0xEA030404  AND	R4, R3, R4, LSL #0
0x475B6	0x4B66    LDR	R3, [PC, #408]
0x475B8	0x781B    LDRB	R3, [R3, #0]
0x475BA	0xFA24F303  LSR	R3, R4, R3
0x475BE	0xF88D3018  STRB	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3957 :: 		
0x475C2	0xB2DB    UXTB	R3, R3
0x475C4	0x18C3    ADDS	R3, R0, R3
; sc start address is: 0 (R0)
0x475C6	0x4618    MOV	R0, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 3958 :: 		
0x475C8	0x4D62    LDR	R5, [PC, #392]
0x475CA	0x882B    LDRH	R3, [R5, #0]
0x475CC	0x1E5C    SUBS	R4, R3, #1
0x475CE	0xB2A4    UXTH	R4, R4
0x475D0	0x9B02    LDR	R3, [SP, #8]
0x475D2	0x4023    ANDS	R3, R4
0x475D4	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3960 :: 		
0x475D8	0xF8BD4020  LDRH	R4, [SP, #32]
0x475DC	0xB29B    UXTH	R3, R3
0x475DE	0x191C    ADDS	R4, R3, R4
0x475E0	0xB2A4    UXTH	R4, R4
0x475E2	0x462B    MOV	R3, R5
0x475E4	0x881B    LDRH	R3, [R3, #0]
0x475E6	0x429C    CMP	R4, R3
0x475E8	0xD206    BCS	L_FAT32_Read909
;__Lib_FAT32_STM32_M3_M4_M7.c, 3961 :: 		
; sc end address is: 0 (R0)
0x475EA	0xF7FAFA7D  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x475EE	0xB110    CBZ	R0, L_FAT32_Read910
;__Lib_FAT32_STM32_M3_M4_M7.c, 3962 :: 		
0x475F0	0x20FF    MOVS	R0, #-1
0x475F2	0xB240    SXTB	R0, R0
0x475F4	0xE0A1    B	L_end_FAT32_Read
L_FAT32_Read910:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3963 :: 		
0x475F6	0xE005    B	L_FAT32_Read911
L_FAT32_Read909:
; sc start address is: 0 (R0)
; sc end address is: 0 (R0)
0x475F8	0xF7FEFB7C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x475FC	0xB110    CBZ	R0, L_FAT32_Read912
;__Lib_FAT32_STM32_M3_M4_M7.c, 3964 :: 		
0x475FE	0x20FF    MOVS	R0, #-1
0x47600	0xB240    SXTB	R0, R0
0x47602	0xE09A    B	L_end_FAT32_Read
L_FAT32_Read912:
L_FAT32_Read911:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3966 :: 		
0x47604	0xF8BD4016  LDRH	R4, [SP, #22]
0x47608	0x4B53    LDR	R3, [PC, #332]
0x4760A	0x191B    ADDS	R3, R3, R4
0x4760C	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3967 :: 		
0x4760E	0x2300    MOVS	R3, #0
0x47610	0xF8AD3014  STRH	R3, [SP, #20]
L_FAT32_Read913:
0x47614	0xF8BD4020  LDRH	R4, [SP, #32]
0x47618	0xF8BD3014  LDRH	R3, [SP, #20]
0x4761C	0x42A3    CMP	R3, R4
0x4761E	0xF0808076  BCS	L_FAT32_Read914
;__Lib_FAT32_STM32_M3_M4_M7.c, 3968 :: 		
0x47622	0x9B04    LDR	R3, [SP, #16]
0x47624	0x781C    LDRB	R4, [R3, #0]
0x47626	0x9B07    LDR	R3, [SP, #28]
0x47628	0x701C    STRB	R4, [R3, #0]
0x4762A	0x9B07    LDR	R3, [SP, #28]
0x4762C	0x1C5B    ADDS	R3, R3, #1
0x4762E	0x9307    STR	R3, [SP, #28]
0x47630	0x9B04    LDR	R3, [SP, #16]
0x47632	0x1C5C    ADDS	R4, R3, #1
0x47634	0x9404    STR	R4, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3969 :: 		
0x47636	0x4B49    LDR	R3, [PC, #292]
0x47638	0x681B    LDR	R3, [R3, #0]
0x4763A	0x429C    CMP	R4, R3
0x4763C	0xF0408061  BNE	L_FAT32_Read916
;__Lib_FAT32_STM32_M3_M4_M7.c, 3973 :: 		
0x47640	0x4B45    LDR	R3, [PC, #276]
0x47642	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3975 :: 		
0x47644	0xF89D3018  LDRB	R3, [SP, #24]
0x47648	0x1C5C    ADDS	R4, R3, #1
0x4764A	0xB2E4    UXTB	R4, R4
0x4764C	0xF88D4018  STRB	R4, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3976 :: 		
0x47650	0x4B43    LDR	R3, [PC, #268]
0x47652	0x781B    LDRB	R3, [R3, #0]
0x47654	0x429C    CMP	R4, R3
0x47656	0xD146    BNE	L_FAT32_Read917
;__Lib_FAT32_STM32_M3_M4_M7.c, 3980 :: 		
0x47658	0xF7F9FDCC  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x4765C	0xB118    CBZ	R0, L_FAT32_Read918
;__Lib_FAT32_STM32_M3_M4_M7.c, 3981 :: 		
0x4765E	0x2301    MOVS	R3, #1
0x47660	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3982 :: 		
0x47664	0xE053    B	L_FAT32_Read914
;__Lib_FAT32_STM32_M3_M4_M7.c, 3983 :: 		
L_FAT32_Read918:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3985 :: 		
0x47666	0x2300    MOVS	R3, #0
0x47668	0xF88D3018  STRB	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3987 :: 		
0x4766C	0x9B01    LDR	R3, [SP, #4]
0x4766E	0x1D1B    ADDS	R3, R3, #4
0x47670	0x930A    STR	R3, [SP, #40]
0x47672	0x681B    LDR	R3, [R3, #0]
0x47674	0x4618    MOV	R0, R3
0x47676	0xF7FEFAE9  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x4767A	0x9B0A    LDR	R3, [SP, #40]
0x4767C	0x6018    STR	R0, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3988 :: 		
0x4767E	0x9B01    LDR	R3, [SP, #4]
0x47680	0x1D1B    ADDS	R3, R3, #4
0x47682	0x681C    LDR	R4, [R3, #0]
0x47684	0xF06F4370  MVN	R3, #-268435456
0x47688	0x429C    CMP	R4, R3
0x4768A	0xD116    BNE	L_FAT32_Read919
;__Lib_FAT32_STM32_M3_M4_M7.c, 3989 :: 		
0x4768C	0x9B01    LDR	R3, [SP, #4]
0x4768E	0xF2030410  ADDW	R4, R3, #16
0x47692	0x9B03    LDR	R3, [SP, #12]
0x47694	0x6023    STR	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3990 :: 		
0x47696	0xF8BD3020  LDRH	R3, [SP, #32]
0x4769A	0x1E5C    SUBS	R4, R3, #1
0x4769C	0xB2A4    UXTH	R4, R4
0x4769E	0xF8BD3014  LDRH	R3, [SP, #20]
0x476A2	0x42A3    CMP	R3, R4
0x476A4	0xD102    BNE	L_FAT32_Read920
;__Lib_FAT32_STM32_M3_M4_M7.c, 3991 :: 		
0x476A6	0x2000    MOVS	R0, #0
0x476A8	0xB240    SXTB	R0, R0
0x476AA	0xE046    B	L_end_FAT32_Read
L_FAT32_Read920:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3993 :: 		
0x476AC	0x24DB    MOVS	R4, #-37
0x476AE	0xB264    SXTB	R4, R4
0x476B0	0x4B24    LDR	R3, [PC, #144]
0x476B2	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3994 :: 		
0x476B4	0x20FF    MOVS	R0, #-1
0x476B6	0xB240    SXTB	R0, R0
0x476B8	0xE03F    B	L_end_FAT32_Read
;__Lib_FAT32_STM32_M3_M4_M7.c, 3996 :: 		
L_FAT32_Read919:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3998 :: 		
0x476BA	0xF8BD3020  LDRH	R3, [SP, #32]
0x476BE	0x1E5C    SUBS	R4, R3, #1
0x476C0	0xB2A4    UXTH	R4, R4
0x476C2	0xF8BD3014  LDRH	R3, [SP, #20]
0x476C6	0x42A3    CMP	R3, R4
0x476C8	0xD00C    BEQ	L_FAT32_Read922
;__Lib_FAT32_STM32_M3_M4_M7.c, 3999 :: 		
0x476CA	0x9B01    LDR	R3, [SP, #4]
0x476CC	0x1D1B    ADDS	R3, R3, #4
0x476CE	0x681B    LDR	R3, [R3, #0]
0x476D0	0x4618    MOV	R0, R3
0x476D2	0xF7FEFAFB  BL	_FAT32_ClustToSect+0
0x476D6	0xF7FEFB0D  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x476DA	0xB118    CBZ	R0, L_FAT32_Read923
;__Lib_FAT32_STM32_M3_M4_M7.c, 4000 :: 		
0x476DC	0x2301    MOVS	R3, #1
0x476DE	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4001 :: 		
0x476E2	0xE014    B	L_FAT32_Read914
;__Lib_FAT32_STM32_M3_M4_M7.c, 4002 :: 		
L_FAT32_Read923:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4003 :: 		
L_FAT32_Read922:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4004 :: 		
0x476E4	0xE00D    B	L_FAT32_Read924
L_FAT32_Read917:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4008 :: 		
0x476E6	0xF8BD3020  LDRH	R3, [SP, #32]
0x476EA	0x1E5C    SUBS	R4, R3, #1
0x476EC	0xB2A4    UXTH	R4, R4
0x476EE	0xF8BD3014  LDRH	R3, [SP, #20]
0x476F2	0x42A3    CMP	R3, R4
0x476F4	0xD005    BEQ	L_FAT32_Read925
;__Lib_FAT32_STM32_M3_M4_M7.c, 4009 :: 		
0x476F6	0xF7FDFD8D  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x476FA	0xB110    CBZ	R0, L_FAT32_Read926
;__Lib_FAT32_STM32_M3_M4_M7.c, 4010 :: 		
0x476FC	0x20FF    MOVS	R0, #-1
0x476FE	0xB240    SXTB	R0, R0
0x47700	0xE01B    B	L_end_FAT32_Read
L_FAT32_Read926:
L_FAT32_Read925:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4011 :: 		
L_FAT32_Read924:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4012 :: 		
L_FAT32_Read916:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3967 :: 		
0x47702	0xF8BD3014  LDRH	R3, [SP, #20]
0x47706	0x1C5B    ADDS	R3, R3, #1
0x47708	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4013 :: 		
0x4770C	0xE782    B	L_FAT32_Read913
L_FAT32_Read914:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4015 :: 		
0x4770E	0x9B01    LDR	R3, [SP, #4]
0x47710	0xF2030510  ADDW	R5, R3, #16
0x47714	0xF8BD4014  LDRH	R4, [SP, #20]
0x47718	0x9B02    LDR	R3, [SP, #8]
0x4771A	0x191B    ADDS	R3, R3, R4
0x4771C	0x602B    STR	R3, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4017 :: 		
0x4771E	0xF7F9FD69  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x47722	0xB110    CBZ	R0, L_FAT32_Read927
;__Lib_FAT32_STM32_M3_M4_M7.c, 4018 :: 		
0x47724	0x20FF    MOVS	R0, #-1
0x47726	0xB240    SXTB	R0, R0
0x47728	0xE007    B	L_end_FAT32_Read
L_FAT32_Read927:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4020 :: 		
0x4772A	0xF89D3019  LDRB	R3, [SP, #25]
0x4772E	0xB113    CBZ	R3, L_FAT32_Read928
;__Lib_FAT32_STM32_M3_M4_M7.c, 4021 :: 		
0x47730	0x20FF    MOVS	R0, #-1
0x47732	0xB240    SXTB	R0, R0
0x47734	0xE001    B	L_end_FAT32_Read
L_FAT32_Read928:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4023 :: 		
0x47736	0x2000    MOVS	R0, #0
0x47738	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4024 :: 		
L_end_FAT32_Read:
0x4773A	0xF8DDE000  LDR	LR, [SP, #0]
0x4773E	0xB00B    ADD	SP, SP, #44
0x47740	0x4770    BX	LR
0x47742	0xBF00    NOP
0x47744	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x47748	0x0A6C2000  	_fat32_fdesc+0
0x4774C	0x093C2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
0x47750	0x06F22000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2+0
0x47754	0x09042000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+12
0x47758	0x06F82000  	_f32_sector+4
0x4775C	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x47760	0x09062000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
; end of _FAT32_Read
_Write_Begin:
;Bootloader_STM32.c, 183 :: 		void Write_Begin()
0x46988	0xB085    SUB	SP, SP, #20
0x4698A	0xF8CDE000  STR	LR, [SP, #0]
;Bootloader_STM32.c, 192 :: 		arm_m0_inst = 0x4800 + 1;
; arm_m0_inst start address is: 12 (R3)
0x4698E	0xF6440301  MOVW	R3, #18433
;Bootloader_STM32.c, 194 :: 		appResetVector[0] = arm_m0_inst;
0x46992	0xAA01    ADD	R2, SP, #4
0x46994	0x2001    MOVS	R0, #1
0x46996	0x7010    STRB	R0, [R2, #0]
;Bootloader_STM32.c, 195 :: 		appResetVector[1] = arm_m0_inst >> 8;
0x46998	0x1C51    ADDS	R1, R2, #1
0x4699A	0x0A18    LSRS	R0, R3, #8
; arm_m0_inst end address is: 12 (R3)
0x4699C	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 198 :: 		arm_m0_inst = 0x4685;
; arm_m0_inst start address is: 12 (R3)
0x4699E	0xF2446385  MOVW	R3, #18053
;Bootloader_STM32.c, 200 :: 		appResetVector[2] = arm_m0_inst;
0x469A2	0x1C91    ADDS	R1, R2, #2
0x469A4	0x2085    MOVS	R0, #133
0x469A6	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 201 :: 		appResetVector[3] = arm_m0_inst >> 8;
0x469A8	0x1CD1    ADDS	R1, R2, #3
0x469AA	0x0A18    LSRS	R0, R3, #8
; arm_m0_inst end address is: 12 (R3)
0x469AC	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 204 :: 		arm_m0_inst = 0x4800 + 1;
; arm_m0_inst start address is: 12 (R3)
0x469AE	0xF6440301  MOVW	R3, #18433
;Bootloader_STM32.c, 206 :: 		appResetVector[4] = arm_m0_inst;
0x469B2	0x1D11    ADDS	R1, R2, #4
0x469B4	0x2001    MOVS	R0, #1
0x469B6	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 207 :: 		appResetVector[5] = arm_m0_inst >> 8;
0x469B8	0x1D51    ADDS	R1, R2, #5
0x469BA	0x0A18    LSRS	R0, R3, #8
; arm_m0_inst end address is: 12 (R3)
0x469BC	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 210 :: 		arm_m0_inst = 0x4700;
; arm_m0_inst start address is: 12 (R3)
0x469BE	0xF2447300  MOVW	R3, #18176
;Bootloader_STM32.c, 211 :: 		appResetVector[6] = arm_m0_inst;
0x469C2	0x1D91    ADDS	R1, R2, #6
0x469C4	0x2000    MOVS	R0, #0
0x469C6	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 212 :: 		appResetVector[7] = arm_m0_inst >> 8;
0x469C8	0x1DD1    ADDS	R1, R2, #7
0x469CA	0x0A18    LSRS	R0, R3, #8
; arm_m0_inst end address is: 12 (R3)
0x469CC	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 215 :: 		appResetVector[8] = block[0];
0x469CE	0xF2020108  ADDW	R1, R2, #8
0x469D2	0x4841    LDR	R0, [PC, #260]
0x469D4	0x7800    LDRB	R0, [R0, #0]
0x469D6	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 216 :: 		appResetVector[9] = block[1];
0x469D8	0xF2020109  ADDW	R1, R2, #9
0x469DC	0x483F    LDR	R0, [PC, #252]
0x469DE	0x7800    LDRB	R0, [R0, #0]
0x469E0	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 217 :: 		appResetVector[10] = block[2];
0x469E2	0xF202010A  ADDW	R1, R2, #10
0x469E6	0x483E    LDR	R0, [PC, #248]
0x469E8	0x7800    LDRB	R0, [R0, #0]
0x469EA	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 218 :: 		appResetVector[11] = block[3];
0x469EC	0xF202010B  ADDW	R1, R2, #11
0x469F0	0x483C    LDR	R0, [PC, #240]
0x469F2	0x7800    LDRB	R0, [R0, #0]
0x469F4	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 221 :: 		appResetVector[12] = block[4];
0x469F6	0xF202010C  ADDW	R1, R2, #12
0x469FA	0x483B    LDR	R0, [PC, #236]
0x469FC	0x7800    LDRB	R0, [R0, #0]
0x469FE	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 222 :: 		appResetVector[13] = block[5];
0x46A00	0xF202010D  ADDW	R1, R2, #13
0x46A04	0x4839    LDR	R0, [PC, #228]
0x46A06	0x7800    LDRB	R0, [R0, #0]
0x46A08	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 223 :: 		appResetVector[14] = block[6];
0x46A0A	0xF202010E  ADDW	R1, R2, #14
0x46A0E	0x4838    LDR	R0, [PC, #224]
0x46A10	0x7800    LDRB	R0, [R0, #0]
0x46A12	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 224 :: 		appResetVector[15] = block[7];
0x46A14	0xF202010F  ADDW	R1, R2, #15
0x46A18	0x4836    LDR	R0, [PC, #216]
0x46A1A	0x7800    LDRB	R0, [R0, #0]
0x46A1C	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 226 :: 		FLASH_Unlock();
0x46A1E	0xF7FEF841  BL	_FLASH_Unlock+0
;Bootloader_STM32.c, 229 :: 		FLASH_EraseSector(_FLASH_SECTOR_7);
0x46A22	0xF04F0038  MOV	R0, #56
0x46A26	0xF7FEF85B  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 231 :: 		for (i = 0; i < 8; i++)
; i start address is: 24 (R6)
0x46A2A	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Write_Begin27:
; i start address is: 24 (R6)
0x46A2C	0x2E08    CMP	R6, #8
0x46A2E	0xD212    BCS	L_Write_Begin28
;Bootloader_STM32.c, 233 :: 		dataToWrite = appResetVector[i * 2] | (appResetVector[i * 2 + 1] << 8);
0x46A30	0x0073    LSLS	R3, R6, #1
0x46A32	0xB29B    UXTH	R3, R3
0x46A34	0xAA01    ADD	R2, SP, #4
0x46A36	0x18D0    ADDS	R0, R2, R3
0x46A38	0x7801    LDRB	R1, [R0, #0]
0x46A3A	0x1C58    ADDS	R0, R3, #1
0x46A3C	0xB280    UXTH	R0, R0
0x46A3E	0x1810    ADDS	R0, R2, R0
0x46A40	0x7800    LDRB	R0, [R0, #0]
0x46A42	0x0200    LSLS	R0, R0, #8
0x46A44	0xB280    UXTH	R0, R0
0x46A46	0x4301    ORRS	R1, R0
;Bootloader_STM32.c, 234 :: 		FLASH_Write_HalfWord( ( START_PROGRAM_ADDR + FLASH_DEFAULT_ADDR + i*2 ), dataToWrite);
0x46A48	0x482B    LDR	R0, [PC, #172]
0x46A4A	0x18C0    ADDS	R0, R0, R3
0x46A4C	0xF7FDFCD0  BL	_FLASH_Write_HalfWord+0
;Bootloader_STM32.c, 231 :: 		for (i = 0; i < 8; i++)
0x46A50	0x1C76    ADDS	R6, R6, #1
0x46A52	0xB2B6    UXTH	R6, R6
;Bootloader_STM32.c, 235 :: 		}
; i end address is: 24 (R6)
0x46A54	0xE7EA    B	L_Write_Begin27
L_Write_Begin28:
;Bootloader_STM32.c, 237 :: 		FLASH_Lock();
0x46A56	0xF7FCF90F  BL	_FLASH_Lock+0
;Bootloader_STM32.c, 239 :: 		ptr = (unsigned long*)0x00000000;
; ptr start address is: 12 (R3)
0x46A5A	0x4B28    LDR	R3, [PC, #160]
;Bootloader_STM32.c, 240 :: 		block[0] = LoWord(*ptr);
0x46A5C	0x8819    LDRH	R1, [R3, #0]
0x46A5E	0x481E    LDR	R0, [PC, #120]
0x46A60	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 241 :: 		block[1] = LoWord(*ptr) >> 8;
0x46A62	0x8818    LDRH	R0, [R3, #0]
0x46A64	0x0A01    LSRS	R1, R0, #8
0x46A66	0x481D    LDR	R0, [PC, #116]
0x46A68	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 242 :: 		block[2] = HiWord(*ptr);
0x46A6A	0x1C98    ADDS	R0, R3, #2
0x46A6C	0x8801    LDRH	R1, [R0, #0]
0x46A6E	0x481C    LDR	R0, [PC, #112]
0x46A70	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 243 :: 		block[3] = HiWord(*ptr) >> 8;
0x46A72	0x1C98    ADDS	R0, R3, #2
0x46A74	0x8800    LDRH	R0, [R0, #0]
0x46A76	0x0A01    LSRS	R1, R0, #8
0x46A78	0x481A    LDR	R0, [PC, #104]
0x46A7A	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 245 :: 		ptr++;
0x46A7C	0x1D1A    ADDS	R2, R3, #4
; ptr end address is: 12 (R3)
;Bootloader_STM32.c, 247 :: 		block[4] = LoWord(*ptr);
0x46A7E	0x8811    LDRH	R1, [R2, #0]
0x46A80	0x4819    LDR	R0, [PC, #100]
0x46A82	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 248 :: 		block[5] = LoWord(*ptr) >> 8;
0x46A84	0x8810    LDRH	R0, [R2, #0]
0x46A86	0x0A01    LSRS	R1, R0, #8
0x46A88	0x4818    LDR	R0, [PC, #96]
0x46A8A	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 249 :: 		block[6] = HiWord(*ptr);
0x46A8C	0x1C90    ADDS	R0, R2, #2
0x46A8E	0x8801    LDRH	R1, [R0, #0]
0x46A90	0x4817    LDR	R0, [PC, #92]
0x46A92	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 250 :: 		block[7] = HiWord(*ptr) >> 8;
0x46A94	0x1C90    ADDS	R0, R2, #2
0x46A96	0x8800    LDRH	R0, [R0, #0]
0x46A98	0x0A01    LSRS	R1, R0, #8
0x46A9A	0x4816    LDR	R0, [PC, #88]
0x46A9C	0x7001    STRB	R1, [R0, #0]
;Bootloader_STM32.c, 253 :: 		FLASH_EraseSector(_FLASH_SECTOR_0);
0x46A9E	0xF04F0000  MOV	R0, #0
0x46AA2	0xF7FEF81D  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 254 :: 		FLASH_EraseSector(_FLASH_SECTOR_1);
0x46AA6	0xF04F0008  MOV	R0, #8
0x46AAA	0xF7FEF819  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 255 :: 		FLASH_EraseSector(_FLASH_SECTOR_2);
0x46AAE	0xF04F0010  MOV	R0, #16
0x46AB2	0xF7FEF815  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 256 :: 		FLASH_EraseSector(_FLASH_SECTOR_3);
0x46AB6	0xF04F0018  MOV	R0, #24
0x46ABA	0xF7FEF811  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 257 :: 		FLASH_EraseSector(_FLASH_SECTOR_4);
0x46ABE	0xF04F0020  MOV	R0, #32
0x46AC2	0xF7FEF80D  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 258 :: 		FLASH_EraseSector(_FLASH_SECTOR_5);
0x46AC6	0xF04F0028  MOV	R0, #40
0x46ACA	0xF7FEF809  BL	_FLASH_EraseSector+0
;Bootloader_STM32.c, 259 :: 		}
L_end_Write_Begin:
0x46ACE	0xF8DDE000  LDR	LR, [SP, #0]
0x46AD2	0xB005    ADD	SP, SP, #20
0x46AD4	0x4770    BX	LR
0x46AD6	0xBF00    NOP
0x46AD8	0x02EC2000  	Bootloader_STM32_block+0
0x46ADC	0x02ED2000  	Bootloader_STM32_block+1
0x46AE0	0x02EE2000  	Bootloader_STM32_block+2
0x46AE4	0x02EF2000  	Bootloader_STM32_block+3
0x46AE8	0x02F02000  	Bootloader_STM32_block+4
0x46AEC	0x02F12000  	Bootloader_STM32_block+5
0x46AF0	0x02F22000  	Bootloader_STM32_block+6
0x46AF4	0x02F32000  	Bootloader_STM32_block+7
0x46AF8	0x00000806  	#134610944
0x46AFC	0x00000000  	#0
; end of _Write_Begin
_FLASH_Unlock:
;__Lib_FLASH_32F401x_512.c, 284 :: 		
0x44AA4	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F401x_512.c, 286 :: 		
0x44AA6	0x4808    LDR	R0, [PC, #32]
0x44AA8	0x6800    LDR	R0, [R0, #0]
0x44AAA	0xB128    CBZ	R0, L_FLASH_Unlock20
;__Lib_FLASH_32F401x_512.c, 289 :: 		
0x44AAC	0x4907    LDR	R1, [PC, #28]
0x44AAE	0x4808    LDR	R0, [PC, #32]
0x44AB0	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 290 :: 		
0x44AB2	0x4908    LDR	R1, [PC, #32]
0x44AB4	0x4806    LDR	R0, [PC, #24]
0x44AB6	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 291 :: 		
L_FLASH_Unlock20:
;__Lib_FLASH_32F401x_512.c, 294 :: 		
0x44AB8	0x2101    MOVS	R1, #1
0x44ABA	0xB249    SXTB	R1, R1
0x44ABC	0x4806    LDR	R0, [PC, #24]
0x44ABE	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 295 :: 		
0x44AC0	0x4806    LDR	R0, [PC, #24]
0x44AC2	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 296 :: 		
L_end_FLASH_Unlock:
0x44AC4	0xB001    ADD	SP, SP, #4
0x44AC6	0x4770    BX	LR
0x44AC8	0x827C4247  	FLASH_CR+0
0x44ACC	0x01234567  	#1164378403
0x44AD0	0x3C044002  	FLASH_KEYR+0
0x44AD4	0x89ABCDEF  	#-839939669
0x44AD8	0x80244247  	FLASH_ACR+0
0x44ADC	0x80284247  	FLASH_ACR+0
; end of _FLASH_Unlock
_FLASH_EraseSector:
;__Lib_FLASH_32F401x_512.c, 326 :: 		
; sector start address is: 0 (R0)
0x44AE0	0xB081    SUB	SP, SP, #4
0x44AE2	0xF8CDE000  STR	LR, [SP, #0]
0x44AE6	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_FLASH_32F401x_512.c, 328 :: 		
;__Lib_FLASH_32F401x_512.c, 330 :: 		
0x44AE8	0xF7FEF8A8  BL	__Lib_FLASH_32F401x_512_FLASH_ClearFlags+0
;__Lib_FLASH_32F401x_512.c, 331 :: 		
0x44AEC	0xF7FFFFDA  BL	_FLASH_Unlock+0
;__Lib_FLASH_32F401x_512.c, 335 :: 		
0x44AF0	0xF7FEF8B2  BL	__Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x44AF4	0x4601    MOV	R1, R0
;__Lib_FLASH_32F401x_512.c, 338 :: 		
0x44AF6	0x2800    CMP	R0, #0
0x44AF8	0xD125    BNE	L__FLASH_EraseSector108
; status end address is: 4 (R1)
;__Lib_FLASH_32F401x_512.c, 341 :: 		
0x44AFA	0xF7FEF977  BL	__Lib_FLASH_32F401x_512_FLASH_SetPSIZE+0
;__Lib_FLASH_32F401x_512.c, 344 :: 		
0x44AFE	0x4914    LDR	R1, [PC, #80]
0x44B00	0x680A    LDR	R2, [R1, #0]
0x44B02	0xF06F0178  MVN	R1, #120
0x44B06	0x400A    ANDS	R2, R1
0x44B08	0x4911    LDR	R1, [PC, #68]
0x44B0A	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F401x_512.c, 345 :: 		
0x44B0C	0x2301    MOVS	R3, #1
0x44B0E	0xB25B    SXTB	R3, R3
0x44B10	0x4910    LDR	R1, [PC, #64]
0x44B12	0x600B    STR	R3, [R1, #0]
;__Lib_FLASH_32F401x_512.c, 346 :: 		
0x44B14	0x490E    LDR	R1, [PC, #56]
0x44B16	0x6809    LDR	R1, [R1, #0]
0x44B18	0xEA410204  ORR	R2, R1, R4, LSL #0
; sector end address is: 16 (R4)
0x44B1C	0x490C    LDR	R1, [PC, #48]
0x44B1E	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F401x_512.c, 347 :: 		
0x44B20	0x490D    LDR	R1, [PC, #52]
0x44B22	0x600B    STR	R3, [R1, #0]
;__Lib_FLASH_32F401x_512.c, 350 :: 		
0x44B24	0xF7FEF898  BL	__Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation+0
; status start address is: 12 (R3)
0x44B28	0x4603    MOV	R3, R0
;__Lib_FLASH_32F401x_512.c, 353 :: 		
0x44B2A	0x490C    LDR	R1, [PC, #48]
0x44B2C	0x6809    LDR	R1, [R1, #0]
0x44B2E	0xB141    CBZ	R1, L__FLASH_EraseSector107
0x44B30	0xB93B    CBNZ	R3, L__FLASH_EraseSector106
L__FLASH_EraseSector105:
;__Lib_FLASH_32F401x_512.c, 355 :: 		
0x44B32	0x2201    MOVS	R2, #1
0x44B34	0xB252    SXTB	R2, R2
0x44B36	0x4909    LDR	R1, [PC, #36]
0x44B38	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F401x_512.c, 356 :: 		
0x44B3A	0x4906    LDR	R1, [PC, #24]
0x44B3C	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F401x_512.c, 357 :: 		
0x44B3E	0xF7FEF985  BL	__Lib_FLASH_32F401x_512_FLASH_ClearCache+0
;__Lib_FLASH_32F401x_512.c, 353 :: 		
L__FLASH_EraseSector107:
L__FLASH_EraseSector106:
;__Lib_FLASH_32F401x_512.c, 359 :: 		
0x44B42	0x4618    MOV	R0, R3
0x44B44	0xE000    B	L_FLASH_EraseSector22
; status end address is: 12 (R3)
L__FLASH_EraseSector108:
;__Lib_FLASH_32F401x_512.c, 338 :: 		
0x44B46	0x4608    MOV	R0, R1
;__Lib_FLASH_32F401x_512.c, 359 :: 		
L_FLASH_EraseSector22:
;__Lib_FLASH_32F401x_512.c, 362 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 363 :: 		
L_end_FLASH_EraseSector:
0x44B48	0xF8DDE000  LDR	LR, [SP, #0]
0x44B4C	0xB001    ADD	SP, SP, #4
0x44B4E	0x4770    BX	LR
0x44B50	0x3C104002  	FLASH_CR+0
0x44B54	0x82044247  	FLASH_CR+0
0x44B58	0x82404247  	FLASH_CR+0
0x44B5C	0x81804247  	FLASH_SR+0
; end of _FLASH_EraseSector
__Lib_FLASH_32F401x_512_FLASH_ClearFlags:
;__Lib_FLASH_32F401x_512.c, 116 :: 		
0x42C3C	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F401x_512.c, 118 :: 		
0x42C3E	0x4804    LDR	R0, [PC, #16]
0x42C40	0x6801    LDR	R1, [R0, #0]
0x42C42	0x4804    LDR	R0, [PC, #16]
0x42C44	0x4301    ORRS	R1, R0
0x42C46	0x4802    LDR	R0, [PC, #8]
0x42C48	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 119 :: 		
L_end_FLASH_ClearFlags:
0x42C4A	0xB001    ADD	SP, SP, #4
0x42C4C	0x4770    BX	LR
0x42C4E	0xBF00    NOP
0x42C50	0x3C0C4002  	FLASH_SR+0
0x42C54	0x01F30000  	#499
; end of __Lib_FLASH_32F401x_512_FLASH_ClearFlags
__Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation:
;__Lib_FLASH_32F401x_512.c, 176 :: 		
0x42C58	0xB081    SUB	SP, SP, #4
0x42C5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FLASH_32F401x_512.c, 178 :: 		
;__Lib_FLASH_32F401x_512.c, 181 :: 		
0x42C5E	0xF7FFF9C5  BL	__Lib_FLASH_32F401x_512_FLASH_GetStatus+0
; status start address is: 4 (R1)
0x42C62	0x4601    MOV	R1, R0
; status end address is: 4 (R1)
0x42C64	0x4608    MOV	R0, R1
;__Lib_FLASH_32F401x_512.c, 183 :: 		
L___Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation10:
; status start address is: 0 (R0)
0x42C66	0x2801    CMP	R0, #1
0x42C68	0xD102    BNE	L___Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation11
; status end address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 185 :: 		
0x42C6A	0xF7FFF9BF  BL	__Lib_FLASH_32F401x_512_FLASH_GetStatus+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 186 :: 		
0x42C6E	0xE7FA    B	L___Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation10
L___Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation11:
;__Lib_FLASH_32F401x_512.c, 189 :: 		
; status end address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 190 :: 		
L_end_FLASH_WaitForLastOperation:
0x42C70	0xF8DDE000  LDR	LR, [SP, #0]
0x42C74	0xB001    ADD	SP, SP, #4
0x42C76	0x4770    BX	LR
; end of __Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation
__Lib_FLASH_32F401x_512_FLASH_GetStatus:
;__Lib_FLASH_32F401x_512.c, 131 :: 		
0x41FEC	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F401x_512.c, 133 :: 		
;__Lib_FLASH_32F401x_512.c, 135 :: 		
0x41FEE	0x4812    LDR	R0, [PC, #72]
0x41FF0	0x6800    LDR	R0, [R0, #0]
0x41FF2	0xB110    CBZ	R0, L___Lib_FLASH_32F401x_512_FLASH_GetStatus0
;__Lib_FLASH_32F401x_512.c, 137 :: 		
; flashstatus start address is: 0 (R0)
0x41FF4	0xF04F0001  MOV	R0, #1
;__Lib_FLASH_32F401x_512.c, 138 :: 		
; flashstatus end address is: 0 (R0)
0x41FF8	0xE01B    B	L___Lib_FLASH_32F401x_512_FLASH_GetStatus1
L___Lib_FLASH_32F401x_512_FLASH_GetStatus0:
;__Lib_FLASH_32F401x_512.c, 139 :: 		
0x41FFA	0x4810    LDR	R0, [PC, #64]
0x41FFC	0x6800    LDR	R0, [R0, #0]
0x41FFE	0xB110    CBZ	R0, L___Lib_FLASH_32F401x_512_FLASH_GetStatus2
;__Lib_FLASH_32F401x_512.c, 141 :: 		
; flashstatus start address is: 0 (R0)
0x42000	0xF04F0003  MOV	R0, #3
;__Lib_FLASH_32F401x_512.c, 142 :: 		
; flashstatus end address is: 0 (R0)
0x42004	0xE015    B	L___Lib_FLASH_32F401x_512_FLASH_GetStatus3
L___Lib_FLASH_32F401x_512_FLASH_GetStatus2:
;__Lib_FLASH_32F401x_512.c, 143 :: 		
0x42006	0x480E    LDR	R0, [PC, #56]
0x42008	0x6800    LDR	R0, [R0, #0]
0x4200A	0xB110    CBZ	R0, L___Lib_FLASH_32F401x_512_FLASH_GetStatus4
;__Lib_FLASH_32F401x_512.c, 145 :: 		
; flashstatus start address is: 0 (R0)
0x4200C	0xF04F0005  MOV	R0, #5
;__Lib_FLASH_32F401x_512.c, 146 :: 		
; flashstatus end address is: 0 (R0)
0x42010	0xE00F    B	L___Lib_FLASH_32F401x_512_FLASH_GetStatus5
L___Lib_FLASH_32F401x_512_FLASH_GetStatus4:
;__Lib_FLASH_32F401x_512.c, 147 :: 		
0x42012	0x480C    LDR	R0, [PC, #48]
0x42014	0x6800    LDR	R0, [R0, #0]
0x42016	0xF00000E0  AND	R0, R0, #224
0x4201A	0xB110    CBZ	R0, L___Lib_FLASH_32F401x_512_FLASH_GetStatus6
;__Lib_FLASH_32F401x_512.c, 149 :: 		
; flashstatus start address is: 0 (R0)
0x4201C	0xF04F0002  MOV	R0, #2
;__Lib_FLASH_32F401x_512.c, 150 :: 		
; flashstatus end address is: 0 (R0)
0x42020	0xE007    B	L___Lib_FLASH_32F401x_512_FLASH_GetStatus7
L___Lib_FLASH_32F401x_512_FLASH_GetStatus6:
;__Lib_FLASH_32F401x_512.c, 151 :: 		
0x42022	0x4809    LDR	R0, [PC, #36]
0x42024	0x6800    LDR	R0, [R0, #0]
0x42026	0xB110    CBZ	R0, L___Lib_FLASH_32F401x_512_FLASH_GetStatus8
;__Lib_FLASH_32F401x_512.c, 153 :: 		
; flashstatus start address is: 0 (R0)
0x42028	0xF04F0004  MOV	R0, #4
;__Lib_FLASH_32F401x_512.c, 154 :: 		
; flashstatus end address is: 0 (R0)
0x4202C	0xE001    B	L___Lib_FLASH_32F401x_512_FLASH_GetStatus9
L___Lib_FLASH_32F401x_512_FLASH_GetStatus8:
;__Lib_FLASH_32F401x_512.c, 157 :: 		
; flashstatus start address is: 0 (R0)
0x4202E	0xF04F0000  MOV	R0, #0
; flashstatus end address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 158 :: 		
L___Lib_FLASH_32F401x_512_FLASH_GetStatus9:
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F401x_512_FLASH_GetStatus7:
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F401x_512_FLASH_GetStatus5:
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F401x_512_FLASH_GetStatus3:
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F401x_512_FLASH_GetStatus1:
;__Lib_FLASH_32F401x_512.c, 161 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 162 :: 		
L_end_FLASH_GetStatus:
0x42032	0xB001    ADD	SP, SP, #4
0x42034	0x4770    BX	LR
0x42036	0xBF00    NOP
0x42038	0x81C04247  	FLASH_SR+0
0x4203C	0x81904247  	FLASH_SR+0
0x42040	0x81A04247  	FLASH_SR+0
0x42044	0x3C0C4002  	FLASH_SR+0
0x42048	0x81844247  	FLASH_SR+0
; end of __Lib_FLASH_32F401x_512_FLASH_GetStatus
__Lib_FLASH_32F401x_512_FLASH_SetPSIZE:
;__Lib_FLASH_32F401x_512.c, 219 :: 		
0x42DEC	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F401x_512.c, 221 :: 		
;__Lib_FLASH_32F401x_512.c, 224 :: 		
0x42DEE	0x4815    LDR	R0, [PC, #84]
0x42DF0	0x6800    LDR	R0, [R0, #0]
0x42DF2	0xB908    CBNZ	R0, L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE12
;__Lib_FLASH_32F401x_512.c, 226 :: 		
; tmp_psize start address is: 8 (R2)
0x42DF4	0x2200    MOVS	R2, #0
;__Lib_FLASH_32F401x_512.c, 227 :: 		
; tmp_psize end address is: 8 (R2)
0x42DF6	0xE016    B	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE13
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE12:
;__Lib_FLASH_32F401x_512.c, 231 :: 		
0x42DF8	0x4812    LDR	R0, [PC, #72]
0x42DFA	0x6800    LDR	R0, [R0, #0]
0x42DFC	0x2801    CMP	R0, #1
0x42DFE	0xD004    BEQ	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE104
0x42E00	0x4810    LDR	R0, [PC, #64]
0x42E02	0x6800    LDR	R0, [R0, #0]
0x42E04	0x2802    CMP	R0, #2
0x42E06	0xD000    BEQ	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE103
0x42E08	0xE003    B	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE16
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE104:
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE103:
;__Lib_FLASH_32F401x_512.c, 233 :: 		
; tmp_psize start address is: 0 (R0)
0x42E0A	0xF2401000  MOVW	R0, #256
;__Lib_FLASH_32F401x_512.c, 234 :: 		
0x42E0E	0x4602    MOV	R2, R0
; tmp_psize end address is: 0 (R0)
0x42E10	0xE009    B	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE17
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE16:
;__Lib_FLASH_32F401x_512.c, 237 :: 		
0x42E12	0x480C    LDR	R0, [PC, #48]
0x42E14	0x6800    LDR	R0, [R0, #0]
0x42E16	0x2803    CMP	R0, #3
0x42E18	0xD102    BNE	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE18
;__Lib_FLASH_32F401x_512.c, 239 :: 		
; tmp_psize start address is: 0 (R0)
0x42E1A	0xF2402000  MOVW	R0, #512
;__Lib_FLASH_32F401x_512.c, 240 :: 		
; tmp_psize end address is: 0 (R0)
0x42E1E	0xE001    B	L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE19
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE18:
;__Lib_FLASH_32F401x_512.c, 245 :: 		
; tmp_psize start address is: 0 (R0)
0x42E20	0xF2403000  MOVW	R0, #768
; tmp_psize end address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 246 :: 		
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE19:
; tmp_psize start address is: 0 (R0)
0x42E24	0x4602    MOV	R2, R0
; tmp_psize end address is: 0 (R0)
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE17:
; tmp_psize start address is: 8 (R2)
; tmp_psize end address is: 8 (R2)
L___Lib_FLASH_32F401x_512_FLASH_SetPSIZE13:
;__Lib_FLASH_32F401x_512.c, 249 :: 		
; tmp_psize start address is: 8 (R2)
0x42E26	0x4808    LDR	R0, [PC, #32]
0x42E28	0x6801    LDR	R1, [R0, #0]
0x42E2A	0xF46F7040  MVN	R0, #768
0x42E2E	0x4001    ANDS	R1, R0
0x42E30	0x4805    LDR	R0, [PC, #20]
0x42E32	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 250 :: 		
0x42E34	0x4804    LDR	R0, [PC, #16]
0x42E36	0x6800    LDR	R0, [R0, #0]
0x42E38	0xEA400102  ORR	R1, R0, R2, LSL #0
; tmp_psize end address is: 8 (R2)
0x42E3C	0x4802    LDR	R0, [PC, #8]
0x42E3E	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 251 :: 		
L_end_FLASH_SetPSIZE:
0x42E40	0xB001    ADD	SP, SP, #4
0x42E42	0x4770    BX	LR
0x42E44	0x0AFC2000  	__VOLTAGE_RANGE+0
0x42E48	0x3C104002  	FLASH_CR+0
; end of __Lib_FLASH_32F401x_512_FLASH_SetPSIZE
__Lib_FLASH_32F401x_512_FLASH_ClearCache:
;__Lib_FLASH_32F401x_512.c, 257 :: 		
0x42E4C	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F401x_512.c, 260 :: 		
0x42E4E	0x2100    MOVS	R1, #0
0x42E50	0xB249    SXTB	R1, R1
0x42E52	0x4806    LDR	R0, [PC, #24]
0x42E54	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 261 :: 		
0x42E56	0x4806    LDR	R0, [PC, #24]
0x42E58	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 264 :: 		
0x42E5A	0x2101    MOVS	R1, #1
0x42E5C	0xB249    SXTB	R1, R1
0x42E5E	0x4805    LDR	R0, [PC, #20]
0x42E60	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 265 :: 		
0x42E62	0x4805    LDR	R0, [PC, #20]
0x42E64	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 267 :: 		
L_end_FLASH_ClearCache:
0x42E66	0xB001    ADD	SP, SP, #4
0x42E68	0x4770    BX	LR
0x42E6A	0xBF00    NOP
0x42E6C	0x80244247  	FLASH_ACR+0
0x42E70	0x80284247  	FLASH_ACR+0
0x42E74	0x802C4247  	FLASH_ACR+0
0x42E78	0x80304247  	FLASH_ACR+0
; end of __Lib_FLASH_32F401x_512_FLASH_ClearCache
_FLASH_Write_HalfWord:
;__Lib_FLASH_32F401x_512.c, 573 :: 		
; Data start address is: 4 (R1)
; address start address is: 0 (R0)
0x443F0	0xB081    SUB	SP, SP, #4
0x443F2	0xF8CDE000  STR	LR, [SP, #0]
0x443F6	0x4604    MOV	R4, R0
0x443F8	0xB28D    UXTH	R5, R1
; Data end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 16 (R4)
; Data start address is: 20 (R5)
;__Lib_FLASH_32F401x_512.c, 575 :: 		
;__Lib_FLASH_32F401x_512.c, 577 :: 		
0x443FA	0xF7FEFC1F  BL	__Lib_FLASH_32F401x_512_FLASH_ClearFlags+0
;__Lib_FLASH_32F401x_512.c, 578 :: 		
0x443FE	0xF000FB51  BL	_FLASH_Unlock+0
;__Lib_FLASH_32F401x_512.c, 581 :: 		
0x44402	0xF7FEFC29  BL	__Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x44406	0x4601    MOV	R1, R0
;__Lib_FLASH_32F401x_512.c, 584 :: 		
0x44408	0x2800    CMP	R0, #0
0x4440A	0xD12A    BNE	L__FLASH_Write_HalfWord133
; status end address is: 4 (R1)
;__Lib_FLASH_32F401x_512.c, 587 :: 		
0x4440C	0x4A19    LDR	R2, [PC, #100]
0x4440E	0x6813    LDR	R3, [R2, #0]
0x44410	0xF46F7240  MVN	R2, #768
0x44414	0x4013    ANDS	R3, R2
0x44416	0x4A17    LDR	R2, [PC, #92]
0x44418	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F401x_512.c, 588 :: 		
0x4441A	0x4A16    LDR	R2, [PC, #88]
0x4441C	0x6812    LDR	R2, [R2, #0]
0x4441E	0xF4427380  ORR	R3, R2, #256
0x44422	0x4A14    LDR	R2, [PC, #80]
0x44424	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F401x_512.c, 590 :: 		
0x44426	0x2301    MOVS	R3, #1
0x44428	0xB25B    SXTB	R3, R3
0x4442A	0x4A13    LDR	R2, [PC, #76]
0x4442C	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F401x_512.c, 592 :: 		
0x4442E	0xF1B46F00  CMP	R4, #134217728
0x44432	0xD312    BCC	L__FLASH_Write_HalfWord132
0x44434	0x4A11    LDR	R2, [PC, #68]
0x44436	0x4294    CMP	R4, R2
0x44438	0xD80F    BHI	L__FLASH_Write_HalfWord131
L__FLASH_Write_HalfWord128:
;__Lib_FLASH_32F401x_512.c, 594 :: 		
0x4443A	0x8025    STRH	R5, [R4, #0]
; address end address is: 16 (R4)
; Data end address is: 20 (R5)
;__Lib_FLASH_32F401x_512.c, 597 :: 		
0x4443C	0xF7FEFC0C  BL	__Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F401x_512.c, 600 :: 		
0x44440	0x4A0F    LDR	R2, [PC, #60]
0x44442	0x6812    LDR	R2, [R2, #0]
0x44444	0xB142    CBZ	R2, L__FLASH_Write_HalfWord130
0x44446	0xB938    CBNZ	R0, L__FLASH_Write_HalfWord129
L__FLASH_Write_HalfWord127:
;__Lib_FLASH_32F401x_512.c, 602 :: 		
0x44448	0x2301    MOVS	R3, #1
0x4444A	0xB25B    SXTB	R3, R3
0x4444C	0x4A0C    LDR	R2, [PC, #48]
0x4444E	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F401x_512.c, 603 :: 		
0x44450	0x2300    MOVS	R3, #0
0x44452	0xB25B    SXTB	R3, R3
0x44454	0x4A08    LDR	R2, [PC, #32]
0x44456	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F401x_512.c, 600 :: 		
L__FLASH_Write_HalfWord130:
L__FLASH_Write_HalfWord129:
;__Lib_FLASH_32F401x_512.c, 605 :: 		
; status end address is: 0 (R0)
0x44458	0xE001    B	L_FLASH_Write_HalfWord53
;__Lib_FLASH_32F401x_512.c, 592 :: 		
L__FLASH_Write_HalfWord132:
L__FLASH_Write_HalfWord131:
;__Lib_FLASH_32F401x_512.c, 607 :: 		
; status start address is: 0 (R0)
0x4445A	0xF04F30FF  MOV	R0, #-1
; status end address is: 0 (R0)
L_FLASH_Write_HalfWord53:
;__Lib_FLASH_32F401x_512.c, 608 :: 		
; status start address is: 0 (R0)
0x4445E	0x4602    MOV	R2, R0
; status end address is: 0 (R0)
0x44460	0xE000    B	L_FLASH_Write_HalfWord46
L__FLASH_Write_HalfWord133:
;__Lib_FLASH_32F401x_512.c, 584 :: 		
0x44462	0x460A    MOV	R2, R1
;__Lib_FLASH_32F401x_512.c, 608 :: 		
L_FLASH_Write_HalfWord46:
;__Lib_FLASH_32F401x_512.c, 611 :: 		
; status start address is: 8 (R2)
0x44464	0xF7FEFC08  BL	_FLASH_Lock+0
;__Lib_FLASH_32F401x_512.c, 614 :: 		
0x44468	0x4610    MOV	R0, R2
; status end address is: 8 (R2)
;__Lib_FLASH_32F401x_512.c, 615 :: 		
L_end_FLASH_Write_HalfWord:
0x4446A	0xF8DDE000  LDR	LR, [SP, #0]
0x4446E	0xB001    ADD	SP, SP, #4
0x44470	0x4770    BX	LR
0x44472	0xBF00    NOP
0x44474	0x3C104002  	FLASH_CR+0
0x44478	0x82004247  	FLASH_CR+0
0x4447C	0xFFFF0807  	#134742015
0x44480	0x81804247  	FLASH_SR+0
; end of _FLASH_Write_HalfWord
_FLASH_Lock:
;__Lib_FLASH_32F401x_512.c, 303 :: 		
0x42C78	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F401x_512.c, 305 :: 		
0x42C7A	0x4804    LDR	R0, [PC, #16]
0x42C7C	0x6800    LDR	R0, [R0, #0]
0x42C7E	0xB918    CBNZ	R0, L_FLASH_Lock21
;__Lib_FLASH_32F401x_512.c, 308 :: 		
0x42C80	0x2101    MOVS	R1, #1
0x42C82	0xB249    SXTB	R1, R1
0x42C84	0x4801    LDR	R0, [PC, #4]
0x42C86	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F401x_512.c, 309 :: 		
L_FLASH_Lock21:
;__Lib_FLASH_32F401x_512.c, 310 :: 		
L_end_FLASH_Lock:
0x42C88	0xB001    ADD	SP, SP, #4
0x42C8A	0x4770    BX	LR
0x42C8C	0x827C4247  	FLASH_CR+0
; end of _FLASH_Lock
_FLASH_EraseWrite:
;Bootloader_STM32.c, 167 :: 		void FLASH_EraseWrite(unsigned long address)
; address start address is: 0 (R0)
0x46910	0xB081    SUB	SP, SP, #4
0x46912	0xF8CDE000  STR	LR, [SP, #0]
0x46916	0x4602    MOV	R2, R0
; address end address is: 0 (R0)
; address start address is: 8 (R2)
;Bootloader_STM32.c, 169 :: 		unsigned int i = 0;
;Bootloader_STM32.c, 172 :: 		FLASH_Unlock();
0x46918	0xF7FEF8C4  BL	_FLASH_Unlock+0
;Bootloader_STM32.c, 174 :: 		for (i = 0; i < 512; i++)
; i start address is: 28 (R7)
0x4691C	0x2700    MOVS	R7, #0
; address end address is: 8 (R2)
; i end address is: 28 (R7)
0x4691E	0x4616    MOV	R6, R2
L_FLASH_EraseWrite24:
; i start address is: 28 (R7)
; address start address is: 24 (R6)
; address start address is: 24 (R6)
; address end address is: 24 (R6)
0x46920	0xF5B77F00  CMP	R7, #512
0x46924	0xD217    BCS	L_FLASH_EraseWrite25
; address end address is: 24 (R6)
;Bootloader_STM32.c, 176 :: 		dataToWrite = block[i * 2] | (block[i * 2 + 1] << 8);
; address start address is: 24 (R6)
0x46926	0x007C    LSLS	R4, R7, #1
0x46928	0xB2A4    UXTH	R4, R4
0x4692A	0x490E    LDR	R1, [PC, #56]
0x4692C	0x1909    ADDS	R1, R1, R4
0x4692E	0x780B    LDRB	R3, [R1, #0]
0x46930	0x1C62    ADDS	R2, R4, #1
0x46932	0xB292    UXTH	R2, R2
0x46934	0x490B    LDR	R1, [PC, #44]
0x46936	0x1889    ADDS	R1, R1, R2
0x46938	0x7809    LDRB	R1, [R1, #0]
0x4693A	0x0209    LSLS	R1, R1, #8
0x4693C	0xB289    UXTH	R1, R1
0x4693E	0xEA430201  ORR	R2, R3, R1, LSL #0
;Bootloader_STM32.c, 177 :: 		FLASH_Write_HalfWord( ( address + i*2 + + FLASH_DEFAULT_ADDR ), dataToWrite);
0x46942	0x1931    ADDS	R1, R6, R4
0x46944	0xF1016100  ADD	R1, R1, #134217728
0x46948	0x4608    MOV	R0, R1
0x4694A	0xB291    UXTH	R1, R2
0x4694C	0xF7FDFD50  BL	_FLASH_Write_HalfWord+0
;Bootloader_STM32.c, 174 :: 		for (i = 0; i < 512; i++)
0x46950	0x1C7F    ADDS	R7, R7, #1
0x46952	0xB2BF    UXTH	R7, R7
;Bootloader_STM32.c, 178 :: 		}
; address end address is: 24 (R6)
; i end address is: 28 (R7)
0x46954	0xE7E4    B	L_FLASH_EraseWrite24
L_FLASH_EraseWrite25:
;Bootloader_STM32.c, 180 :: 		FLASH_Lock();
0x46956	0xF7FCF98F  BL	_FLASH_Lock+0
;Bootloader_STM32.c, 181 :: 		}
L_end_FLASH_EraseWrite:
0x4695A	0xF8DDE000  LDR	LR, [SP, #0]
0x4695E	0xB001    ADD	SP, SP, #4
0x46960	0x4770    BX	LR
0x46962	0xBF00    NOP
0x46964	0x02EC2000  	Bootloader_STM32_block+0
; end of _FLASH_EraseWrite
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x46968	0xB081    SUB	SP, SP, #4
0x4696A	0xB213    SXTH	R3, R2
0x4696C	0x4602    MOV	R2, R0
0x4696E	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x46970	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x46972	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x46974	0xB22C    SXTH	R4, R5
0x46976	0x1E6B    SUBS	R3, R5, #1
0x46978	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x4697A	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x4697C	0x7008    STRB	R0, [R1, #0]
0x4697E	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x46980	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x46982	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x46984	0xB001    ADD	SP, SP, #4
0x46986	0x4770    BX	LR
; end of _memset
_FAT32_Close:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4428 :: 		
; fHandle start address is: 0 (R0)
0x46264	0xB085    SUB	SP, SP, #20
0x46266	0xF8CDE000  STR	LR, [SP, #0]
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4436 :: 		
0x4626A	0x2800    CMP	R0, #0
0x4626C	0xDB02    BLT	L__FAT32_Close1376
0x4626E	0x2804    CMP	R0, _FAT32_MAX_FILES
0x46270	0xDA00    BGE	L__FAT32_Close1375
0x46272	0xE006    B	L_FAT32_Close1009
; fHandle end address is: 0 (R0)
L__FAT32_Close1376:
L__FAT32_Close1375:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4437 :: 		
0x46274	0x22D8    MOVS	R2, #-40
0x46276	0xB252    SXTB	R2, R2
0x46278	0x4949    LDR	R1, [PC, #292]
0x4627A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4438 :: 		
0x4627C	0x20FF    MOVS	R0, #-1
0x4627E	0xB240    SXTB	R0, R0
0x46280	0xE08A    B	L_end_FAT32_Close
;__Lib_FAT32_STM32_M3_M4_M7.c, 4439 :: 		
L_FAT32_Close1009:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4441 :: 		
; fHandle start address is: 0 (R0)
0x46282	0x211C    MOVS	R1, #28
0x46284	0xFB01F200  MUL	R2, R1, R0
; fHandle end address is: 0 (R0)
0x46288	0x4946    LDR	R1, [PC, #280]
0x4628A	0x1889    ADDS	R1, R1, R2
0x4628C	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4443 :: 		
0x4628E	0x3118    ADDS	R1, #24
0x46290	0x7809    LDRB	R1, [R1, #0]
0x46292	0xB931    CBNZ	R1, L_FAT32_Close1010
;__Lib_FAT32_STM32_M3_M4_M7.c, 4444 :: 		
0x46294	0x22DC    MOVS	R2, #-36
0x46296	0xB252    SXTB	R2, R2
0x46298	0x4941    LDR	R1, [PC, #260]
0x4629A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4445 :: 		
0x4629C	0x20FF    MOVS	R0, #-1
0x4629E	0xB240    SXTB	R0, R0
0x462A0	0xE07A    B	L_end_FAT32_Close
;__Lib_FAT32_STM32_M3_M4_M7.c, 4446 :: 		
L_FAT32_Close1010:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4449 :: 		
0x462A2	0x9903    LDR	R1, [SP, #12]
0x462A4	0x3118    ADDS	R1, #24
0x462A6	0x7809    LDRB	R1, [R1, #0]
0x462A8	0xF0010106  AND	R1, R1, #6
0x462AC	0xB2C9    UXTB	R1, R1
0x462AE	0x2900    CMP	R1, #0
0x462B0	0xF0008069  BEQ	L_FAT32_Close1011
;__Lib_FAT32_STM32_M3_M4_M7.c, 4450 :: 		
0x462B4	0x9903    LDR	R1, [SP, #12]
0x462B6	0x310C    ADDS	R1, #12
0x462B8	0x680D    LDR	R5, [R1, #0]
; ent start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4451 :: 		
0x462BA	0x9903    LDR	R1, [SP, #12]
0x462BC	0x3108    ADDS	R1, #8
0x462BE	0x680E    LDR	R6, [R1, #0]
; cl start address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4453 :: 		
; i start address is: 16 (R4)
0x462C0	0x2400    MOVS	R4, #0
; cl end address is: 24 (R6)
; ent end address is: 20 (R5)
; i end address is: 16 (R4)
0x462C2	0x4623    MOV	R3, R4
0x462C4	0x462C    MOV	R4, R5
0x462C6	0x4630    MOV	R0, R6
L_FAT32_Close1012:
; i start address is: 12 (R3)
; cl start address is: 0 (R0)
; ent start address is: 16 (R4)
0x462C8	0x9903    LDR	R1, [SP, #12]
0x462CA	0x310C    ADDS	R1, #12
0x462CC	0x680A    LDR	R2, [R1, #0]
0x462CE	0x4936    LDR	R1, [PC, #216]
0x462D0	0x7809    LDRB	R1, [R1, #0]
0x462D2	0xFA22F101  LSR	R1, R2, R1
0x462D6	0x428B    CMP	R3, R1
0x462D8	0xD21B    BCS	L_FAT32_Close1013
;__Lib_FAT32_STM32_M3_M4_M7.c, 4454 :: 		
0x462DA	0x9401    STR	R4, [SP, #4]
; cl end address is: 0 (R0)
0x462DC	0x9302    STR	R3, [SP, #8]
0x462DE	0xF7FFFCB5  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x462E2	0x9B02    LDR	R3, [SP, #8]
0x462E4	0x9C01    LDR	R4, [SP, #4]
; cl start address is: 24 (R6)
0x462E6	0x4606    MOV	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4455 :: 		
0x462E8	0x4930    LDR	R1, [PC, #192]
0x462EA	0x6809    LDR	R1, [R1, #0]
0x462EC	0x1A61    SUB	R1, R4, R1
; ent end address is: 16 (R4)
; ent start address is: 20 (R5)
0x462EE	0x460D    MOV	R5, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 4456 :: 		
0x462F0	0xF06F4170  MVN	R1, #-268435456
0x462F4	0x4288    CMP	R0, R1
0x462F6	0xD106    BNE	L_FAT32_Close1015
; i end address is: 12 (R3)
; cl end address is: 24 (R6)
; ent end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4457 :: 		
0x462F8	0x22F1    MOVS	R2, #-15
0x462FA	0xB252    SXTB	R2, R2
0x462FC	0x4928    LDR	R1, [PC, #160]
0x462FE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4458 :: 		
0x46300	0x20FF    MOVS	R0, #-1
0x46302	0xB240    SXTB	R0, R0
0x46304	0xE048    B	L_end_FAT32_Close
;__Lib_FAT32_STM32_M3_M4_M7.c, 4459 :: 		
L_FAT32_Close1015:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4453 :: 		
; ent start address is: 20 (R5)
; cl start address is: 24 (R6)
; i start address is: 12 (R3)
0x46306	0x1C59    ADDS	R1, R3, #1
; i end address is: 12 (R3)
; i start address is: 16 (R4)
0x46308	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 4460 :: 		
0x4630A	0x4623    MOV	R3, R4
; cl end address is: 24 (R6)
; ent end address is: 20 (R5)
; i end address is: 16 (R4)
0x4630C	0x462C    MOV	R4, R5
0x4630E	0x4630    MOV	R0, R6
0x46310	0xE7DA    B	L_FAT32_Close1012
L_FAT32_Close1013:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4462 :: 		
; ent start address is: 16 (R4)
; cl start address is: 0 (R0)
; cl end address is: 0 (R0)
0x46312	0xF7FFFCDB  BL	_FAT32_ClustToSect+0
0x46316	0x4926    LDR	R1, [PC, #152]
0x46318	0x7809    LDRB	R1, [R1, #0]
0x4631A	0xFA24F101  LSR	R1, R4, R1
; ent end address is: 16 (R4)
0x4631E	0x1841    ADDS	R1, R0, R1
0x46320	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4464 :: 		
0x46322	0x4608    MOV	R0, R1
0x46324	0xF7FBFBE0  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x46328	0xB110    CBZ	R0, L_FAT32_Close1016
;__Lib_FAT32_STM32_M3_M4_M7.c, 4465 :: 		
0x4632A	0x20FF    MOVS	R0, #-1
0x4632C	0xB240    SXTB	R0, R0
0x4632E	0xE033    B	L_end_FAT32_Close
L_FAT32_Close1016:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4468 :: 		
0x46330	0x9903    LDR	R1, [SP, #12]
0x46332	0x310C    ADDS	R1, #12
0x46334	0x680A    LDR	R2, [R1, #0]
0x46336	0x491F    LDR	R1, [PC, #124]
0x46338	0x6809    LDR	R1, [R1, #0]
0x4633A	0x1E49    SUBS	R1, R1, #1
0x4633C	0xEA020101  AND	R1, R2, R1, LSL #0
0x46340	0x014A    LSLS	R2, R1, #5
0x46342	0x491D    LDR	R1, [PC, #116]
0x46344	0x188A    ADDS	R2, R1, R2
; pDE start address is: 20 (R5)
0x46346	0x4615    MOV	R5, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 4470 :: 		
0x46348	0x9903    LDR	R1, [SP, #12]
0x4634A	0x6809    LDR	R1, [R1, #0]
0x4634C	0x4610    MOV	R0, R2
0x4634E	0xF7FDF831  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4471 :: 		
0x46352	0x9903    LDR	R1, [SP, #12]
0x46354	0x3119    ADDS	R1, #25
0x46356	0x7809    LDRB	R1, [R1, #0]
0x46358	0xF0410120  ORR	R1, R1, #32
0x4635C	0x4628    MOV	R0, R5
0x4635E	0xF7FEFBFF  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4472 :: 		
0x46362	0x9903    LDR	R1, [SP, #12]
0x46364	0x3114    ADDS	R1, #20
0x46366	0x6809    LDR	R1, [R1, #0]
0x46368	0x4628    MOV	R0, R5
0x4636A	0xF7FDFF81  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setSize+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4473 :: 		
0x4636E	0x4628    MOV	R0, R5
; pDE end address is: 20 (R5)
0x46370	0xF7FCFD84  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4475 :: 		
0x46374	0x9804    LDR	R0, [SP, #16]
0x46376	0xF7FBFDBF  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x4637A	0xB110    CBZ	R0, L_FAT32_Close1017
;__Lib_FAT32_STM32_M3_M4_M7.c, 4476 :: 		
0x4637C	0x20FF    MOVS	R0, #-1
0x4637E	0xB240    SXTB	R0, R0
0x46380	0xE00A    B	L_end_FAT32_Close
L_FAT32_Close1017:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4478 :: 		
0x46382	0xF7FDFF93  BL	__Lib_FAT32_STM32_M3_M4_M7_syncFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4479 :: 		
L_FAT32_Close1011:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4483 :: 		
0x46386	0xF7FAFF35  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4485 :: 		
0x4638A	0x9903    LDR	R1, [SP, #12]
0x4638C	0xF2010218  ADDW	R2, R1, #24
0x46390	0x2100    MOVS	R1, #0
0x46392	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4486 :: 		
0x46394	0x2000    MOVS	R0, #0
0x46396	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4487 :: 		
L_end_FAT32_Close:
0x46398	0xF8DDE000  LDR	LR, [SP, #0]
0x4639C	0xB005    ADD	SP, SP, #20
0x4639E	0x4770    BX	LR
0x463A0	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x463A4	0x0A6C2000  	_fat32_fdesc+0
0x463A8	0x093B2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x463AC	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x463B0	0x09382000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x463B4	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x463B8	0x06F82000  	_f32_sector+4
; end of _FAT32_Close
__Lib_FAT32_STM32_M3_M4_M7_DE_setSize:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1038 :: 		
; pDE start address is: 0 (R0)
0x44270	0xB082    SUB	SP, SP, #8
0x44272	0x9101    STR	R1, [SP, #4]
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1039 :: 		
0x44274	0xF200031C  ADDW	R3, R0, #28
0x44278	0xAC01    ADD	R4, SP, #4
0x4427A	0x7822    LDRB	R2, [R4, #0]
0x4427C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1040 :: 		
0x4427E	0xF200021C  ADDW	R2, R0, #28
0x44282	0x1C53    ADDS	R3, R2, #1
0x44284	0x1C62    ADDS	R2, R4, #1
0x44286	0x7812    LDRB	R2, [R2, #0]
0x44288	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1041 :: 		
0x4428A	0xF200021C  ADDW	R2, R0, #28
0x4428E	0x1C93    ADDS	R3, R2, #2
0x44290	0x1CA2    ADDS	R2, R4, #2
0x44292	0x7812    LDRB	R2, [R2, #0]
0x44294	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1042 :: 		
0x44296	0xF200021C  ADDW	R2, R0, #28
; pDE end address is: 0 (R0)
0x4429A	0x1CD3    ADDS	R3, R2, #3
0x4429C	0x1CE2    ADDS	R2, R4, #3
0x4429E	0x7812    LDRB	R2, [R2, #0]
0x442A0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1044 :: 		
0x442A2	0x2000    MOVS	R0, #0
0x442A4	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1045 :: 		
L_end_DE_setSize:
0x442A6	0xB002    ADD	SP, SP, #8
0x442A8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setSize
__Lib_FAT32_STM32_M3_M4_M7_syncFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1307 :: 		
0x442AC	0xB081    SUB	SP, SP, #4
0x442AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1310 :: 		
0x442B2	0x481A    LDR	R0, [PC, #104]
0x442B4	0x7800    LDRB	R0, [R0, #0]
0x442B6	0xB910    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_syncFSI257
;__Lib_FAT32_STM32_M3_M4_M7.c, 1311 :: 		
0x442B8	0x2000    MOVS	R0, #0
0x442BA	0xB240    SXTB	R0, R0
0x442BC	0xE029    B	L_end_syncFSI
L___Lib_FAT32_STM32_M3_M4_M7_syncFSI257:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1313 :: 		
; pFSI start address is: 24 (R6)
0x442BE	0x4E18    LDR	R6, [PC, #96]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1315 :: 		
0x442C0	0xF2402200  MOVW	R2, #512
0x442C4	0xB212    SXTH	R2, R2
0x442C6	0x2100    MOVS	R1, #0
0x442C8	0x4815    LDR	R0, [PC, #84]
0x442CA	0xF000FF93  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1317 :: 		
0x442CE	0x4815    LDR	R0, [PC, #84]
0x442D0	0x6030    STR	R0, [R6, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1318 :: 		
0x442D2	0xF50671F2  ADD	R1, R6, #484
0x442D6	0x4814    LDR	R0, [PC, #80]
0x442D8	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1319 :: 		
0x442DA	0xF50671F4  ADD	R1, R6, #488
0x442DE	0x4813    LDR	R0, [PC, #76]
0x442E0	0x6800    LDR	R0, [R0, #0]
0x442E2	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1320 :: 		
0x442E4	0xF50671F6  ADD	R1, R6, #492
0x442E8	0x4811    LDR	R0, [PC, #68]
0x442EA	0x6800    LDR	R0, [R0, #0]
0x442EC	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1321 :: 		
0x442EE	0xF50671FF  ADD	R1, R6, #510
; pFSI end address is: 24 (R6)
0x442F2	0xF64A2055  MOVW	R0, #43605
0x442F6	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1323 :: 		
0x442F8	0x480E    LDR	R0, [PC, #56]
0x442FA	0x6800    LDR	R0, [R0, #0]
0x442FC	0xF7FDFDFC  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x44300	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_syncFSI258
;__Lib_FAT32_STM32_M3_M4_M7.c, 1324 :: 		
0x44302	0x20FF    MOVS	R0, #-1
0x44304	0xB240    SXTB	R0, R0
0x44306	0xE004    B	L_end_syncFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1325 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_syncFSI258:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1327 :: 		
0x44308	0x2100    MOVS	R1, #0
0x4430A	0x4804    LDR	R0, [PC, #16]
0x4430C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1329 :: 		
0x4430E	0x2000    MOVS	R0, #0
0x44310	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1330 :: 		
L_end_syncFSI:
0x44312	0xF8DDE000  LDR	LR, [SP, #0]
0x44316	0xB001    ADD	SP, SP, #4
0x44318	0x4770    BX	LR
0x4431A	0xBF00    NOP
0x4431C	0x0A692000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
0x44320	0x06F82000  	_f32_sector+4
0x44324	0x52524161  	#1096897106
0x44328	0x72726141  	#1631679090
0x4432C	0x09282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x44330	0x092C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
0x44334	0x09242000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+44
; end of __Lib_FAT32_STM32_M3_M4_M7_syncFSI
_FAT32_Delete:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3069 :: 		
0x46624	0xF2AD2D48  SUBW	SP, SP, #584
0x46628	0xF8CDE000  STR	LR, [SP, #0]
0x4662C	0x9091    STR	R0, [SP, #580]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3080 :: 		
0x4662E	0xA901    ADD	R1, SP, #4
0x46630	0x9891    LDR	R0, [SP, #580]
0x46632	0xF7FFFBCF  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x46636	0x2801    CMP	R0, #1
0x46638	0xD002    BEQ	L_FAT32_Delete688
;__Lib_FAT32_STM32_M3_M4_M7.c, 3081 :: 		
0x4663A	0x20FF    MOVS	R0, #-1
0x4663C	0xB240    SXTB	R0, R0
0x4663E	0xE0D1    B	L_end_FAT32_Delete
L_FAT32_Delete688:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3083 :: 		
0x46640	0xAB8C    ADD	R3, SP, #560
0x46642	0x496B    LDR	R1, [PC, #428]
0x46644	0x680A    LDR	R2, [R1, #0]
0x46646	0x496B    LDR	R1, [PC, #428]
0x46648	0x6809    LDR	R1, [R1, #0]
0x4664A	0x4608    MOV	R0, R1
0x4664C	0x4611    MOV	R1, R2
0x4664E	0x461A    MOV	R2, R3
0x46650	0xF7FBFC94  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x46654	0xB110    CBZ	R0, L_FAT32_Delete689
;__Lib_FAT32_STM32_M3_M4_M7.c, 3084 :: 		
0x46656	0x20FF    MOVS	R0, #-1
0x46658	0xB240    SXTB	R0, R0
0x4665A	0xE0C3    B	L_end_FAT32_Delete
L_FAT32_Delete689:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3086 :: 		
0x4665C	0x4966    LDR	R1, [PC, #408]
0x4665E	0x6809    LDR	R1, [R1, #0]
0x46660	0x1E4A    SUBS	R2, R1, #1
0x46662	0x4963    LDR	R1, [PC, #396]
0x46664	0x6809    LDR	R1, [R1, #0]
0x46666	0x4011    ANDS	R1, R2
0x46668	0x014A    LSLS	R2, R1, #5
0x4666A	0x4964    LDR	R1, [PC, #400]
0x4666C	0x188A    ADDS	R2, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 3087 :: 		
0x4666E	0xA98E    ADD	R1, SP, #568
0x46670	0x4610    MOV	R0, R2
0x46672	0xF7FDFF07  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getNameExt+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3089 :: 		
0x46676	0x495E    LDR	R1, [PC, #376]
0x46678	0x6809    LDR	R1, [R1, #0]
0x4667A	0x918B    STR	R1, [SP, #556]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3090 :: 		
0x4667C	0x495D    LDR	R1, [PC, #372]
0x4667E	0x6809    LDR	R1, [R1, #0]
0x46680	0x918A    STR	R1, [SP, #552]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3092 :: 		
0x46682	0xF89D1103  LDRB	R1, [SP, #259]
0x46686	0xF00101D8  AND	R1, R1, #216
0x4668A	0xB2C9    UXTB	R1, R1
0x4668C	0xB969    CBNZ	R1, L_FAT32_Delete690
;__Lib_FAT32_STM32_M3_M4_M7.c, 3093 :: 		
0x4668E	0x9944    LDR	R1, [SP, #272]
0x46690	0x9843    LDR	R0, [SP, #268]
0x46692	0xF7FDFFFD  BL	__Lib_FAT32_STM32_M3_M4_M7_getFileHandle+0
0x46696	0x2800    CMP	R0, #0
0x46698	0xDB06    BLT	L_FAT32_Delete691
;__Lib_FAT32_STM32_M3_M4_M7.c, 3094 :: 		
0x4669A	0x22D6    MOVS	R2, #-42
0x4669C	0xB252    SXTB	R2, R2
0x4669E	0x4958    LDR	R1, [PC, #352]
0x466A0	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3095 :: 		
0x466A2	0x20FF    MOVS	R0, #-1
0x466A4	0xB240    SXTB	R0, R0
0x466A6	0xE09D    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3096 :: 		
L_FAT32_Delete691:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3097 :: 		
0x466A8	0xE07B    B	L_FAT32_Delete692
L_FAT32_Delete690:
0x466AA	0xF89D1103  LDRB	R1, [SP, #259]
0x466AE	0xF0010110  AND	R1, R1, #16
0x466B2	0xB2C9    UXTB	R1, R1
0x466B4	0x2900    CMP	R1, #0
0x466B6	0xF000806D  BEQ	L_FAT32_Delete693
;__Lib_FAT32_STM32_M3_M4_M7.c, 3108 :: 		
0x466BA	0x9891    LDR	R0, [SP, #580]
0x466BC	0xF7FEF814  BL	_FAT32_ChangeDir+0
0x466C0	0xB110    CBZ	R0, L_FAT32_Delete694
;__Lib_FAT32_STM32_M3_M4_M7.c, 3109 :: 		
0x466C2	0x20FF    MOVS	R0, #-1
0x466C4	0xB240    SXTB	R0, R0
0x466C6	0xE08D    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3110 :: 		
L_FAT32_Delete694:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3112 :: 		
0x466C8	0x2100    MOVS	R1, #0
0x466CA	0x918D    STR	R1, [SP, #564]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3114 :: 		
0x466CC	0x494D    LDR	R1, [PC, #308]
0x466CE	0x680A    LDR	R2, [R1, #0]
0x466D0	0x4948    LDR	R1, [PC, #288]
0x466D2	0x6809    LDR	R1, [R1, #0]
0x466D4	0x4291    CMP	R1, R2
0x466D6	0xD10E    BNE	L_FAT32_Delete695
;__Lib_FAT32_STM32_M3_M4_M7.c, 3115 :: 		
0x466D8	0x494B    LDR	R1, [PC, #300]
0x466DA	0x4608    MOV	R0, R1
0x466DC	0xF7FEF804  BL	_FAT32_ChangeDir+0
0x466E0	0xB110    CBZ	R0, L_FAT32_Delete696
;__Lib_FAT32_STM32_M3_M4_M7.c, 3116 :: 		
0x466E2	0x20FF    MOVS	R0, #-1
0x466E4	0xB240    SXTB	R0, R0
0x466E6	0xE07D    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3117 :: 		
L_FAT32_Delete696:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3118 :: 		
0x466E8	0x22E8    MOVS	R2, #-24
0x466EA	0xB252    SXTB	R2, R2
0x466EC	0x4944    LDR	R1, [PC, #272]
0x466EE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3119 :: 		
0x466F0	0x20FF    MOVS	R0, #-1
0x466F2	0xB240    SXTB	R0, R0
0x466F4	0xE076    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3120 :: 		
L_FAT32_Delete695:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3122 :: 		
L_FAT32_Delete697:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3123 :: 		
0x466F6	0xA945    ADD	R1, SP, #276
0x466F8	0x4608    MOV	R0, R1
0x466FA	0xF7FFFE5F  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x466FE	0xF88D0243  STRB	R0, [SP, #579]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3124 :: 		
0x46702	0x2801    CMP	R0, #1
0x46704	0xD114    BNE	L_FAT32_Delete699
;__Lib_FAT32_STM32_M3_M4_M7.c, 3125 :: 		
0x46706	0x998D    LDR	R1, [SP, #564]
0x46708	0x1C49    ADDS	R1, R1, #1
0x4670A	0x918D    STR	R1, [SP, #564]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3128 :: 		
0x4670C	0x2903    CMP	R1, #3
0x4670E	0xD30E    BCC	L_FAT32_Delete700
;__Lib_FAT32_STM32_M3_M4_M7.c, 3129 :: 		
0x46710	0x493E    LDR	R1, [PC, #248]
0x46712	0x4608    MOV	R0, R1
0x46714	0xF7FDFFE8  BL	_FAT32_ChangeDir+0
0x46718	0xB110    CBZ	R0, L_FAT32_Delete701
;__Lib_FAT32_STM32_M3_M4_M7.c, 3130 :: 		
0x4671A	0x20FF    MOVS	R0, #-1
0x4671C	0xB240    SXTB	R0, R0
0x4671E	0xE061    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3131 :: 		
L_FAT32_Delete701:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3132 :: 		
0x46720	0x22E8    MOVS	R2, #-24
0x46722	0xB252    SXTB	R2, R2
0x46724	0x4936    LDR	R1, [PC, #216]
0x46726	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3133 :: 		
0x46728	0x20FF    MOVS	R0, #-1
0x4672A	0xB240    SXTB	R0, R0
0x4672C	0xE05A    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3134 :: 		
L_FAT32_Delete700:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3135 :: 		
0x4672E	0xE00C    B	L_FAT32_Delete702
L_FAT32_Delete699:
0x46730	0xF99D1243  LDRSB	R1, [SP, #579]
0x46734	0xB931    CBNZ	R1, L_FAT32_Delete703
;__Lib_FAT32_STM32_M3_M4_M7.c, 3136 :: 		
0x46736	0x998D    LDR	R1, [SP, #564]
0x46738	0x2902    CMP	R1, #2
0x4673A	0xD202    BCS	L_FAT32_Delete704
;__Lib_FAT32_STM32_M3_M4_M7.c, 3137 :: 		
0x4673C	0x20FF    MOVS	R0, #-1
0x4673E	0xB240    SXTB	R0, R0
0x46740	0xE050    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3138 :: 		
L_FAT32_Delete704:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3139 :: 		
0x46742	0xE003    B	L_FAT32_Delete698
;__Lib_FAT32_STM32_M3_M4_M7.c, 3140 :: 		
L_FAT32_Delete703:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3141 :: 		
0x46744	0x20FF    MOVS	R0, #-1
0x46746	0xB240    SXTB	R0, R0
0x46748	0xE04C    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3142 :: 		
L_FAT32_Delete702:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3143 :: 		
0x4674A	0xE7D4    B	L_FAT32_Delete697
L_FAT32_Delete698:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3146 :: 		
0x4674C	0x4929    LDR	R1, [PC, #164]
0x4674E	0x6809    LDR	R1, [R1, #0]
0x46750	0x9189    STR	R1, [SP, #548]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3151 :: 		
0x46752	0x492F    LDR	R1, [PC, #188]
0x46754	0x4608    MOV	R0, R1
0x46756	0xF7FDFFC7  BL	_FAT32_ChangeDir+0
0x4675A	0xB110    CBZ	R0, L_FAT32_Delete706
;__Lib_FAT32_STM32_M3_M4_M7.c, 3152 :: 		
0x4675C	0x20FF    MOVS	R0, #-1
0x4675E	0xB240    SXTB	R0, R0
0x46760	0xE040    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3153 :: 		
L_FAT32_Delete706:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3155 :: 		
0x46762	0xA98C    ADD	R1, SP, #560
0x46764	0x460A    MOV	R2, R1
0x46766	0x9944    LDR	R1, [SP, #272]
0x46768	0x9889    LDR	R0, [SP, #548]
0x4676A	0xF7FAFD69  BL	__Lib_FAT32_STM32_M3_M4_M7_countSector+0
0x4676E	0xB110    CBZ	R0, L_FAT32_Delete707
;__Lib_FAT32_STM32_M3_M4_M7.c, 3156 :: 		
0x46770	0x20FF    MOVS	R0, #-1
0x46772	0xB240    SXTB	R0, R0
0x46774	0xE036    B	L_end_FAT32_Delete
L_FAT32_Delete707:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3158 :: 		
; pDE start address is: 0 (R0)
0x46776	0x4821    LDR	R0, [PC, #132]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3159 :: 		
0x46778	0x21E5    MOVS	R1, #229
0x4677A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3160 :: 		
0x4677C	0xF2000220  ADDW	R2, R0, #32
; pDE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3161 :: 		
0x46780	0x21E5    MOVS	R1, #229
0x46782	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3164 :: 		
0x46784	0x988C    LDR	R0, [SP, #560]
0x46786	0xF7FBFBB7  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x4678A	0xB110    CBZ	R0, L_FAT32_Delete708
;__Lib_FAT32_STM32_M3_M4_M7.c, 3165 :: 		
0x4678C	0x20FF    MOVS	R0, #-1
0x4678E	0xB240    SXTB	R0, R0
0x46790	0xE028    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3166 :: 		
L_FAT32_Delete708:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3185 :: 		
0x46792	0xE006    B	L_FAT32_Delete709
L_FAT32_Delete693:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3186 :: 		
0x46794	0x22AE    MOVS	R2, #-82
0x46796	0xB252    SXTB	R2, R2
0x46798	0x4919    LDR	R1, [PC, #100]
0x4679A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3187 :: 		
0x4679C	0x20FF    MOVS	R0, #-1
0x4679E	0xB240    SXTB	R0, R0
0x467A0	0xE020    B	L_end_FAT32_Delete
;__Lib_FAT32_STM32_M3_M4_M7.c, 3188 :: 		
L_FAT32_Delete709:
L_FAT32_Delete692:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3191 :: 		
0x467A2	0x9A44    LDR	R2, [SP, #272]
0x467A4	0x9943    LDR	R1, [SP, #268]
0x467A6	0x9842    LDR	R0, [SP, #264]
0x467A8	0xF7FDFE7C  BL	__Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32+0
0x467AC	0xB110    CBZ	R0, L_FAT32_Delete710
;__Lib_FAT32_STM32_M3_M4_M7.c, 3192 :: 		
0x467AE	0x20FF    MOVS	R0, #-1
0x467B0	0xB240    SXTB	R0, R0
0x467B2	0xE017    B	L_end_FAT32_Delete
L_FAT32_Delete710:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3194 :: 		
0x467B4	0x9A8B    LDR	R2, [SP, #556]
0x467B6	0x490E    LDR	R1, [PC, #56]
0x467B8	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3195 :: 		
0x467BA	0x9A8A    LDR	R2, [SP, #552]
0x467BC	0x490D    LDR	R1, [PC, #52]
0x467BE	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3198 :: 		
0x467C0	0x9891    LDR	R0, [SP, #580]
0x467C2	0xF7FCF94B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0x467C6	0xB148    CBZ	R0, L_FAT32_Delete711
;__Lib_FAT32_STM32_M3_M4_M7.c, 3199 :: 		
0x467C8	0xA98E    ADD	R1, SP, #568
0x467CA	0x4608    MOV	R0, R1
0x467CC	0xF7FDFE9E  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries+0
0x467D0	0xF1B03FFF  CMP	R0, #-1
0x467D4	0xD102    BNE	L_FAT32_Delete712
;__Lib_FAT32_STM32_M3_M4_M7.c, 3200 :: 		
0x467D6	0x20FF    MOVS	R0, #-1
0x467D8	0xB240    SXTB	R0, R0
0x467DA	0xE003    B	L_end_FAT32_Delete
L_FAT32_Delete712:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3201 :: 		
L_FAT32_Delete711:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3203 :: 		
0x467DC	0xF7FDFD66  BL	__Lib_FAT32_STM32_M3_M4_M7_syncFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3204 :: 		
0x467E0	0x2000    MOVS	R0, #0
0x467E2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3205 :: 		
L_end_FAT32_Delete:
0x467E4	0xF8DDE000  LDR	LR, [SP, #0]
0x467E8	0xF20D2D48  ADDW	SP, SP, #584
0x467EC	0x4770    BX	LR
0x467EE	0xBF00    NOP
0x467F0	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x467F4	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x467F8	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x467FC	0x06F82000  	_f32_sector+4
0x46800	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x46804	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x46808	0x02A02000  	?lstr1___Lib_FAT32_STM32_M3_M4_M7+0
0x4680C	0x02A32000  	?lstr2___Lib_FAT32_STM32_M3_M4_M7+0
0x46810	0x02A62000  	?lstr3___Lib_FAT32_STM32_M3_M4_M7+0
; end of _FAT32_Delete
__Lib_FAT32_STM32_M3_M4_M7_DE_getNameExt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 944 :: 		
; name83 start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x44484	0xB082    SUB	SP, SP, #8
0x44486	0xF8CDE000  STR	LR, [SP, #0]
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 945 :: 		
0x4448A	0x9101    STR	R1, [SP, #4]
0x4448C	0x220B    MOVS	R2, #11
0x4448E	0xB212    SXTH	R2, R2
0x44490	0x4601    MOV	R1, R0
; pDE end address is: 0 (R0)
0x44492	0x9801    LDR	R0, [SP, #4]
; name83 end address is: 4 (R1)
0x44494	0xF001FC8C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 946 :: 		
0x44498	0x2000    MOVS	R0, #0
0x4449A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 947 :: 		
L_end_DE_getNameExt:
0x4449C	0xF8DDE000  LDR	LR, [SP, #0]
0x444A0	0xB002    ADD	SP, SP, #8
0x444A2	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getNameExt
__Lib_FAT32_STM32_M3_M4_M7_getFileHandle:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1336 :: 		
; entryIdx start address is: 4 (R1)
; entryCl start address is: 0 (R0)
0x44690	0xB081    SUB	SP, SP, #4
; entryIdx end address is: 4 (R1)
; entryCl end address is: 0 (R0)
; entryCl start address is: 0 (R0)
; entryIdx start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1339 :: 		
; i start address is: 16 (R4)
0x44692	0x2400    MOVS	R4, #0
; entryCl end address is: 0 (R0)
; entryIdx end address is: 4 (R1)
; i end address is: 16 (R4)
0x44694	0x9100    STR	R1, [SP, #0]
0x44696	0x4601    MOV	R1, R0
0x44698	0x9800    LDR	R0, [SP, #0]
L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle259:
; i start address is: 16 (R4)
; entryCl start address is: 4 (R1)
; entryIdx start address is: 0 (R0)
; entryIdx start address is: 0 (R0)
; entryIdx end address is: 0 (R0)
; entryCl start address is: 4 (R1)
; entryCl end address is: 4 (R1)
0x4469A	0x2C04    CMP	R4, _FAT32_MAX_FILES
0x4469C	0xD21E    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle260
; entryIdx end address is: 0 (R0)
; entryCl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1340 :: 		
; entryCl start address is: 4 (R1)
; entryIdx start address is: 0 (R0)
0x4469E	0x221C    MOVS	R2, #28
0x446A0	0xFB02F304  MUL	R3, R2, R4
0x446A4	0x4A0F    LDR	R2, [PC, #60]
0x446A6	0x18D2    ADDS	R2, R2, R3
0x446A8	0x3218    ADDS	R2, #24
0x446AA	0x7812    LDRB	R2, [R2, #0]
0x446AC	0xB19A    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle262
;__Lib_FAT32_STM32_M3_M4_M7.c, 1341 :: 		
0x446AE	0x221C    MOVS	R2, #28
0x446B0	0xFB02F304  MUL	R3, R2, R4
0x446B4	0x4A0B    LDR	R2, [PC, #44]
0x446B6	0x18D2    ADDS	R2, R2, R3
0x446B8	0x3208    ADDS	R2, #8
0x446BA	0x6812    LDR	R2, [R2, #0]
0x446BC	0x428A    CMP	R2, R1
0x446BE	0xD10A    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle263
;__Lib_FAT32_STM32_M3_M4_M7.c, 1342 :: 		
0x446C0	0x221C    MOVS	R2, #28
0x446C2	0xFB02F304  MUL	R3, R2, R4
0x446C6	0x4A07    LDR	R2, [PC, #28]
0x446C8	0x18D2    ADDS	R2, R2, R3
0x446CA	0x320C    ADDS	R2, #12
0x446CC	0x6812    LDR	R2, [R2, #0]
0x446CE	0x4282    CMP	R2, R0
0x446D0	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle264
; entryIdx end address is: 0 (R0)
; entryCl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1343 :: 		
0x446D2	0xB260    SXTB	R0, R4
; i end address is: 16 (R4)
0x446D4	0xE004    B	L_end_getFileHandle
L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle264:
; i start address is: 16 (R4)
; entryCl start address is: 4 (R1)
; entryIdx start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle263:
L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle262:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1339 :: 		
0x446D6	0x1C64    ADDS	R4, R4, #1
0x446D8	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1344 :: 		
; entryIdx end address is: 0 (R0)
; entryCl end address is: 4 (R1)
; i end address is: 16 (R4)
0x446DA	0xE7DE    B	L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle259
L___Lib_FAT32_STM32_M3_M4_M7_getFileHandle260:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1345 :: 		
0x446DC	0x20FF    MOVS	R0, #-1
0x446DE	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1346 :: 		
L_end_getFileHandle:
0x446E0	0xB001    ADD	SP, SP, #4
0x446E2	0x4770    BX	LR
0x446E4	0x0A6C2000  	_fat32_fdesc+0
; end of __Lib_FAT32_STM32_M3_M4_M7_getFileHandle
_FAT32_ChangeDir:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2688 :: 		
; dname start address is: 0 (R0)
0x446E8	0xB0CB    SUB	SP, SP, #300
0x446EA	0xF8CDE000  STR	LR, [SP, #0]
0x446EE	0x4604    MOV	R4, R0
; dname end address is: 0 (R0)
; dname start address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2697 :: 		
0x446F0	0x7821    LDRB	R1, [R4, #0]
0x446F2	0x295C    CMP	R1, #92
0x446F4	0xD12B    BNE	L__FAT32_ChangeDir1357
0x446F6	0x1C61    ADDS	R1, R4, #1
0x446F8	0x7809    LDRB	R1, [R1, #0]
0x446FA	0x2900    CMP	R1, #0
0x446FC	0xD127    BNE	L__FAT32_ChangeDir1356
; dname end address is: 16 (R4)
L__FAT32_ChangeDir1355:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2698 :: 		
0x446FE	0x2200    MOVS	R2, #0
0x44700	0x4971    LDR	R1, [PC, #452]
0x44702	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2699 :: 		
0x44704	0x4971    LDR	R1, [PC, #452]
0x44706	0x680A    LDR	R2, [R1, #0]
0x44708	0x4971    LDR	R1, [PC, #452]
0x4470A	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2700 :: 		
0x4470C	0xF240120E  MOVW	R2, #270
0x44710	0xB212    SXTH	R2, R2
0x44712	0x2100    MOVS	R1, #0
0x44714	0x486F    LDR	R0, [PC, #444]
0x44716	0xF000FD6D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2701 :: 		
0x4471A	0x486F    LDR	R0, [PC, #444]
0x4471C	0xF003F84C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 24 (R6)
0x44720	0xB286    UXTH	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2702 :: 		
0x44722	0xB202    SXTH	R2, R0
0x44724	0x496C    LDR	R1, [PC, #432]
0x44726	0x486B    LDR	R0, [PC, #428]
0x44728	0xF001FB42  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2703 :: 		
0x4472C	0x4969    LDR	R1, [PC, #420]
0x4472E	0x198A    ADDS	R2, R1, R6
0x44730	0x213A    MOVS	R1, #58
0x44732	0x7011    STRB	R1, [R2, #0]
0x44734	0x1C72    ADDS	R2, R6, #1
0x44736	0xB292    UXTH	R2, R2
; len end address is: 24 (R6)
; len start address is: 0 (R0)
0x44738	0xB290    UXTH	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2704 :: 		
0x4473A	0x4966    LDR	R1, [PC, #408]
0x4473C	0x188A    ADDS	R2, R1, R2
0x4473E	0x215C    MOVS	R1, #92
0x44740	0x7011    STRB	R1, [R2, #0]
0x44742	0x1C42    ADDS	R2, R0, #1
; len end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2705 :: 		
0x44744	0x4965    LDR	R1, [PC, #404]
0x44746	0x800A    STRH	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2706 :: 		
0x44748	0x2000    MOVS	R0, #0
0x4474A	0xB240    SXTB	R0, R0
0x4474C	0xE0B8    B	L_end_FAT32_ChangeDir
;__Lib_FAT32_STM32_M3_M4_M7.c, 2697 :: 		
L__FAT32_ChangeDir1357:
; dname start address is: 16 (R4)
L__FAT32_ChangeDir1356:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2710 :: 		
0x4474E	0xF20D1327  ADDW	R3, SP, #295
0x44752	0x212E    MOVS	R1, #46
0x44754	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2711 :: 		
0x44756	0x1C5A    ADDS	R2, R3, #1
0x44758	0x212E    MOVS	R1, #46
0x4475A	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2712 :: 		
0x4475C	0x1C9A    ADDS	R2, R3, #2
0x4475E	0x2100    MOVS	R1, #0
0x44760	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2713 :: 		
0x44762	0x9401    STR	R4, [SP, #4]
0x44764	0x2203    MOVS	R2, #3
0x44766	0xB212    SXTH	R2, R2
0x44768	0x4619    MOV	R1, R3
0x4476A	0x4620    MOV	R0, R4
0x4476C	0xF7FDFCA4  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp+0
0x44770	0x9C01    LDR	R4, [SP, #4]
0x44772	0xB940    CBNZ	R0, L__FAT32_ChangeDir1359
0x44774	0x4955    LDR	R1, [PC, #340]
0x44776	0x680A    LDR	R2, [R1, #0]
0x44778	0x4955    LDR	R1, [PC, #340]
0x4477A	0x6809    LDR	R1, [R1, #0]
0x4477C	0x4291    CMP	R1, R2
0x4477E	0xD102    BNE	L__FAT32_ChangeDir1358
; dname end address is: 16 (R4)
L__FAT32_ChangeDir1354:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2714 :: 		
0x44780	0x2000    MOVS	R0, #0
0x44782	0xB240    SXTB	R0, R0
0x44784	0xE09C    B	L_end_FAT32_ChangeDir
;__Lib_FAT32_STM32_M3_M4_M7.c, 2713 :: 		
L__FAT32_ChangeDir1359:
; dname start address is: 16 (R4)
L__FAT32_ChangeDir1358:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2717 :: 		
0x44786	0xA902    ADD	R1, SP, #8
0x44788	0x9401    STR	R4, [SP, #4]
0x4478A	0x4620    MOV	R0, R4
0x4478C	0xF001FB22  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x44790	0x9C01    LDR	R4, [SP, #4]
0x44792	0x2801    CMP	R0, #1
0x44794	0xD002    BEQ	L_FAT32_ChangeDir650
; dname end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2718 :: 		
0x44796	0x20FF    MOVS	R0, #-1
0x44798	0xB240    SXTB	R0, R0
0x4479A	0xE091    B	L_end_FAT32_ChangeDir
L_FAT32_ChangeDir650:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2720 :: 		
; dname start address is: 16 (R4)
0x4479C	0xF89D1107  LDRB	R1, [SP, #263]
0x447A0	0xF0010110  AND	R1, R1, #16
0x447A4	0xB2C9    UXTB	R1, R1
0x447A6	0xB931    CBNZ	R1, L_FAT32_ChangeDir651
; dname end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2721 :: 		
0x447A8	0x22EB    MOVS	R2, #-21
0x447AA	0xB252    SXTB	R2, R2
0x447AC	0x494C    LDR	R1, [PC, #304]
0x447AE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2722 :: 		
0x447B0	0x20FF    MOVS	R0, #-1
0x447B2	0xB240    SXTB	R0, R0
0x447B4	0xE084    B	L_end_FAT32_ChangeDir
;__Lib_FAT32_STM32_M3_M4_M7.c, 2723 :: 		
L_FAT32_ChangeDir651:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2725 :: 		
; dname start address is: 16 (R4)
0x447B6	0xAB46    ADD	R3, SP, #280
0x447B8	0x4943    LDR	R1, [PC, #268]
0x447BA	0x680A    LDR	R2, [R1, #0]
0x447BC	0x4944    LDR	R1, [PC, #272]
0x447BE	0x6809    LDR	R1, [R1, #0]
0x447C0	0x9401    STR	R4, [SP, #4]
0x447C2	0x4608    MOV	R0, R1
0x447C4	0x4611    MOV	R1, R2
0x447C6	0x461A    MOV	R2, R3
0x447C8	0xF7FDFBD8  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x447CC	0x9C01    LDR	R4, [SP, #4]
0x447CE	0xB110    CBZ	R0, L_FAT32_ChangeDir652
; dname end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2726 :: 		
0x447D0	0x20FF    MOVS	R0, #-1
0x447D2	0xB240    SXTB	R0, R0
0x447D4	0xE074    B	L_end_FAT32_ChangeDir
L_FAT32_ChangeDir652:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2728 :: 		
; dname start address is: 16 (R4)
0x447D6	0x4943    LDR	R1, [PC, #268]
0x447D8	0x6809    LDR	R1, [R1, #0]
0x447DA	0x1E4A    SUBS	R2, R1, #1
0x447DC	0x493A    LDR	R1, [PC, #232]
0x447DE	0x6809    LDR	R1, [R1, #0]
0x447E0	0x4011    ANDS	R1, R2
0x447E2	0x014A    LSLS	R2, R1, #5
0x447E4	0x4940    LDR	R1, [PC, #256]
0x447E6	0x188A    ADDS	R2, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2729 :: 		
0x447E8	0xA947    ADD	R1, SP, #284
0x447EA	0x9401    STR	R4, [SP, #4]
0x447EC	0x4610    MOV	R0, R2
0x447EE	0xF7FFFE49  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getNameExt+0
0x447F2	0x9C01    LDR	R4, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2732 :: 		
0x447F4	0x2200    MOVS	R2, #0
0x447F6	0x4934    LDR	R1, [PC, #208]
0x447F8	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2733 :: 		
0x447FA	0x9A43    LDR	R2, [SP, #268]
0x447FC	0x4934    LDR	R1, [PC, #208]
0x447FE	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2734 :: 		
0x44800	0x4932    LDR	R1, [PC, #200]
0x44802	0x680A    LDR	R2, [R1, #0]
0x44804	0x9943    LDR	R1, [SP, #268]
0x44806	0x4291    CMP	R1, R2
0x44808	0xD203    BCS	L_FAT32_ChangeDir653
;__Lib_FAT32_STM32_M3_M4_M7.c, 2735 :: 		
0x4480A	0x4930    LDR	R1, [PC, #192]
0x4480C	0x680A    LDR	R2, [R1, #0]
0x4480E	0x4930    LDR	R1, [PC, #192]
0x44810	0x600A    STR	R2, [R1, #0]
L_FAT32_ChangeDir653:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2738 :: 		
0x44812	0x7821    LDRB	R1, [R4, #0]
0x44814	0x292E    CMP	R1, #46
0x44816	0xD105    BNE	L__FAT32_ChangeDir1361
0x44818	0x1C61    ADDS	R1, R4, #1
0x4481A	0x7809    LDRB	R1, [R1, #0]
0x4481C	0xB911    CBNZ	R1, L__FAT32_ChangeDir1360
; dname end address is: 16 (R4)
L__FAT32_ChangeDir1353:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2739 :: 		
0x4481E	0x2000    MOVS	R0, #0
0x44820	0xB240    SXTB	R0, R0
0x44822	0xE04D    B	L_end_FAT32_ChangeDir
;__Lib_FAT32_STM32_M3_M4_M7.c, 2738 :: 		
L__FAT32_ChangeDir1361:
; dname start address is: 16 (R4)
L__FAT32_ChangeDir1360:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2742 :: 		
0x44824	0x7821    LDRB	R1, [R4, #0]
0x44826	0x292E    CMP	R1, #46
0x44828	0xD11B    BNE	L__FAT32_ChangeDir1364
0x4482A	0x1C61    ADDS	R1, R4, #1
0x4482C	0x7809    LDRB	R1, [R1, #0]
0x4482E	0x292E    CMP	R1, #46
0x44830	0xD117    BNE	L__FAT32_ChangeDir1363
0x44832	0x1CA1    ADDS	R1, R4, #2
0x44834	0x7809    LDRB	R1, [R1, #0]
0x44836	0xB9A1    CBNZ	R1, L__FAT32_ChangeDir1362
; dname end address is: 16 (R4)
L__FAT32_ChangeDir1352:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2743 :: 		
L_FAT32_ChangeDir660:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2744 :: 		
0x44838	0x4B28    LDR	R3, [PC, #160]
0x4483A	0x8819    LDRH	R1, [R3, #0]
0x4483C	0x1E4A    SUBS	R2, R1, #1
0x4483E	0xB292    UXTH	R2, R2
0x44840	0x801A    STRH	R2, [R3, #0]
0x44842	0x4924    LDR	R1, [PC, #144]
0x44844	0x188A    ADDS	R2, R1, R2
0x44846	0x2100    MOVS	R1, #0
0x44848	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2745 :: 		
0x4484A	0x4619    MOV	R1, R3
0x4484C	0x8809    LDRH	R1, [R1, #0]
0x4484E	0x1E4A    SUBS	R2, R1, #1
0x44850	0xB292    UXTH	R2, R2
0x44852	0x4920    LDR	R1, [PC, #128]
0x44854	0x1889    ADDS	R1, R1, R2
0x44856	0x7809    LDRB	R1, [R1, #0]
0x44858	0x295C    CMP	R1, #92
0x4485A	0xD1ED    BNE	L_FAT32_ChangeDir660
;__Lib_FAT32_STM32_M3_M4_M7.c, 2746 :: 		
0x4485C	0x2000    MOVS	R0, #0
0x4485E	0xB240    SXTB	R0, R0
0x44860	0xE02E    B	L_end_FAT32_ChangeDir
;__Lib_FAT32_STM32_M3_M4_M7.c, 2742 :: 		
L__FAT32_ChangeDir1364:
; dname start address is: 16 (R4)
L__FAT32_ChangeDir1363:
L__FAT32_ChangeDir1362:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2750 :: 		
0x44862	0x7821    LDRB	R1, [R4, #0]
0x44864	0x292E    CMP	R1, #46
0x44866	0xD106    BNE	L_FAT32_ChangeDir663
; dname end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2751 :: 		
0x44868	0x22E2    MOVS	R2, #-30
0x4486A	0xB252    SXTB	R2, R2
0x4486C	0x491C    LDR	R1, [PC, #112]
0x4486E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2752 :: 		
0x44870	0x20FF    MOVS	R0, #-1
0x44872	0xB240    SXTB	R0, R0
0x44874	0xE024    B	L_end_FAT32_ChangeDir
;__Lib_FAT32_STM32_M3_M4_M7.c, 2753 :: 		
L_FAT32_ChangeDir663:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2755 :: 		
; i start address is: 20 (R5)
; dname start address is: 16 (R4)
0x44876	0x2500    MOVS	R5, #0
; dname end address is: 16 (R4)
; i end address is: 20 (R5)
L_FAT32_ChangeDir664:
; i start address is: 20 (R5)
; dname start address is: 16 (R4)
0x44878	0x4620    MOV	R0, R4
0x4487A	0xF002FF9D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x4487E	0x4285    CMP	R5, R0
0x44880	0xD20B    BCS	L_FAT32_ChangeDir665
;__Lib_FAT32_STM32_M3_M4_M7.c, 2756 :: 		
0x44882	0x4916    LDR	R1, [PC, #88]
0x44884	0x8809    LDRH	R1, [R1, #0]
0x44886	0x194A    ADDS	R2, R1, R5
0x44888	0xB292    UXTH	R2, R2
0x4488A	0x4912    LDR	R1, [PC, #72]
0x4488C	0x188A    ADDS	R2, R1, R2
0x4488E	0x1961    ADDS	R1, R4, R5
0x44890	0x7809    LDRB	R1, [R1, #0]
0x44892	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2755 :: 		
0x44894	0x1C6D    ADDS	R5, R5, #1
0x44896	0xB2AD    UXTH	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 2757 :: 		
0x44898	0xE7EE    B	L_FAT32_ChangeDir664
L_FAT32_ChangeDir665:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2758 :: 		
0x4489A	0x4910    LDR	R1, [PC, #64]
0x4489C	0x8809    LDRH	R1, [R1, #0]
0x4489E	0x194A    ADDS	R2, R1, R5
0x448A0	0xB292    UXTH	R2, R2
; i end address is: 20 (R5)
0x448A2	0x490C    LDR	R1, [PC, #48]
0x448A4	0x188A    ADDS	R2, R1, R2
0x448A6	0x215C    MOVS	R1, #92
0x448A8	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2759 :: 		
0x448AA	0x4620    MOV	R0, R4
; dname end address is: 16 (R4)
0x448AC	0xF002FF84  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x448B0	0x1C43    ADDS	R3, R0, #1
0x448B2	0xB21B    SXTH	R3, R3
0x448B4	0x4A09    LDR	R2, [PC, #36]
0x448B6	0x8811    LDRH	R1, [R2, #0]
0x448B8	0x18C9    ADDS	R1, R1, R3
0x448BA	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2760 :: 		
0x448BC	0x2000    MOVS	R0, #0
0x448BE	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2761 :: 		
L_end_FAT32_ChangeDir:
0x448C0	0xF8DDE000  LDR	LR, [SP, #0]
0x448C4	0xB04B    ADD	SP, SP, #300
0x448C6	0x4770    BX	LR
0x448C8	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x448CC	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x448D0	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x448D4	0x09502000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+0
0x448D8	0x0AEC2000  	__Lib_FAT32_STM32_M3_M4_M7___volumeName+0
0x448DC	0x0A5E2000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+270
0x448E0	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x448E4	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x448E8	0x06F82000  	_f32_sector+4
; end of _FAT32_ChangeDir
__Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2827 :: 		
; entry start address is: 8 (R2)
; entryCl start address is: 4 (R1)
0x444A4	0xB084    SUB	SP, SP, #16
0x444A6	0xF8CDE000  STR	LR, [SP, #0]
0x444AA	0x9003    STR	R0, [SP, #12]
0x444AC	0x4608    MOV	R0, R1
0x444AE	0x4611    MOV	R1, R2
; entry end address is: 8 (R2)
; entryCl end address is: 4 (R1)
; entryCl start address is: 0 (R0)
; entry start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2832 :: 		
0x444B0	0xAB02    ADD	R3, SP, #8
0x444B2	0x9101    STR	R1, [SP, #4]
0x444B4	0x461A    MOV	R2, R3
; entryCl end address is: 0 (R0)
0x444B6	0xF7FDFD61  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x444BA	0x9901    LDR	R1, [SP, #4]
0x444BC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32684
; entry end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2833 :: 		
0x444BE	0x20FF    MOVS	R0, #-1
0x444C0	0xB240    SXTB	R0, R0
0x444C2	0xE01B    B	L_end_eraseEntryF32
L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32684:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2835 :: 		
; entry start address is: 4 (R1)
0x444C4	0x4B0F    LDR	R3, [PC, #60]
0x444C6	0x681B    LDR	R3, [R3, #0]
0x444C8	0x1E5B    SUBS	R3, R3, #1
0x444CA	0xEA010303  AND	R3, R1, R3, LSL #0
; entry end address is: 4 (R1)
0x444CE	0x015C    LSLS	R4, R3, #5
0x444D0	0x4B0D    LDR	R3, [PC, #52]
0x444D2	0x191C    ADDS	R4, R3, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 2836 :: 		
0x444D4	0x23E5    MOVS	R3, #229
0x444D6	0x7023    STRB	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2838 :: 		
0x444D8	0x9802    LDR	R0, [SP, #8]
0x444DA	0xF7FDFD0D  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x444DE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32685
;__Lib_FAT32_STM32_M3_M4_M7.c, 2839 :: 		
0x444E0	0x20FF    MOVS	R0, #-1
0x444E2	0xB240    SXTB	R0, R0
0x444E4	0xE00A    B	L_end_eraseEntryF32
L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32685:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2842 :: 		
0x444E6	0x9B03    LDR	R3, [SP, #12]
0x444E8	0xB133    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32686
;__Lib_FAT32_STM32_M3_M4_M7.c, 2843 :: 		
0x444EA	0x9803    LDR	R0, [SP, #12]
0x444EC	0xF7FEFBD0  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain+0
0x444F0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32687
;__Lib_FAT32_STM32_M3_M4_M7.c, 2844 :: 		
0x444F2	0x20FF    MOVS	R0, #-1
0x444F4	0xB240    SXTB	R0, R0
0x444F6	0xE001    B	L_end_eraseEntryF32
L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32687:
L___Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32686:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2846 :: 		
0x444F8	0x2000    MOVS	R0, #0
0x444FA	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2847 :: 		
L_end_eraseEntryF32:
0x444FC	0xF8DDE000  LDR	LR, [SP, #0]
0x44500	0xB004    ADD	SP, SP, #16
0x44502	0x4770    BX	LR
0x44504	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x44508	0x06F82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32
__Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2767 :: 		
; _1stCl start address is: 0 (R0)
0x42C90	0xB086    SUB	SP, SP, #24
0x42C92	0xF8CDE000  STR	LR, [SP, #0]
; _1stCl end address is: 0 (R0)
; _1stCl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2773 :: 		
0x42C96	0x4948    LDR	R1, [PC, #288]
0x42C98	0x6809    LDR	R1, [R1, #0]
0x42C9A	0x4288    CMP	R0, R1
0x42C9C	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1368
0x42C9E	0x4947    LDR	R1, [PC, #284]
0x42CA0	0x6809    LDR	R1, [R1, #0]
0x42CA2	0x4288    CMP	R0, R1
0x42CA4	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1367
0x42CA6	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain669
; _1stCl end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1368:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1367:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2774 :: 		
0x42CA8	0x22F4    MOVS	R2, #-12
0x42CAA	0xB252    SXTB	R2, R2
0x42CAC	0x4944    LDR	R1, [PC, #272]
0x42CAE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2775 :: 		
0x42CB0	0x20FF    MOVS	R0, #-1
0x42CB2	0xB240    SXTB	R0, R0
0x42CB4	0xE07B    B	L_end_FAT_deleteChain
;__Lib_FAT32_STM32_M3_M4_M7.c, 2776 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain669:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2778 :: 		
; _1stCl start address is: 0 (R0)
0x42CB6	0x4943    LDR	R1, [PC, #268]
0x42CB8	0x7809    LDRB	R1, [R1, #0]
0x42CBA	0xFA20F201  LSR	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2780 :: 		
0x42CBE	0x4942    LDR	R1, [PC, #264]
0x42CC0	0x6809    LDR	R1, [R1, #0]
0x42CC2	0x1853    ADDS	R3, R2, R1
0x42CC4	0x9301    STR	R3, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2781 :: 		
0x42CC6	0x4941    LDR	R1, [PC, #260]
0x42CC8	0x6809    LDR	R1, [R1, #0]
0x42CCA	0x1E49    SUBS	R1, R1, #1
0x42CCC	0xEA000101  AND	R1, R0, R1, LSL #0
; _1stCl end address is: 0 (R0)
0x42CD0	0x008A    LSLS	R2, R1, #2
0x42CD2	0x493F    LDR	R1, [PC, #252]
0x42CD4	0x1889    ADDS	R1, R1, R2
0x42CD6	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2783 :: 		
0x42CD8	0x4618    MOV	R0, R3
0x42CDA	0xF7FEFF05  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x42CDE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain670
;__Lib_FAT32_STM32_M3_M4_M7.c, 2784 :: 		
0x42CE0	0x20FF    MOVS	R0, #-1
0x42CE2	0xB240    SXTB	R0, R0
0x42CE4	0xE063    B	L_end_FAT_deleteChain
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain670:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2786 :: 		
0x42CE6	0x2100    MOVS	R1, #0
0x42CE8	0xF8AD1016  STRH	R1, [SP, #22]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2787 :: 		
0x42CEC	0x2201    MOVS	R2, #1
0x42CEE	0x4939    LDR	R1, [PC, #228]
0x42CF0	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2788 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain671:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2789 :: 		
0x42CF2	0x9903    LDR	R1, [SP, #12]
0x42CF4	0x680A    LDR	R2, [R1, #0]
0x42CF6	0xF06F4170  MVN	R1, #-268435456
0x42CFA	0x428A    CMP	R2, R1
0x42CFC	0xF2400100  MOVW	R1, #0
0x42D00	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1546
0x42D02	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1546:
0x42D04	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2791 :: 		
0x42D06	0xF04F0200  MOV	R2, #0
0x42D0A	0x9903    LDR	R1, [SP, #12]
0x42D0C	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2793 :: 		
0x42D0E	0xF8BD1016  LDRH	R1, [SP, #22]
0x42D12	0x1C49    ADDS	R1, R1, #1
0x42D14	0xF8AD1016  STRH	R1, [SP, #22]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2795 :: 		
0x42D18	0x9903    LDR	R1, [SP, #12]
0x42D1A	0x1D0A    ADDS	R2, R1, #4
0x42D1C	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2797 :: 		
0x42D1E	0x492E    LDR	R1, [PC, #184]
0x42D20	0x6809    LDR	R1, [R1, #0]
0x42D22	0x428A    CMP	R2, R1
0x42D24	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1370
0x42D26	0x9904    LDR	R1, [SP, #16]
0x42D28	0xB901    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1369
0x42D2A	0xE03D    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain675
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1370:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain1369:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2798 :: 		
0x42D2C	0x9901    LDR	R1, [SP, #4]
0x42D2E	0x9102    STR	R1, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2799 :: 		
0x42D30	0x2100    MOVS	R1, #0
0x42D32	0xF88D1014  STRB	R1, [SP, #20]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain676:
0x42D36	0x4929    LDR	R1, [PC, #164]
0x42D38	0x780A    LDRB	R2, [R1, #0]
0x42D3A	0xF89D1014  LDRB	R1, [SP, #20]
0x42D3E	0x4291    CMP	R1, R2
0x42D40	0xD211    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain677
;__Lib_FAT32_STM32_M3_M4_M7.c, 2800 :: 		
0x42D42	0x9802    LDR	R0, [SP, #8]
0x42D44	0xF7FFF8D8  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x42D48	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain679
;__Lib_FAT32_STM32_M3_M4_M7.c, 2801 :: 		
0x42D4A	0x20FF    MOVS	R0, #-1
0x42D4C	0xB240    SXTB	R0, R0
0x42D4E	0xE02E    B	L_end_FAT_deleteChain
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain679:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2802 :: 		
0x42D50	0x4923    LDR	R1, [PC, #140]
0x42D52	0x680A    LDR	R2, [R1, #0]
0x42D54	0x9902    LDR	R1, [SP, #8]
0x42D56	0x1889    ADDS	R1, R1, R2
0x42D58	0x9102    STR	R1, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2799 :: 		
0x42D5A	0xF89D1014  LDRB	R1, [SP, #20]
0x42D5E	0x1C49    ADDS	R1, R1, #1
0x42D60	0xF88D1014  STRB	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2803 :: 		
0x42D64	0xE7E7    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain676
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain677:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2806 :: 		
0x42D66	0x491F    LDR	R1, [PC, #124]
0x42D68	0x6809    LDR	R1, [R1, #0]
0x42D6A	0xF1B13FFF  CMP	R1, #-1
0x42D6E	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain680
;__Lib_FAT32_STM32_M3_M4_M7.c, 2807 :: 		
0x42D70	0xF8BD3016  LDRH	R3, [SP, #22]
0x42D74	0x4A1B    LDR	R2, [PC, #108]
0x42D76	0x6811    LDR	R1, [R2, #0]
0x42D78	0x18C9    ADDS	R1, R1, R3
0x42D7A	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2808 :: 		
0x42D7C	0x2100    MOVS	R1, #0
0x42D7E	0xF8AD1016  STRH	R1, [SP, #22]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2809 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain680:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2813 :: 		
0x42D82	0x9A01    LDR	R2, [SP, #4]
0x42D84	0x4918    LDR	R1, [PC, #96]
0x42D86	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2815 :: 		
0x42D88	0x9904    LDR	R1, [SP, #16]
0x42D8A	0xB961    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain681
;__Lib_FAT32_STM32_M3_M4_M7.c, 2816 :: 		
0x42D8C	0x9901    LDR	R1, [SP, #4]
0x42D8E	0x1C4A    ADDS	R2, R1, #1
0x42D90	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2817 :: 		
0x42D92	0x490F    LDR	R1, [PC, #60]
0x42D94	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2818 :: 		
0x42D96	0x4610    MOV	R0, R2
0x42D98	0xF7FEFEA6  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x42D9C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain682
;__Lib_FAT32_STM32_M3_M4_M7.c, 2819 :: 		
0x42D9E	0x20FF    MOVS	R0, #-1
0x42DA0	0xB240    SXTB	R0, R0
0x42DA2	0xE004    B	L_end_FAT_deleteChain
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain682:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2820 :: 		
0x42DA4	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain683
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain681:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2821 :: 		
0x42DA6	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain672
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain683:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2822 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain675:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2823 :: 		
0x42DA8	0xE7A3    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain671
L___Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain672:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2824 :: 		
0x42DAA	0x2000    MOVS	R0, #0
0x42DAC	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2825 :: 		
L_end_FAT_deleteChain:
0x42DAE	0xF8DDE000  LDR	LR, [SP, #0]
0x42DB2	0xB006    ADD	SP, SP, #24
0x42DB4	0x4770    BX	LR
0x42DB6	0xBF00    NOP
0x42DB8	0x09182000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x42DBC	0x094C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x42DC0	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x42DC4	0x09392000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x42DC8	0x09142000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x42DCC	0x09342000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x42DD0	0x06F82000  	_f32_sector+4
0x42DD4	0x0A692000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
0x42DD8	0x0AF82000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x42DDC	0x090A2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x42DE0	0x090C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x42DE4	0x09282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x42DE8	0x06F42000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain
__Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2436 :: 		
0x4450C	0xB086    SUB	SP, SP, #24
0x4450E	0xF8CDE000  STR	LR, [SP, #0]
0x44512	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2442 :: 		
0x44514	0x4A58    LDR	R2, [PC, #352]
0x44516	0x6811    LDR	R1, [R2, #0]
0x44518	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2448 :: 		
0x4451A	0xAB02    ADD	R3, SP, #8
0x4451C	0x4611    MOV	R1, R2
0x4451E	0x680A    LDR	R2, [R1, #0]
0x44520	0x4956    LDR	R1, [PC, #344]
0x44522	0x6809    LDR	R1, [R1, #0]
0x44524	0x4608    MOV	R0, R1
0x44526	0x4611    MOV	R1, R2
0x44528	0x461A    MOV	R2, R3
0x4452A	0xF7FDFD27  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x4452E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries596
;__Lib_FAT32_STM32_M3_M4_M7.c, 2449 :: 		
0x44530	0x20FF    MOVS	R0, #-1
0x44532	0xB240    SXTB	R0, R0
0x44534	0xE09B    B	L_end_FAT32_DeleteLFNentries
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries596:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2451 :: 		
0x44536	0x4952    LDR	R1, [PC, #328]
0x44538	0x6809    LDR	R1, [R1, #0]
0x4453A	0x1E4A    SUBS	R2, R1, #1
0x4453C	0x494E    LDR	R1, [PC, #312]
0x4453E	0x6809    LDR	R1, [R1, #0]
0x44540	0x4011    ANDS	R1, R2
0x44542	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2453 :: 		
0x44544	0x2101    MOVS	R1, #1
0x44546	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2454 :: 		
0x4454A	0x9805    LDR	R0, [SP, #20]
0x4454C	0xF7FDFF04  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x44550	0xF88D0005  STRB	R0, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2456 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries597:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2458 :: 		
0x44554	0x4A48    LDR	R2, [PC, #288]
0x44556	0x6811    LDR	R1, [R2, #0]
0x44558	0x1E49    SUBS	R1, R1, #1
0x4455A	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2459 :: 		
0x4455C	0x9903    LDR	R1, [SP, #12]
0x4455E	0xB9C9    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries599
;__Lib_FAT32_STM32_M3_M4_M7.c, 2460 :: 		
0x44560	0x9802    LDR	R0, [SP, #8]
0x44562	0xF7FDFCC9  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x44566	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries600
;__Lib_FAT32_STM32_M3_M4_M7.c, 2461 :: 		
0x44568	0x20FF    MOVS	R0, #-1
0x4456A	0xB240    SXTB	R0, R0
0x4456C	0xE07F    B	L_end_FAT32_DeleteLFNentries
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries600:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2463 :: 		
0x4456E	0xAB02    ADD	R3, SP, #8
0x44570	0x4941    LDR	R1, [PC, #260]
0x44572	0x680A    LDR	R2, [R1, #0]
0x44574	0x4941    LDR	R1, [PC, #260]
0x44576	0x6809    LDR	R1, [R1, #0]
0x44578	0x4608    MOV	R0, R1
0x4457A	0x4611    MOV	R1, R2
0x4457C	0x461A    MOV	R2, R3
0x4457E	0xF7FDFCFD  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x44582	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries601
;__Lib_FAT32_STM32_M3_M4_M7.c, 2464 :: 		
0x44584	0x20FF    MOVS	R0, #-1
0x44586	0xB240    SXTB	R0, R0
0x44588	0xE071    B	L_end_FAT32_DeleteLFNentries
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries601:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2466 :: 		
0x4458A	0x493D    LDR	R1, [PC, #244]
0x4458C	0x6809    LDR	R1, [R1, #0]
0x4458E	0x1E49    SUBS	R1, R1, #1
0x44590	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2467 :: 		
0x44592	0xE01E    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries602
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries599:
0x44594	0x493B    LDR	R1, [PC, #236]
0x44596	0x6809    LDR	R1, [R1, #0]
0x44598	0x1E4A    SUBS	R2, R1, #1
0x4459A	0x9903    LDR	R1, [SP, #12]
0x4459C	0x4011    ANDS	R1, R2
0x4459E	0xB9A9    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries603
;__Lib_FAT32_STM32_M3_M4_M7.c, 2468 :: 		
0x445A0	0x9A02    LDR	R2, [SP, #8]
0x445A2	0x9902    LDR	R1, [SP, #8]
0x445A4	0x1E49    SUBS	R1, R1, #1
0x445A6	0x9102    STR	R1, [SP, #8]
0x445A8	0x4610    MOV	R0, R2
0x445AA	0xF7FDFCA5  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x445AE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries604
;__Lib_FAT32_STM32_M3_M4_M7.c, 2469 :: 		
0x445B0	0x20FF    MOVS	R0, #-1
0x445B2	0xB240    SXTB	R0, R0
0x445B4	0xE05B    B	L_end_FAT32_DeleteLFNentries
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries604:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2471 :: 		
0x445B6	0x9802    LDR	R0, [SP, #8]
0x445B8	0xF7FDFA96  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x445BC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries605
;__Lib_FAT32_STM32_M3_M4_M7.c, 2472 :: 		
0x445BE	0x20FF    MOVS	R0, #-1
0x445C0	0xB240    SXTB	R0, R0
0x445C2	0xE054    B	L_end_FAT32_DeleteLFNentries
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries605:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2474 :: 		
0x445C4	0x9903    LDR	R1, [SP, #12]
0x445C6	0x1E49    SUBS	R1, R1, #1
0x445C8	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2475 :: 		
0x445CA	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries606
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries603:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2476 :: 		
0x445CC	0x9903    LDR	R1, [SP, #12]
0x445CE	0x1E49    SUBS	R1, R1, #1
0x445D0	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2477 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries606:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries602:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2479 :: 		
0x445D2	0x492C    LDR	R1, [PC, #176]
0x445D4	0x6809    LDR	R1, [R1, #0]
0x445D6	0x1E4A    SUBS	R2, R1, #1
0x445D8	0x9903    LDR	R1, [SP, #12]
0x445DA	0x4011    ANDS	R1, R2
0x445DC	0x014A    LSLS	R2, R1, #5
0x445DE	0x492A    LDR	R1, [PC, #168]
0x445E0	0x1889    ADDS	R1, R1, R2
; pLE start address is: 0 (R0)
0x445E2	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2481 :: 		
0x445E4	0x310B    ADDS	R1, #11
0x445E6	0x7809    LDRB	R1, [R1, #0]
0x445E8	0xF001013F  AND	R1, R1, #63
0x445EC	0xB2C9    UXTB	R1, R1
0x445EE	0x290F    CMP	R1, #15
0x445F0	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries607
; pLE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2482 :: 		
0x445F2	0x22C0    MOVS	R2, #-64
0x445F4	0xB252    SXTB	R2, R2
0x445F6	0x4925    LDR	R1, [PC, #148]
0x445F8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2483 :: 		
0x445FA	0x20FF    MOVS	R0, #-1
0x445FC	0xB240    SXTB	R0, R0
0x445FE	0xE036    B	L_end_FAT32_DeleteLFNentries
;__Lib_FAT32_STM32_M3_M4_M7.c, 2484 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries607:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2485 :: 		
; pLE start address is: 0 (R0)
0x44600	0xF200010D  ADDW	R1, R0, #13
0x44604	0x780A    LDRB	R2, [R1, #0]
0x44606	0xF89D1005  LDRB	R1, [SP, #5]
0x4460A	0x428A    CMP	R2, R1
0x4460C	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries608
; pLE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2486 :: 		
0x4460E	0x22C1    MOVS	R2, #-63
0x44610	0xB252    SXTB	R2, R2
0x44612	0x491E    LDR	R1, [PC, #120]
0x44614	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2487 :: 		
0x44616	0x20FF    MOVS	R0, #-1
0x44618	0xB240    SXTB	R0, R0
0x4461A	0xE028    B	L_end_FAT32_DeleteLFNentries
;__Lib_FAT32_STM32_M3_M4_M7.c, 2488 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries608:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2489 :: 		
; pLE start address is: 0 (R0)
0x4461C	0x7801    LDRB	R1, [R0, #0]
0x4461E	0xF001031F  AND	R3, R1, #31
0x44622	0xB2DB    UXTB	R3, R3
0x44624	0xF89D2004  LDRB	R2, [SP, #4]
0x44628	0xF89D1004  LDRB	R1, [SP, #4]
0x4462C	0x1C49    ADDS	R1, R1, #1
0x4462E	0xF88D1004  STRB	R1, [SP, #4]
0x44632	0x4293    CMP	R3, R2
0x44634	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries609
; pLE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2490 :: 		
0x44636	0x22C2    MOVS	R2, #-62
0x44638	0xB252    SXTB	R2, R2
0x4463A	0x4914    LDR	R1, [PC, #80]
0x4463C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2491 :: 		
0x4463E	0x20FF    MOVS	R0, #-1
0x44640	0xB240    SXTB	R0, R0
0x44642	0xE014    B	L_end_FAT32_DeleteLFNentries
;__Lib_FAT32_STM32_M3_M4_M7.c, 2492 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries609:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2494 :: 		
; pLE start address is: 0 (R0)
0x44644	0x7801    LDRB	R1, [R0, #0]
0x44646	0xF0010140  AND	R1, R1, #64
; last start address is: 8 (R2)
0x4464A	0xB2CA    UXTB	R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2495 :: 		
0x4464C	0x21E5    MOVS	R1, #229
0x4464E	0x7001    STRB	R1, [R0, #0]
; pLE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2497 :: 		
0x44650	0xB13A    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries610
; last end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2498 :: 		
0x44652	0x9802    LDR	R0, [SP, #8]
0x44654	0xF7FDFC50  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x44658	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries611
;__Lib_FAT32_STM32_M3_M4_M7.c, 2499 :: 		
0x4465A	0x20FF    MOVS	R0, #-1
0x4465C	0xB240    SXTB	R0, R0
0x4465E	0xE006    B	L_end_FAT32_DeleteLFNentries
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries611:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2500 :: 		
0x44660	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries598
;__Lib_FAT32_STM32_M3_M4_M7.c, 2501 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries610:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2502 :: 		
0x44662	0xE777    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries597
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries598:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2504 :: 		
0x44664	0x9A04    LDR	R2, [SP, #16]
0x44666	0x4904    LDR	R1, [PC, #16]
0x44668	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2505 :: 		
0x4466A	0x2001    MOVS	R0, #1
0x4466C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2506 :: 		
L_end_FAT32_DeleteLFNentries:
0x4466E	0xF8DDE000  LDR	LR, [SP, #0]
0x44672	0xB006    ADD	SP, SP, #24
0x44674	0x4770    BX	LR
0x44676	0xBF00    NOP
0x44678	0x09482000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x4467C	0x09442000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x44680	0x09402000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x44684	0x09302000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x44688	0x06F82000  	_f32_sector+4
0x4468C	0x06F12000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries
_UART1_Init:
;__Lib_UART_126.c, 304 :: 		
; baud_rate start address is: 0 (R0)
0x47AD0	0xB081    SUB	SP, SP, #4
0x47AD2	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_126.c, 305 :: 		
0x47AD6	0x4A09    LDR	R2, [PC, #36]
0x47AD8	0xF2400100  MOVW	R1, #0
0x47ADC	0xB404    PUSH	(R2)
0x47ADE	0xB402    PUSH	(R1)
0x47AE0	0xF2400300  MOVW	R3, #0
0x47AE4	0xF2400200  MOVW	R2, #0
0x47AE8	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x47AEA	0x4805    LDR	R0, [PC, #20]
0x47AEC	0xF7FFF808  BL	__Lib_UART_126_UARTx_Init_Advanced+0
0x47AF0	0xB002    ADD	SP, SP, #8
;__Lib_UART_126.c, 306 :: 		
L_end_UART1_Init:
0x47AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x47AF6	0xB001    ADD	SP, SP, #4
0x47AF8	0x4770    BX	LR
0x47AFA	0xBF00    NOP
0x47AFC	0x86FC0004  	__GPIO_MODULE_USART1_PA9_10+0
0x47B00	0x10004001  	USART1_SR+0
; end of _UART1_Init
_UART_Write_Loop:
;Bootloader_STM32.c, 142 :: 		unsigned short UART_Write_Loop(char send, char receive)
0x47B08	0xB084    SUB	SP, SP, #16
0x47B0A	0xF8CDE000  STR	LR, [SP, #0]
0x47B0E	0xF88D0008  STRB	R0, [SP, #8]
0x47B12	0xF88D100C  STRB	R1, [SP, #12]
;Bootloader_STM32.c, 144 :: 		unsigned int rslt = 0;
0x47B16	0xF2400200  MOVW	R2, #0
0x47B1A	0xF8AD2004  STRH	R2, [SP, #4]
;Bootloader_STM32.c, 146 :: 		while(1)
L_UART_Write_Loop15:
;Bootloader_STM32.c, 148 :: 		LED = 1;       // ON PC13
0x47B1E	0x2301    MOVS	R3, #1
0x47B20	0xB25B    SXTB	R3, R3
0x47B22	0x4A1E    LDR	R2, [PC, #120]
0x47B24	0x6013    STR	R3, [R2, #0]
;Bootloader_STM32.c, 149 :: 		Delay_ms(20);
0x47B26	0xF24A07A9  MOVW	R7, #41129
0x47B2A	0xF2C00701  MOVT	R7, #1
0x47B2E	0xBF00    NOP
0x47B30	0xBF00    NOP
L_UART_Write_Loop17:
0x47B32	0x1E7F    SUBS	R7, R7, #1
0x47B34	0xD1FD    BNE	L_UART_Write_Loop17
0x47B36	0xBF00    NOP
0x47B38	0xBF00    NOP
;Bootloader_STM32.c, 150 :: 		UART_Write(send);
0x47B3A	0xF89D0008  LDRB	R0, [SP, #8]
0x47B3E	0xF7FBFB4B  BL	_UART_Write+0
;Bootloader_STM32.c, 151 :: 		LED = 0;       // OFF PC13
0x47B42	0x2300    MOVS	R3, #0
0x47B44	0xB25B    SXTB	R3, R3
0x47B46	0x4A15    LDR	R2, [PC, #84]
0x47B48	0x6013    STR	R3, [R2, #0]
;Bootloader_STM32.c, 152 :: 		Delay_ms(20);
0x47B4A	0xF24A07A9  MOVW	R7, #41129
0x47B4E	0xF2C00701  MOVT	R7, #1
L_UART_Write_Loop19:
0x47B52	0x1E7F    SUBS	R7, R7, #1
0x47B54	0xD1FD    BNE	L_UART_Write_Loop19
0x47B56	0xBF00    NOP
0x47B58	0xBF00    NOP
0x47B5A	0xBF00    NOP
0x47B5C	0xBF00    NOP
;Bootloader_STM32.c, 154 :: 		rslt++;
0x47B5E	0xF8BD2004  LDRH	R2, [SP, #4]
0x47B62	0x1C52    ADDS	R2, R2, #1
0x47B64	0xB292    UXTH	R2, R2
0x47B66	0xF8AD2004  STRH	R2, [SP, #4]
;Bootloader_STM32.c, 155 :: 		if (rslt == 0x64)           // 100 times
0x47B6A	0x2A64    CMP	R2, #100
0x47B6C	0xD105    BNE	L_UART_Write_Loop21
;Bootloader_STM32.c, 157 :: 		UART2_Write_Text("No data received from UART!!!\r\n");
0x47B6E	0x4A0C    LDR	R2, [PC, #48]
0x47B70	0x4610    MOV	R0, R2
0x47B72	0xF000F8DD  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 158 :: 		return 0;
0x47B76	0x2000    MOVS	R0, #0
0x47B78	0xE00B    B	L_end_UART_Write_Loop
;Bootloader_STM32.c, 159 :: 		}
L_UART_Write_Loop21:
;Bootloader_STM32.c, 160 :: 		if(UART_Data_Ready()) {
0x47B7A	0xF7FEFAEF  BL	_UART_Data_Ready+0
0x47B7E	0xB138    CBZ	R0, L_UART_Write_Loop22
;Bootloader_STM32.c, 161 :: 		if(UART_Read() == receive)
0x47B80	0xF7FEF9AE  BL	_UART_Read+0
0x47B84	0xF89D200C  LDRB	R2, [SP, #12]
0x47B88	0x4290    CMP	R0, R2
0x47B8A	0xD101    BNE	L_UART_Write_Loop23
;Bootloader_STM32.c, 162 :: 		return 1;
0x47B8C	0x2001    MOVS	R0, #1
0x47B8E	0xE000    B	L_end_UART_Write_Loop
L_UART_Write_Loop23:
;Bootloader_STM32.c, 163 :: 		}
L_UART_Write_Loop22:
;Bootloader_STM32.c, 164 :: 		}
0x47B90	0xE7C5    B	L_UART_Write_Loop15
;Bootloader_STM32.c, 165 :: 		}
L_end_UART_Write_Loop:
0x47B92	0xF8DDE000  LDR	LR, [SP, #0]
0x47B96	0xB004    ADD	SP, SP, #16
0x47B98	0x4770    BX	LR
0x47B9A	0xBF00    NOP
0x47B9C	0x02B44241  	ODR13_GPIOC_ODR_bit+0
0x47BA0	0x00002000  	?lstr18_Bootloader_STM32+0
; end of _UART_Write_Loop
_UART_Data_Ready:
;__Lib_UART_126.c, 344 :: 		
0x4615C	0xB081    SUB	SP, SP, #4
0x4615E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 345 :: 		
0x46162	0x4C03    LDR	R4, [PC, #12]
0x46164	0x6824    LDR	R4, [R4, #0]
0x46166	0x47A0    BLX	R4
;__Lib_UART_126.c, 346 :: 		
L_end_UART_Data_Ready:
0x46168	0xF8DDE000  LDR	LR, [SP, #0]
0x4616C	0xB001    ADD	SP, SP, #4
0x4616E	0x4770    BX	LR
0x46170	0x0B5C2000  	_UART_Rdy_Ptr+0
; end of _UART_Data_Ready
_UART_Read:
;__Lib_UART_126.c, 340 :: 		
0x45EE0	0xB081    SUB	SP, SP, #4
0x45EE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_126.c, 341 :: 		
0x45EE6	0x4C03    LDR	R4, [PC, #12]
0x45EE8	0x6824    LDR	R4, [R4, #0]
0x45EEA	0x47A0    BLX	R4
;__Lib_UART_126.c, 342 :: 		
L_end_UART_Read:
0x45EEC	0xF8DDE000  LDR	LR, [SP, #0]
0x45EF0	0xB001    ADD	SP, SP, #4
0x45EF2	0x4770    BX	LR
0x45EF4	0x0B602000  	_UART_Rd_Ptr+0
; end of _UART_Read
_Start_Bootload:
;Bootloader_STM32.c, 261 :: 		void Start_Bootload()
0x47928	0xB084    SUB	SP, SP, #16
0x4792A	0xF8CDE000  STR	LR, [SP, #0]
;Bootloader_STM32.c, 263 :: 		unsigned int i = 0;
0x4792E	0xF2400000  MOVW	R0, #0
0x47932	0xF8AD0006  STRH	R0, [SP, #6]
;Bootloader_STM32.c, 265 :: 		long j = 0x0;
0x47936	0xF04F0000  MOV	R0, #0
0x4793A	0x9002    STR	R0, [SP, #8]
0x4793C	0xF2400000  MOVW	R0, #0
0x47940	0xF8AD000C  STRH	R0, [SP, #12]
;Bootloader_STM32.c, 266 :: 		int k =0;
;Bootloader_STM32.c, 267 :: 		unsigned int fw_size = 0;
;Bootloader_STM32.c, 268 :: 		unsigned int curr_fw_size = 0;
;Bootloader_STM32.c, 272 :: 		UART_Write('y');
0x47944	0x2079    MOVS	R0, #121
0x47946	0xF7FBFC47  BL	_UART_Write+0
;Bootloader_STM32.c, 273 :: 		while (!UART_Data_Ready()) ;
L_Start_Bootload30:
0x4794A	0xF7FEFC07  BL	_UART_Data_Ready+0
0x4794E	0xB900    CBNZ	R0, L_Start_Bootload31
0x47950	0xE7FB    B	L_Start_Bootload30
L_Start_Bootload31:
;Bootloader_STM32.c, 275 :: 		yy = UART_Read();
0x47952	0xF7FEFAC5  BL	_UART_Read+0
0x47956	0xF88D0004  STRB	R0, [SP, #4]
;Bootloader_STM32.c, 277 :: 		UART_Write('x');
0x4795A	0x2078    MOVS	R0, #120
0x4795C	0xF7FBFC3C  BL	_UART_Write+0
;Bootloader_STM32.c, 278 :: 		while (!UART_Data_Ready()) ;
L_Start_Bootload32:
0x47960	0xF7FEFBFC  BL	_UART_Data_Ready+0
0x47964	0xB900    CBNZ	R0, L_Start_Bootload33
0x47966	0xE7FB    B	L_Start_Bootload32
L_Start_Bootload33:
;Bootloader_STM32.c, 280 :: 		xx = UART_Read();
0x47968	0xF7FEFABA  BL	_UART_Read+0
;Bootloader_STM32.c, 282 :: 		fw_size = yy | (xx << 8);
0x4796C	0xB2C0    UXTB	R0, R0
0x4796E	0x0201    LSLS	R1, R0, #8
0x47970	0xB289    UXTH	R1, R1
0x47972	0xF89D0004  LDRB	R0, [SP, #4]
0x47976	0x4308    ORRS	R0, R1
0x47978	0xF8AD000E  STRH	R0, [SP, #14]
;Bootloader_STM32.c, 284 :: 		while (1) {
L_Start_Bootload34:
;Bootloader_STM32.c, 285 :: 		if( (i == MAX_BLOCK_SIZE) || ( curr_fw_size >= fw_size ) ) {
0x4797C	0xF8BD0006  LDRH	R0, [SP, #6]
0x47980	0xF5B06F80  CMP	R0, #1024
0x47984	0xD006    BEQ	L__Start_Bootload59
0x47986	0xF8BD100E  LDRH	R1, [SP, #14]
0x4798A	0xF8BD000C  LDRH	R0, [SP, #12]
0x4798E	0x4288    CMP	R0, R1
0x47990	0xD200    BCS	L__Start_Bootload58
0x47992	0xE01F    B	L_Start_Bootload38
L__Start_Bootload59:
L__Start_Bootload58:
;Bootloader_STM32.c, 287 :: 		if (!j)
0x47994	0x9802    LDR	R0, [SP, #8]
0x47996	0xB908    CBNZ	R0, L_Start_Bootload39
;Bootloader_STM32.c, 288 :: 		Write_Begin();
0x47998	0xF7FEFFF6  BL	_Write_Begin+0
L_Start_Bootload39:
;Bootloader_STM32.c, 289 :: 		if (j < BOOTLOADER_START_ADDR) {
0x4799C	0x9802    LDR	R0, [SP, #8]
0x4799E	0xF5B02F80  CMP	R0, #262144
0x479A2	0xDA02    BGE	L_Start_Bootload40
;Bootloader_STM32.c, 290 :: 		FLASH_EraseWrite(j);
0x479A4	0x9802    LDR	R0, [SP, #8]
0x479A6	0xF7FEFFB3  BL	_FLASH_EraseWrite+0
;Bootloader_STM32.c, 291 :: 		}
L_Start_Bootload40:
;Bootloader_STM32.c, 293 :: 		i = 0;
0x479AA	0x2000    MOVS	R0, #0
0x479AC	0xF8AD0006  STRH	R0, [SP, #6]
;Bootloader_STM32.c, 294 :: 		j += 0x400;
0x479B0	0x9802    LDR	R0, [SP, #8]
0x479B2	0xF5006080  ADD	R0, R0, #1024
0x479B6	0x9002    STR	R0, [SP, #8]
;Bootloader_STM32.c, 296 :: 		for(k=0; k<MAX_BLOCK_SIZE; k++)
; k start address is: 20 (R5)
0x479B8	0x2500    MOVS	R5, #0
0x479BA	0xB22D    SXTH	R5, R5
; k end address is: 20 (R5)
0x479BC	0xB22A    SXTH	R2, R5
L_Start_Bootload41:
; k start address is: 8 (R2)
0x479BE	0xF5B26F80  CMP	R2, #1024
0x479C2	0xDA07    BGE	L_Start_Bootload42
;Bootloader_STM32.c, 298 :: 		block[k] = 0;
0x479C4	0x482B    LDR	R0, [PC, #172]
0x479C6	0x1881    ADDS	R1, R0, R2
0x479C8	0x2000    MOVS	R0, #0
0x479CA	0x7008    STRB	R0, [R1, #0]
;Bootloader_STM32.c, 296 :: 		for(k=0; k<MAX_BLOCK_SIZE; k++)
0x479CC	0x1C50    ADDS	R0, R2, #1
; k end address is: 8 (R2)
; k start address is: 20 (R5)
0x479CE	0xB205    SXTH	R5, R0
;Bootloader_STM32.c, 299 :: 		}
0x479D0	0xB22A    SXTH	R2, R5
; k end address is: 20 (R5)
0x479D2	0xE7F4    B	L_Start_Bootload41
L_Start_Bootload42:
;Bootloader_STM32.c, 300 :: 		}
L_Start_Bootload38:
;Bootloader_STM32.c, 301 :: 		if( curr_fw_size >= fw_size )
0x479D4	0xF8BD100E  LDRH	R1, [SP, #14]
0x479D8	0xF8BD000C  LDRH	R0, [SP, #12]
0x479DC	0x4288    CMP	R0, R1
0x479DE	0xD315    BCC	L_Start_Bootload44
;Bootloader_STM32.c, 303 :: 		LED = 1; // OFF PC13
0x479E0	0x2101    MOVS	R1, #1
0x479E2	0xB249    SXTB	R1, R1
0x479E4	0x4824    LDR	R0, [PC, #144]
0x479E6	0x6001    STR	R1, [R0, #0]
;Bootloader_STM32.c, 304 :: 		UART2_Write_Text("UART Firmware Update Done!!!\r\n");
0x479E8	0x4824    LDR	R0, [PC, #144]
0x479EA	0xF000F9A1  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 305 :: 		UART2_Write_Text("Jumping to Application!!!\r\n");
0x479EE	0x4824    LDR	R0, [PC, #144]
0x479F0	0xF000F99E  BL	_UART2_Write_Text+0
;Bootloader_STM32.c, 306 :: 		Delay_ms(2000);
0x479F4	0xF24C27A9  MOVW	R7, #49833
0x479F8	0xF2C007A2  MOVT	R7, #162
0x479FC	0xBF00    NOP
0x479FE	0xBF00    NOP
L_Start_Bootload45:
0x47A00	0x1E7F    SUBS	R7, R7, #1
0x47A02	0xD1FD    BNE	L_Start_Bootload45
0x47A04	0xBF00    NOP
0x47A06	0xBF00    NOP
;Bootloader_STM32.c, 307 :: 		Start_Program();
0x47A08	0xF018FAFA  BL	393216
;Bootloader_STM32.c, 308 :: 		}
L_Start_Bootload44:
;Bootloader_STM32.c, 311 :: 		UART_Write('y');
0x47A0C	0x2079    MOVS	R0, #121
0x47A0E	0xF7FBFBE3  BL	_UART_Write+0
;Bootloader_STM32.c, 312 :: 		while (!UART_Data_Ready()) ;
L_Start_Bootload47:
0x47A12	0xF7FEFBA3  BL	_UART_Data_Ready+0
0x47A16	0xB900    CBNZ	R0, L_Start_Bootload48
0x47A18	0xE7FB    B	L_Start_Bootload47
L_Start_Bootload48:
;Bootloader_STM32.c, 314 :: 		yy = UART_Read();
0x47A1A	0xF7FEFA61  BL	_UART_Read+0
0x47A1E	0xF88D0004  STRB	R0, [SP, #4]
;Bootloader_STM32.c, 316 :: 		UART_Write('x');
0x47A22	0x2078    MOVS	R0, #120
0x47A24	0xF7FBFBD8  BL	_UART_Write+0
;Bootloader_STM32.c, 317 :: 		while (!UART_Data_Ready()) ;
L_Start_Bootload49:
0x47A28	0xF7FEFB98  BL	_UART_Data_Ready+0
0x47A2C	0xB900    CBNZ	R0, L_Start_Bootload50
0x47A2E	0xE7FB    B	L_Start_Bootload49
L_Start_Bootload50:
;Bootloader_STM32.c, 319 :: 		xx = UART_Read();
0x47A30	0xF7FEFA56  BL	_UART_Read+0
; xx start address is: 8 (R2)
0x47A34	0xB2C2    UXTB	R2, R0
;Bootloader_STM32.c, 321 :: 		block[i++] = yy;
0x47A36	0xF8BD1006  LDRH	R1, [SP, #6]
0x47A3A	0x480E    LDR	R0, [PC, #56]
0x47A3C	0x1841    ADDS	R1, R0, R1
0x47A3E	0xF89D0004  LDRB	R0, [SP, #4]
0x47A42	0x7008    STRB	R0, [R1, #0]
0x47A44	0xF8BD0006  LDRH	R0, [SP, #6]
0x47A48	0x1C41    ADDS	R1, R0, #1
0x47A4A	0xB289    UXTH	R1, R1
0x47A4C	0xF8AD1006  STRH	R1, [SP, #6]
;Bootloader_STM32.c, 322 :: 		block[i++] = xx;
0x47A50	0x4808    LDR	R0, [PC, #32]
0x47A52	0x1840    ADDS	R0, R0, R1
0x47A54	0x7002    STRB	R2, [R0, #0]
; xx end address is: 8 (R2)
0x47A56	0xF8BD0006  LDRH	R0, [SP, #6]
0x47A5A	0x1C40    ADDS	R0, R0, #1
0x47A5C	0xF8AD0006  STRH	R0, [SP, #6]
;Bootloader_STM32.c, 324 :: 		curr_fw_size += 2;
0x47A60	0xF8BD000C  LDRH	R0, [SP, #12]
0x47A64	0x1C80    ADDS	R0, R0, #2
0x47A66	0xF8AD000C  STRH	R0, [SP, #12]
;Bootloader_STM32.c, 325 :: 		}
0x47A6A	0xE787    B	L_Start_Bootload34
;Bootloader_STM32.c, 326 :: 		}
L_end_Start_Bootload:
0x47A6C	0xF8DDE000  LDR	LR, [SP, #0]
0x47A70	0xB004    ADD	SP, SP, #16
0x47A72	0x4770    BX	LR
0x47A74	0x02EC2000  	Bootloader_STM32_block+0
0x47A78	0x02B44241  	ODR13_GPIOC_ODR_bit+0
0x47A7C	0x00202000  	?lstr19_Bootloader_STM32+0
0x47A80	0x003F2000  	?lstr20_Bootloader_STM32+0
; end of _Start_Bootload
_Start_Program:
;Bootloader_STM32.c, 38 :: 		void Start_Program() org START_PROGRAM_ADDR
;Bootloader_STM32.c, 41 :: 		}
L_end_Start_Program:
0x60000	0x4770    BX	LR
; end of _Start_Program
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x48084	0xB082    SUB	SP, SP, #8
0x48086	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x4808A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x4808C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x4808E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x48090	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48092	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x48094	0x2803    CMP	R0, #3
0x48096	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x4809A	0x4893    LDR	R0, [PC, #588]
0x4809C	0x4281    CMP	R1, R0
0x4809E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x480A0	0x4892    LDR	R0, [PC, #584]
0x480A2	0x6800    LDR	R0, [R0, #0]
0x480A4	0xF0400105  ORR	R1, R0, #5
0x480A8	0x4890    LDR	R0, [PC, #576]
0x480AA	0x6001    STR	R1, [R0, #0]
0x480AC	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x480AE	0x4890    LDR	R0, [PC, #576]
0x480B0	0x4281    CMP	R1, R0
0x480B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x480B4	0x488D    LDR	R0, [PC, #564]
0x480B6	0x6800    LDR	R0, [R0, #0]
0x480B8	0xF0400104  ORR	R1, R0, #4
0x480BC	0x488B    LDR	R0, [PC, #556]
0x480BE	0x6001    STR	R1, [R0, #0]
0x480C0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x480C2	0x488C    LDR	R0, [PC, #560]
0x480C4	0x4281    CMP	R1, R0
0x480C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x480C8	0x4888    LDR	R0, [PC, #544]
0x480CA	0x6800    LDR	R0, [R0, #0]
0x480CC	0xF0400103  ORR	R1, R0, #3
0x480D0	0x4886    LDR	R0, [PC, #536]
0x480D2	0x6001    STR	R1, [R0, #0]
0x480D4	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x480D6	0xF64E2060  MOVW	R0, #60000
0x480DA	0x4281    CMP	R1, R0
0x480DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x480DE	0x4883    LDR	R0, [PC, #524]
0x480E0	0x6800    LDR	R0, [R0, #0]
0x480E2	0xF0400102  ORR	R1, R0, #2
0x480E6	0x4881    LDR	R0, [PC, #516]
0x480E8	0x6001    STR	R1, [R0, #0]
0x480EA	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x480EC	0xF2475030  MOVW	R0, #30000
0x480F0	0x4281    CMP	R1, R0
0x480F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x480F4	0x487D    LDR	R0, [PC, #500]
0x480F6	0x6800    LDR	R0, [R0, #0]
0x480F8	0xF0400101  ORR	R1, R0, #1
0x480FC	0x487B    LDR	R0, [PC, #492]
0x480FE	0x6001    STR	R1, [R0, #0]
0x48100	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x48102	0x487A    LDR	R0, [PC, #488]
0x48104	0x6801    LDR	R1, [R0, #0]
0x48106	0xF06F0007  MVN	R0, #7
0x4810A	0x4001    ANDS	R1, R0
0x4810C	0x4877    LDR	R0, [PC, #476]
0x4810E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x48110	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x48112	0x2802    CMP	R0, #2
0x48114	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x48118	0x4877    LDR	R0, [PC, #476]
0x4811A	0x4281    CMP	R1, R0
0x4811C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x4811E	0x4873    LDR	R0, [PC, #460]
0x48120	0x6800    LDR	R0, [R0, #0]
0x48122	0xF0400106  ORR	R1, R0, #6
0x48126	0x4871    LDR	R0, [PC, #452]
0x48128	0x6001    STR	R1, [R0, #0]
0x4812A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4812C	0x4870    LDR	R0, [PC, #448]
0x4812E	0x4281    CMP	R1, R0
0x48130	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x48132	0x486E    LDR	R0, [PC, #440]
0x48134	0x6800    LDR	R0, [R0, #0]
0x48136	0xF0400105  ORR	R1, R0, #5
0x4813A	0x486C    LDR	R0, [PC, #432]
0x4813C	0x6001    STR	R1, [R0, #0]
0x4813E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48140	0x486E    LDR	R0, [PC, #440]
0x48142	0x4281    CMP	R1, R0
0x48144	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x48146	0x4869    LDR	R0, [PC, #420]
0x48148	0x6800    LDR	R0, [R0, #0]
0x4814A	0xF0400104  ORR	R1, R0, #4
0x4814E	0x4867    LDR	R0, [PC, #412]
0x48150	0x6001    STR	R1, [R0, #0]
0x48152	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48154	0x486A    LDR	R0, [PC, #424]
0x48156	0x4281    CMP	R1, R0
0x48158	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x4815A	0x4864    LDR	R0, [PC, #400]
0x4815C	0x6800    LDR	R0, [R0, #0]
0x4815E	0xF0400103  ORR	R1, R0, #3
0x48162	0x4862    LDR	R0, [PC, #392]
0x48164	0x6001    STR	R1, [R0, #0]
0x48166	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48168	0xF64B3080  MOVW	R0, #48000
0x4816C	0x4281    CMP	R1, R0
0x4816E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x48170	0x485E    LDR	R0, [PC, #376]
0x48172	0x6800    LDR	R0, [R0, #0]
0x48174	0xF0400102  ORR	R1, R0, #2
0x48178	0x485C    LDR	R0, [PC, #368]
0x4817A	0x6001    STR	R1, [R0, #0]
0x4817C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4817E	0xF64550C0  MOVW	R0, #24000
0x48182	0x4281    CMP	R1, R0
0x48184	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x48186	0x4859    LDR	R0, [PC, #356]
0x48188	0x6800    LDR	R0, [R0, #0]
0x4818A	0xF0400101  ORR	R1, R0, #1
0x4818E	0x4857    LDR	R0, [PC, #348]
0x48190	0x6001    STR	R1, [R0, #0]
0x48192	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x48194	0x4855    LDR	R0, [PC, #340]
0x48196	0x6801    LDR	R1, [R0, #0]
0x48198	0xF06F0007  MVN	R0, #7
0x4819C	0x4001    ANDS	R1, R0
0x4819E	0x4853    LDR	R0, [PC, #332]
0x481A0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x481A2	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x481A4	0x2801    CMP	R0, #1
0x481A6	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x481AA	0x4851    LDR	R0, [PC, #324]
0x481AC	0x4281    CMP	R1, R0
0x481AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x481B0	0x484E    LDR	R0, [PC, #312]
0x481B2	0x6800    LDR	R0, [R0, #0]
0x481B4	0xF0400107  ORR	R1, R0, #7
0x481B8	0x484C    LDR	R0, [PC, #304]
0x481BA	0x6001    STR	R1, [R0, #0]
0x481BC	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x481BE	0x4851    LDR	R0, [PC, #324]
0x481C0	0x4281    CMP	R1, R0
0x481C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x481C4	0x4849    LDR	R0, [PC, #292]
0x481C6	0x6800    LDR	R0, [R0, #0]
0x481C8	0xF0400106  ORR	R1, R0, #6
0x481CC	0x4847    LDR	R0, [PC, #284]
0x481CE	0x6001    STR	R1, [R0, #0]
0x481D0	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x481D2	0x4848    LDR	R0, [PC, #288]
0x481D4	0x4281    CMP	R1, R0
0x481D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x481D8	0x4844    LDR	R0, [PC, #272]
0x481DA	0x6800    LDR	R0, [R0, #0]
0x481DC	0xF0400105  ORR	R1, R0, #5
0x481E0	0x4842    LDR	R0, [PC, #264]
0x481E2	0x6001    STR	R1, [R0, #0]
0x481E4	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x481E6	0x4846    LDR	R0, [PC, #280]
0x481E8	0x4281    CMP	R1, R0
0x481EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x481EC	0x483F    LDR	R0, [PC, #252]
0x481EE	0x6800    LDR	R0, [R0, #0]
0x481F0	0xF0400104  ORR	R1, R0, #4
0x481F4	0x483D    LDR	R0, [PC, #244]
0x481F6	0x6001    STR	R1, [R0, #0]
0x481F8	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x481FA	0xF24D20F0  MOVW	R0, #54000
0x481FE	0x4281    CMP	R1, R0
0x48200	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x48202	0x483A    LDR	R0, [PC, #232]
0x48204	0x6800    LDR	R0, [R0, #0]
0x48206	0xF0400103  ORR	R1, R0, #3
0x4820A	0x4838    LDR	R0, [PC, #224]
0x4820C	0x6001    STR	R1, [R0, #0]
0x4820E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48210	0xF64840A0  MOVW	R0, #36000
0x48214	0x4281    CMP	R1, R0
0x48216	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x48218	0x4834    LDR	R0, [PC, #208]
0x4821A	0x6800    LDR	R0, [R0, #0]
0x4821C	0xF0400102  ORR	R1, R0, #2
0x48220	0x4832    LDR	R0, [PC, #200]
0x48222	0x6001    STR	R1, [R0, #0]
0x48224	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48226	0xF2446050  MOVW	R0, #18000
0x4822A	0x4281    CMP	R1, R0
0x4822C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x4822E	0x482F    LDR	R0, [PC, #188]
0x48230	0x6800    LDR	R0, [R0, #0]
0x48232	0xF0400101  ORR	R1, R0, #1
0x48236	0x482D    LDR	R0, [PC, #180]
0x48238	0x6001    STR	R1, [R0, #0]
0x4823A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x4823C	0x482B    LDR	R0, [PC, #172]
0x4823E	0x6801    LDR	R1, [R0, #0]
0x48240	0xF06F0007  MVN	R0, #7
0x48244	0x4001    ANDS	R1, R0
0x48246	0x4829    LDR	R0, [PC, #164]
0x48248	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x4824A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x4824C	0x2800    CMP	R0, #0
0x4824E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x48252	0x482D    LDR	R0, [PC, #180]
0x48254	0x4281    CMP	R1, R0
0x48256	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x48258	0x4824    LDR	R0, [PC, #144]
0x4825A	0x6800    LDR	R0, [R0, #0]
0x4825C	0xF0400107  ORR	R1, R0, #7
0x48260	0x4822    LDR	R0, [PC, #136]
0x48262	0x6001    STR	R1, [R0, #0]
0x48264	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48266	0x4825    LDR	R0, [PC, #148]
0x48268	0x4281    CMP	R1, R0
0x4826A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x4826C	0x481F    LDR	R0, [PC, #124]
0x4826E	0x6800    LDR	R0, [R0, #0]
0x48270	0xF0400106  ORR	R1, R0, #6
0x48274	0x481D    LDR	R0, [PC, #116]
0x48276	0x6001    STR	R1, [R0, #0]
0x48278	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4827A	0x4824    LDR	R0, [PC, #144]
0x4827C	0x4281    CMP	R1, R0
0x4827E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x48280	0x481A    LDR	R0, [PC, #104]
0x48282	0x6800    LDR	R0, [R0, #0]
0x48284	0xF0400105  ORR	R1, R0, #5
0x48288	0x4818    LDR	R0, [PC, #96]
0x4828A	0x6001    STR	R1, [R0, #0]
0x4828C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4828E	0xF5B14F7A  CMP	R1, #64000
0x48292	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x48294	0x4815    LDR	R0, [PC, #84]
0x48296	0x6800    LDR	R0, [R0, #0]
0x48298	0xF0400104  ORR	R1, R0, #4
0x4829C	0x4813    LDR	R0, [PC, #76]
0x4829E	0x6001    STR	R1, [R0, #0]
0x482A0	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x482A2	0xF64B3080  MOVW	R0, #48000
0x482A6	0x4281    CMP	R1, R0
0x482A8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x482AA	0x4810    LDR	R0, [PC, #64]
0x482AC	0x6800    LDR	R0, [R0, #0]
0x482AE	0xF0400103  ORR	R1, R0, #3
0x482B2	0x480E    LDR	R0, [PC, #56]
0x482B4	0x6001    STR	R1, [R0, #0]
0x482B6	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x482B8	0xF5B14FFA  CMP	R1, #32000
0x482BC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x482BE	0x480B    LDR	R0, [PC, #44]
0x482C0	0x6800    LDR	R0, [R0, #0]
0x482C2	0xF0400102  ORR	R1, R0, #2
0x482C6	0x4809    LDR	R0, [PC, #36]
0x482C8	0x6001    STR	R1, [R0, #0]
0x482CA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x482CC	0xF5B15F7A  CMP	R1, #16000
0x482D0	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x482D2	0xE01D    B	#58
0x482D4	0x00810000  	#129
0x482D8	0x00100400  	#67108880
0x482DC	0x00000000  	#0
0x482E0	0x00030000  	#3
0x482E4	0x3E800000  	#16000
0x482E8	0x49F00002  	#150000
0x482EC	0x3C004002  	FLASH_ACR+0
0x482F0	0xD4C00001  	#120000
0x482F4	0x5F900001  	#90000
0x482F8	0x32800002  	#144000
0x482FC	0x77000001  	#96000
0x48300	0x19400001  	#72000
0x48304	0xA5E00001  	#108000
0x48308	0xB5800001  	#112000
0x4830C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x48310	0x482D    LDR	R0, [PC, #180]
0x48312	0x6800    LDR	R0, [R0, #0]
0x48314	0xF0400101  ORR	R1, R0, #1
0x48318	0x482B    LDR	R0, [PC, #172]
0x4831A	0x6001    STR	R1, [R0, #0]
0x4831C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x4831E	0x482A    LDR	R0, [PC, #168]
0x48320	0x6801    LDR	R1, [R0, #0]
0x48322	0xF06F0007  MVN	R0, #7
0x48326	0x4001    ANDS	R1, R0
0x48328	0x4827    LDR	R0, [PC, #156]
0x4832A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x4832C	0x2101    MOVS	R1, #1
0x4832E	0xB249    SXTB	R1, R1
0x48330	0x4826    LDR	R0, [PC, #152]
0x48332	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x48334	0x4826    LDR	R0, [PC, #152]
0x48336	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x48338	0xF7FFFBA4  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x4833C	0x4825    LDR	R0, [PC, #148]
0x4833E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x48340	0x4825    LDR	R0, [PC, #148]
0x48342	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x48344	0x4825    LDR	R0, [PC, #148]
0x48346	0xEA020100  AND	R1, R2, R0, LSL #0
0x4834A	0x4825    LDR	R0, [PC, #148]
0x4834C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x4834E	0xF0020001  AND	R0, R2, #1
0x48352	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x48354	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x48356	0x4822    LDR	R0, [PC, #136]
0x48358	0x6800    LDR	R0, [R0, #0]
0x4835A	0xF0000002  AND	R0, R0, #2
0x4835E	0x2800    CMP	R0, #0
0x48360	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x48362	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x48364	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x48366	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x48368	0xF4023080  AND	R0, R2, #65536
0x4836C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x4836E	0x481C    LDR	R0, [PC, #112]
0x48370	0x6800    LDR	R0, [R0, #0]
0x48372	0xF4003000  AND	R0, R0, #131072
0x48376	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x48378	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x4837A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x4837C	0x460A    MOV	R2, R1
0x4837E	0x9901    LDR	R1, [SP, #4]
0x48380	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x48382	0x9101    STR	R1, [SP, #4]
0x48384	0x4611    MOV	R1, R2
0x48386	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x48388	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x4838C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x4838E	0x4814    LDR	R0, [PC, #80]
0x48390	0x6800    LDR	R0, [R0, #0]
0x48392	0xF0407180  ORR	R1, R0, #16777216
0x48396	0x4812    LDR	R0, [PC, #72]
0x48398	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x4839A	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x4839C	0x4810    LDR	R0, [PC, #64]
0x4839E	0x6800    LDR	R0, [R0, #0]
0x483A0	0xF0007000  AND	R0, R0, #33554432
0x483A4	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x483A6	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x483A8	0x460A    MOV	R2, R1
0x483AA	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x483AC	0x480A    LDR	R0, [PC, #40]
0x483AE	0x6800    LDR	R0, [R0, #0]
0x483B0	0xF000010C  AND	R1, R0, #12
0x483B4	0x0090    LSLS	R0, R2, #2
0x483B6	0xF000000C  AND	R0, R0, #12
0x483BA	0x4281    CMP	R1, R0
0x483BC	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x483BE	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x483C0	0xF8DDE000  LDR	LR, [SP, #0]
0x483C4	0xB002    ADD	SP, SP, #8
0x483C6	0x4770    BX	LR
0x483C8	0x3C004002  	FLASH_ACR+0
0x483CC	0x80204247  	FLASH_ACR+0
0x483D0	0x80244247  	FLASH_ACR+0
0x483D4	0x38044002  	RCC_PLLCFGR+0
0x483D8	0x38084002  	RCC_CFGR+0
0x483DC	0xFFFF000F  	#1048575
0x483E0	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x47A84	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x47A86	0x480D    LDR	R0, [PC, #52]
0x47A88	0x6800    LDR	R0, [R0, #0]
0x47A8A	0xF0400101  ORR	R1, R0, #1
0x47A8E	0x480B    LDR	R0, [PC, #44]
0x47A90	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x47A92	0x2100    MOVS	R1, #0
0x47A94	0x480A    LDR	R0, [PC, #40]
0x47A96	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x47A98	0x4808    LDR	R0, [PC, #32]
0x47A9A	0x6801    LDR	R1, [R0, #0]
0x47A9C	0x4809    LDR	R0, [PC, #36]
0x47A9E	0x4001    ANDS	R1, R0
0x47AA0	0x4806    LDR	R0, [PC, #24]
0x47AA2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x47AA4	0x4908    LDR	R1, [PC, #32]
0x47AA6	0x4809    LDR	R0, [PC, #36]
0x47AA8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x47AAA	0x4804    LDR	R0, [PC, #16]
0x47AAC	0x6801    LDR	R1, [R0, #0]
0x47AAE	0xF46F2080  MVN	R0, #262144
0x47AB2	0x4001    ANDS	R1, R0
0x47AB4	0x4801    LDR	R0, [PC, #4]
0x47AB6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x47AB8	0xB001    ADD	SP, SP, #4
0x47ABA	0x4770    BX	LR
0x47ABC	0x38004002  	RCC_CR+0
0x47AC0	0x38084002  	RCC_CFGR+0
0x47AC4	0xFFFFFEF6  	#-17367041
0x47AC8	0x30102400  	#603992080
0x47ACC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x47F2C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x47F2E	0x4904    LDR	R1, [PC, #16]
0x47F30	0x4804    LDR	R0, [PC, #16]
0x47F32	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x47F34	0x4904    LDR	R1, [PC, #16]
0x47F36	0x4805    LDR	R0, [PC, #20]
0x47F38	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x47F3A	0xB001    ADD	SP, SP, #4
0x47F3C	0x4770    BX	LR
0x47F3E	0xBF00    NOP
0x47F40	0x3E800000  	#16000
0x47F44	0x06EC2000  	___System_CLOCK_IN_KHZ+0
0x47F48	0x00030000  	#3
0x47F4C	0x0AFC2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x47EF8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x47EFA	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x47EFC	0xB001    ADD	SP, SP, #4
0x47EFE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x47F00	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x47F02	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x47F06	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x47F0A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x47F0C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x47F10	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x47F12	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x47F14	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x47F16	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x47F18	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x47F1A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x47F1E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x47F22	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x47F26	0xB001    ADD	SP, SP, #4
0x47F28	0x4770    BX	LR
; end of ___EnableFPU
0x48880	0xB500    PUSH	(R14)
0x48882	0xF8DFB024  LDR	R11, [PC, #36]
0x48886	0xF8DFA024  LDR	R10, [PC, #36]
0x4888A	0xF8DFC024  LDR	R12, [PC, #36]
0x4888E	0xF7FFFA45  BL	294172
0x48892	0xF8DFB020  LDR	R11, [PC, #32]
0x48896	0xF8DFA020  LDR	R10, [PC, #32]
0x4889A	0xF8DFC020  LDR	R12, [PC, #32]
0x4889E	0xF7FFFA3D  BL	294172
0x488A2	0xBD00    POP	(R15)
0x488A4	0x4770    BX	LR
0x488A6	0xBF00    NOP
0x488A8	0x00002000  	#536870912
0x488AC	0x02AB2000  	#536871595
0x488B0	0x83E40004  	#295908
0x488B4	0x02AC2000  	#536871596
0x488B8	0x02EC2000  	#536871660
0x488BC	0x87D40004  	#296916
0x4891C	0xB500    PUSH	(R14)
0x4891E	0xF8DFB010  LDR	R11, [PC, #16]
0x48922	0xF8DFA010  LDR	R10, [PC, #16]
0x48926	0xF7FFF989  BL	293948
0x4892A	0xBD00    POP	(R15)
0x4892C	0x4770    BX	LR
0x4892E	0xBF00    NOP
0x48930	0x00002000  	#536870912
0x48934	0x0B6C2000  	#536873836
;__Lib_FAT32_Defs_STM32_M3_M4_M7.c,13 :: _CRLF_F32 [3]
0x47924	0x000A0D ;_CRLF_F32+0
; end of _CRLF_F32
;Bootloader_STM32.c,0 :: ?ICS?lstr18_Bootloader_STM32 [32]
0x483E4	0x64206F4E ;?ICS?lstr18_Bootloader_STM32+0
0x483E8	0x20617461 ;?ICS?lstr18_Bootloader_STM32+4
0x483EC	0x65636572 ;?ICS?lstr18_Bootloader_STM32+8
0x483F0	0x64657669 ;?ICS?lstr18_Bootloader_STM32+12
0x483F4	0x6F726620 ;?ICS?lstr18_Bootloader_STM32+16
0x483F8	0x4155206D ;?ICS?lstr18_Bootloader_STM32+20
0x483FC	0x21215452 ;?ICS?lstr18_Bootloader_STM32+24
0x48400	0x000A0D21 ;?ICS?lstr18_Bootloader_STM32+28
; end of ?ICS?lstr18_Bootloader_STM32
;,0 :: _initBlock_2 [112]
; Containing: ?ICS?lstr19_Bootloader_STM32 [31]
;             ?ICS?lstr20_Bootloader_STM32 [28]
;             ?ICS?lstr1_Bootloader_STM32 [18]
;             ?ICS?lstr2_Bootloader_STM32 [18]
;             ?ICS?lstr3_Bootloader_STM32 [17]
0x48404	0x54524155 ;_initBlock_2+0 : ?ICS?lstr19_Bootloader_STM32 at 0x48404
0x48408	0x72694620 ;_initBlock_2+4
0x4840C	0x7261776D ;_initBlock_2+8
0x48410	0x70552065 ;_initBlock_2+12
0x48414	0x65746164 ;_initBlock_2+16
0x48418	0x6E6F4420 ;_initBlock_2+20
0x4841C	0x21212165 ;_initBlock_2+24
0x48420	0x4A000A0D ;_initBlock_2+28 : ?ICS?lstr20_Bootloader_STM32 at 0x48423
0x48424	0x69706D75 ;_initBlock_2+32
0x48428	0x7420676E ;_initBlock_2+36
0x4842C	0x7041206F ;_initBlock_2+40
0x48430	0x63696C70 ;_initBlock_2+44
0x48434	0x6F697461 ;_initBlock_2+48
0x48438	0x2121216E ;_initBlock_2+52
0x4843C	0x49000A0D ;_initBlock_2+56 : ?ICS?lstr1_Bootloader_STM32 at 0x4843F
0x48440	0x2054494E ;_initBlock_2+60
0x48444	0x454D4954 ;_initBlock_2+64
0x48448	0x2154554F ;_initBlock_2+68
0x4844C	0x0A0D2121 ;_initBlock_2+72
0x48450	0x41455200 ;_initBlock_2+76 : ?ICS?lstr2_Bootloader_STM32 at 0x48451
0x48454	0x49542044 ;_initBlock_2+80
0x48458	0x554F454D ;_initBlock_2+84
0x4845C	0x21212154 ;_initBlock_2+88
0x48460	0x53000A0D ;_initBlock_2+92 : ?ICS?lstr3_Bootloader_STM32 at 0x48463
0x48464	0x54204950 ;_initBlock_2+96
0x48468	0x4F454D49 ;_initBlock_2+100
0x4846C	0x21215455 ;_initBlock_2+104
0x48470	0x000A0D21 ;_initBlock_2+108
; end of _initBlock_2
;Bootloader_STM32.c,0 :: ?ICS?lstr4_Bootloader_STM32 [36]
0x48474	0x0A0D6B4F ;?ICS?lstr4_Bootloader_STM32+0
0x48478	0x656C6946 ;?ICS?lstr4_Bootloader_STM32+4
0x4847C	0x76612073 ;?ICS?lstr4_Bootloader_STM32+8
0x48480	0x616C6961 ;?ICS?lstr4_Bootloader_STM32+12
0x48484	0x20656C62 ;?ICS?lstr4_Bootloader_STM32+16
0x48488	0x74206E69 ;?ICS?lstr4_Bootloader_STM32+20
0x4848C	0x53206568 ;?ICS?lstr4_Bootloader_STM32+24
0x48490	0x61432044 ;?ICS?lstr4_Bootloader_STM32+28
0x48494	0x003A6472 ;?ICS?lstr4_Bootloader_STM32+32
; end of ?ICS?lstr4_Bootloader_STM32
;,0 :: _initBlock_4 [78]
; Containing: ?ICS?lstr5_Bootloader_STM32 [23]
;             ?ICS?lstr6_Bootloader_STM32 [22]
;             ?ICS?lstr7_Bootloader_STM32 [28]
;             ?ICS?lstr8_Bootloader_STM32 [5]
0x48498	0x6E65704F ;_initBlock_4+0 : ?ICS?lstr5_Bootloader_STM32 at 0x48498
0x4849C	0x72694620 ;_initBlock_4+4
0x484A0	0x7261776D ;_initBlock_4+8
0x484A4	0x69662065 ;_initBlock_4+12
0x484A8	0x2E2E656C ;_initBlock_4+16
0x484AC	0x4100202E ;_initBlock_4+20 : ?ICS?lstr6_Bootloader_STM32 at 0x484AF
0x484B0	0x696C7070 ;_initBlock_4+24
0x484B4	0x69746163 ;_initBlock_4+28
0x484B8	0x535F6E6F ;_initBlock_4+32
0x484BC	0x32334D54 ;_initBlock_4+36
0x484C0	0x6E69622E ;_initBlock_4+40
0x484C4	0x206F4E00 ;_initBlock_4+44 : ?ICS?lstr7_Bootloader_STM32 at 0x484C5
0x484C8	0x6D726946 ;_initBlock_4+48
0x484CC	0x65726177 ;_initBlock_4+52
0x484D0	0x6C694620 ;_initBlock_4+56
0x484D4	0x6F462065 ;_initBlock_4+60
0x484D8	0x21646E75 ;_initBlock_4+64
0x484DC	0x0A0D2121 ;_initBlock_4+68
0x484E0	0x0D4B4F00 ;_initBlock_4+72 : ?ICS?lstr8_Bootloader_STM32 at 0x484E1
0x484E4	0x000A ;_initBlock_4+76
; end of _initBlock_4
;Bootloader_STM32.c,0 :: ?ICS?lstr9_Bootloader_STM32 [22]
0x484E6	0x6C707041 ;?ICS?lstr9_Bootloader_STM32+0
0x484EA	0x74616369 ;?ICS?lstr9_Bootloader_STM32+4
0x484EE	0x5F6E6F69 ;?ICS?lstr9_Bootloader_STM32+8
0x484F2	0x334D5453 ;?ICS?lstr9_Bootloader_STM32+12
0x484F6	0x69622E32 ;?ICS?lstr9_Bootloader_STM32+16
0x484FA	0x006E ;?ICS?lstr9_Bootloader_STM32+20
; end of ?ICS?lstr9_Bootloader_STM32
;Bootloader_STM32.c,0 :: ?ICS?lstr10_Bootloader_STM32 [22]
0x484FC	0x6D726946 ;?ICS?lstr10_Bootloader_STM32+0
0x48500	0x65726177 ;?ICS?lstr10_Bootloader_STM32+4
0x48504	0x6C694620 ;?ICS?lstr10_Bootloader_STM32+8
0x48508	0x69532065 ;?ICS?lstr10_Bootloader_STM32+12
0x4850C	0x3D20657A ;?ICS?lstr10_Bootloader_STM32+16
0x48510	0x0020 ;?ICS?lstr10_Bootloader_STM32+20
; end of ?ICS?lstr10_Bootloader_STM32
;,0 :: _initBlock_7 [22]
; Containing: ?ICS?lstr11_Bootloader_STM32 [3]
;             ?ICS?lstr12_Bootloader_STM32 [19]
0x48512	0x52000A0D ;_initBlock_7+0 : ?ICS?lstr11_Bootloader_STM32 at 0x48512 : ?ICS?lstr12_Bootloader_STM32 at 0x48515
0x48516	0x20646165 ;_initBlock_7+4
0x4851A	0x636F6C42 ;_initBlock_7+8
0x4851E	0x6953206B ;_initBlock_7+12
0x48522	0x3D20657A ;_initBlock_7+16
0x48526	0x0020 ;_initBlock_7+20
; end of _initBlock_7
;,0 :: _initBlock_8 [240]
; Containing: ?ICS?lstr13_Bootloader_STM32 [3]
;             ?ICS?lstr14_Bootloader_STM32 [34]
;             ?ICS?lstr15_Bootloader_STM32 [40]
;             ?ICS?lstr16_Bootloader_STM32 [32]
;             ?ICS?lstr17_Bootloader_STM32 [22]
;             ?ICS?lstr21_Bootloader_STM32 [46]
;             ?ICS?lstr22_Bootloader_STM32 [20]
;             ?ICS?lstr23_Bootloader_STM32 [26]
;             ?ICS?lstr24_Bootloader_STM32 [14]
;             ?ICS?lstr25_Bootloader_STM32 [3]
0x48528	0x53000A0D ;_initBlock_8+0 : ?ICS?lstr13_Bootloader_STM32 at 0x48528 : ?ICS?lstr14_Bootloader_STM32 at 0x4852B
0x4852C	0x61432044 ;_initBlock_8+4
0x48530	0x46206472 ;_initBlock_8+8
0x48534	0x776D7269 ;_initBlock_8+12
0x48538	0x20657261 ;_initBlock_8+16
0x4853C	0x61647055 ;_initBlock_8+20
0x48540	0x44206574 ;_initBlock_8+24
0x48544	0x21656E6F ;_initBlock_8+28
0x48548	0x0A0D2121 ;_initBlock_8+32
0x4854C	0x70704100 ;_initBlock_8+36 : ?ICS?lstr15_Bootloader_STM32 at 0x4854D
0x48550	0x7A697320 ;_initBlock_8+40
0x48554	0x73692065 ;_initBlock_8+44
0x48558	0x78616D20 ;_initBlock_8+48
0x4855C	0x6D756D69 ;_initBlock_8+52
0x48560	0x6143202C ;_initBlock_8+56
0x48564	0x2074276E ;_initBlock_8+60
0x48568	0x636F7250 ;_initBlock_8+64
0x4856C	0x2E737365 ;_initBlock_8+68
0x48570	0x0A0D2E2E ;_initBlock_8+72
0x48574	0x6C654400 ;_initBlock_8+76 : ?ICS?lstr16_Bootloader_STM32 at 0x48575
0x48578	0x6E697465 ;_initBlock_8+80
0x4857C	0x68742067 ;_initBlock_8+84
0x48580	0x69462065 ;_initBlock_8+88
0x48584	0x61776D72 ;_initBlock_8+92
0x48588	0x46206572 ;_initBlock_8+96
0x4858C	0x21656C69 ;_initBlock_8+100
0x48590	0x0A0D2121 ;_initBlock_8+104
0x48594	0x70704100 ;_initBlock_8+108 : ?ICS?lstr17_Bootloader_STM32 at 0x48595
0x48598	0x6163696C ;_initBlock_8+112
0x4859C	0x6E6F6974 ;_initBlock_8+116
0x485A0	0x4D54535F ;_initBlock_8+120
0x485A4	0x622E3233 ;_initBlock_8+124
0x485A8	0x21006E69 ;_initBlock_8+128 : ?ICS?lstr21_Bootloader_STM32 at 0x485AB
0x485AC	0x2D2D2D2D ;_initBlock_8+132
0x485B0	0x69462D2D ;_initBlock_8+136
0x485B4	0x61776D72 ;_initBlock_8+140
0x485B8	0x55206572 ;_initBlock_8+144
0x485BC	0x74616470 ;_initBlock_8+148
0x485C0	0x73752065 ;_initBlock_8+152
0x485C4	0x20676E69 ;_initBlock_8+156
0x485C8	0x43204453 ;_initBlock_8+160
0x485CC	0x2D647261 ;_initBlock_8+164
0x485D0	0x2D2D2D2D ;_initBlock_8+168
0x485D4	0x0A0D212D ;_initBlock_8+172
0x485D8	0x696E4900 ;_initBlock_8+176 : ?ICS?lstr22_Bootloader_STM32 at 0x485D9
0x485DC	0x6C616974 ;_initBlock_8+180
0x485E0	0x20657A69 ;_initBlock_8+184
0x485E4	0x2E495053 ;_initBlock_8+188
0x485E8	0x0A0D2E2E ;_initBlock_8+192
0x485EC	0x696E4900 ;_initBlock_8+196 : ?ICS?lstr23_Bootloader_STM32 at 0x485ED
0x485F0	0x6C616974 ;_initBlock_8+200
0x485F4	0x20657A69 ;_initBlock_8+204
0x485F8	0x20544146 ;_initBlock_8+208
0x485FC	0x7262696C ;_initBlock_8+212
0x48600	0x2E797261 ;_initBlock_8+216
0x48604	0x45002E2E ;_initBlock_8+220 : ?ICS?lstr24_Bootloader_STM32 at 0x48607
0x48608	0x726F7272 ;_initBlock_8+224
0x4860C	0x72452021 ;_initBlock_8+228
0x48610	0x203D2072 ;_initBlock_8+232
0x48614	0x000A0D00 ;_initBlock_8+236 : ?ICS?lstr25_Bootloader_STM32 at 0x48615
; end of _initBlock_8
;,0 :: _initBlock_9 [108]
; Containing: ?ICS?lstr26_Bootloader_STM32 [43]
;             ?ICS?lstr27_Bootloader_STM32 [28]
;             ?ICS?lstr28_Bootloader_STM32 [37]
0x48618	0x2D2D2D21 ;_initBlock_9+0 : ?ICS?lstr26_Bootloader_STM32 at 0x48618
0x4861C	0x462D2D2D ;_initBlock_9+4
0x48620	0x776D7269 ;_initBlock_9+8
0x48624	0x20657261 ;_initBlock_9+12
0x48628	0x61647055 ;_initBlock_9+16
0x4862C	0x75206574 ;_initBlock_9+20
0x48630	0x676E6973 ;_initBlock_9+24
0x48634	0x52415520 ;_initBlock_9+28
0x48638	0x2D2D2D54 ;_initBlock_9+32
0x4863C	0x212D2D2D ;_initBlock_9+36
0x48640	0x4A000A0D ;_initBlock_9+40 : ?ICS?lstr27_Bootloader_STM32 at 0x48643
0x48644	0x69706D75 ;_initBlock_9+44
0x48648	0x7420676E ;_initBlock_9+48
0x4864C	0x7041206F ;_initBlock_9+52
0x48650	0x63696C70 ;_initBlock_9+56
0x48654	0x6F697461 ;_initBlock_9+60
0x48658	0x2121216E ;_initBlock_9+64
0x4865C	0x4E000A0D ;_initBlock_9+68 : ?ICS?lstr28_Bootloader_STM32 at 0x4865F
0x48660	0x7041206F ;_initBlock_9+72
0x48664	0x63696C70 ;_initBlock_9+76
0x48668	0x6F697461 ;_initBlock_9+80
0x4866C	0x7641206E ;_initBlock_9+84
0x48670	0x616C6961 ;_initBlock_9+88
0x48674	0x2E656C62 ;_initBlock_9+92
0x48678	0x41482E2E ;_initBlock_9+96
0x4867C	0x2121544C ;_initBlock_9+100
0x48680	0x000A0D21 ;_initBlock_9+104
; end of _initBlock_9
;,0 :: _initBlock_10 [6]
; Containing: ?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7 [3]
;             ?ICS?lstr2___Lib_FAT32_STM32_M3_M4_M7 [3]
0x48684	0x2E002E2E ;_initBlock_10+0 : ?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7 at 0x48684 : ?ICS?lstr2___Lib_FAT32_STM32_M3_M4_M7 at 0x48687
0x48688	0x002E ;_initBlock_10+4
; end of _initBlock_10
;,0 :: _initBlock_11 [4]
; Containing: ?ICS?lstr3___Lib_FAT32_STM32_M3_M4_M7 [3]
;             ?ICS_set_timeout_on [1]
0x4868A	0x00002E2E ;_initBlock_11+0 : ?ICS?lstr3___Lib_FAT32_STM32_M3_M4_M7 at 0x4868A : ?ICS_set_timeout_on at 0x4868D
; end of _initBlock_11
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_cardType [1]
0x4868E	0x00 ;?ICS__Lib_Mmc_SDIO_cardType+0
; end of ?ICS__Lib_Mmc_SDIO_cardType
;__Lib_GPIO_32F411x_Defs.c,795 :: __GPIO_MODULE_USART2_PA23 [108]
0x48690	0x00000702 ;__GPIO_MODULE_USART2_PA23+0
0x48694	0x00000703 ;__GPIO_MODULE_USART2_PA23+4
0x48698	0xFFFFFFFF ;__GPIO_MODULE_USART2_PA23+8
0x4869C	0x00000000 ;__GPIO_MODULE_USART2_PA23+12
0x486A0	0x00000000 ;__GPIO_MODULE_USART2_PA23+16
0x486A4	0x00000000 ;__GPIO_MODULE_USART2_PA23+20
0x486A8	0x00000000 ;__GPIO_MODULE_USART2_PA23+24
0x486AC	0x00000000 ;__GPIO_MODULE_USART2_PA23+28
0x486B0	0x00000000 ;__GPIO_MODULE_USART2_PA23+32
0x486B4	0x00000000 ;__GPIO_MODULE_USART2_PA23+36
0x486B8	0x00000000 ;__GPIO_MODULE_USART2_PA23+40
0x486BC	0x00000000 ;__GPIO_MODULE_USART2_PA23+44
0x486C0	0x00000000 ;__GPIO_MODULE_USART2_PA23+48
0x486C4	0x00000418 ;__GPIO_MODULE_USART2_PA23+52
0x486C8	0x00000418 ;__GPIO_MODULE_USART2_PA23+56
0x486CC	0x00000000 ;__GPIO_MODULE_USART2_PA23+60
0x486D0	0x00000000 ;__GPIO_MODULE_USART2_PA23+64
0x486D4	0x00000000 ;__GPIO_MODULE_USART2_PA23+68
0x486D8	0x00000000 ;__GPIO_MODULE_USART2_PA23+72
0x486DC	0x00000000 ;__GPIO_MODULE_USART2_PA23+76
0x486E0	0x00000000 ;__GPIO_MODULE_USART2_PA23+80
0x486E4	0x00000000 ;__GPIO_MODULE_USART2_PA23+84
0x486E8	0x00000000 ;__GPIO_MODULE_USART2_PA23+88
0x486EC	0x00000000 ;__GPIO_MODULE_USART2_PA23+92
0x486F0	0x00000000 ;__GPIO_MODULE_USART2_PA23+96
0x486F4	0x00000000 ;__GPIO_MODULE_USART2_PA23+100
0x486F8	0x00000000 ;__GPIO_MODULE_USART2_PA23+104
; end of __GPIO_MODULE_USART2_PA23
;__Lib_GPIO_32F411x_Defs.c,783 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x486FC	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x48700	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x48704	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x48708	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x4870C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x48710	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x48714	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x48718	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x4871C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x48720	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x48724	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x48728	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x4872C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x48730	0x00000418 ;__GPIO_MODULE_USART1_PA9_10+52
0x48734	0x00000418 ;__GPIO_MODULE_USART1_PA9_10+56
0x48738	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x4873C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x48740	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x48744	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x48748	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x4874C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x48750	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x48754	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x48758	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x4875C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x48760	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x48764	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F411x_Defs.c,721 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x48768	0x0000051D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x4876C	0x0000051E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x48770	0x0000051F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x48774	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x48778	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x4877C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x48780	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x48784	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x48788	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x4878C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x48790	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x48794	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x48798	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x4879C	0x00000418 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x487A0	0x00000418 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x487A4	0x00000418 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x487A8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x487AC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x487B0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x487B4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x487B8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x487BC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x487C0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x487C4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x487C8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x487CC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x487D0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr [4]
0x487D4	0x000406C5 ;?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes [4]
0x487D8	0x00000000 ;?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes+0
; end of ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes
;__Lib_Mmc_SDIO.c,0 :: ?ICS_delay_time_spi [4]
0x487DC	0x000003E8 ;?ICS_delay_time_spi+0
; end of ?ICS_delay_time_spi
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_RCA [4]
0x487E0	0x00000000 ;?ICS__Lib_Mmc_SDIO_RCA+0
; end of ?ICS__Lib_Mmc_SDIO_RCA
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_CardTypeSdio [4]
0x487E4	0x00000000 ;?ICS__Lib_Mmc_SDIO_CardTypeSdio+0
; end of ?ICS__Lib_Mmc_SDIO_CardTypeSdio
;__Lib_Mmc_SDIO.c,0 :: ?ICS_delay_time_init [4]
0x487E8	0x00002710 ;?ICS_delay_time_init+0
; end of ?ICS_delay_time_init
;__Lib_Mmc_SDIO.c,0 :: ?ICS_delay_time_cmd [4]
0x487EC	0x00000064 ;?ICS_delay_time_cmd+0
; end of ?ICS_delay_time_cmd
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr [4]
0x487F0	0x00041735 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr [4]
0x487F4	0x00043709 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr [4]
0x487F8	0x00040619 ;?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr [4]
0x487FC	0x00041811 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr [4]
0x48800	0x00043A31 ;?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x48804	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x48808	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x4880C	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x48810	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;Bootloader_STM32.c,0 :: ?ICSSD_Card_FW_Update_str_L0 [10]
0x48814	0x00000000 ;?ICSSD_Card_FW_Update_str_L0+0
0x48818	0x00000000 ;?ICSSD_Card_FW_Update_str_L0+4
0x4881C	0x0000 ;?ICSSD_Card_FW_Update_str_L0+8
; end of ?ICSSD_Card_FW_Update_str_L0
;Bootloader_STM32.c,0 :: ?ICSSD_Card_FW_Update_temp_size_L0 [4]
0x48820	0x00000000 ;?ICSSD_Card_FW_Update_temp_size_L0+0
; end of ?ICSSD_Card_FW_Update_temp_size_L0
;Bootloader_STM32.c,0 :: ?ICSSD_Card_FW_Update_del_file_L0 [2]
0x48824	0x0000 ;?ICSSD_Card_FW_Update_del_file_L0+0
; end of ?ICSSD_Card_FW_Update_del_file_L0
;__Lib_FAT32_STM32_M3_M4_M7.c,22 :: __Lib_FAT32_STM32_M3_M4_M7_name83specific [18]
0x48826	0x27602524 ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+0
0x4882A	0x7D7B402D ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+4
0x4882E	0x2823217E ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+8
0x48832	0x5E5F2629 ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+12
0x48836	0x002E ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+16
; end of __Lib_FAT32_STM32_M3_M4_M7_name83specific
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0 [4]
0x48838	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_index_L0+0
; end of ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0 [8]
0x4883C	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+0
0x48840	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+4
; end of ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0
;__Lib_FAT32_STM32_M3_M4_M7.c,29 :: __Lib_FAT32_STM32_M3_M4_M7_C_Empty [12]
0x48844	0x20202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Empty+0
0x48848	0x20202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Empty+4
0x4884C	0x00202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Empty+8
; end of __Lib_FAT32_STM32_M3_M4_M7_C_Empty
;__Lib_FAT32_STM32_M3_M4_M7.c,30 :: __Lib_FAT32_STM32_M3_M4_M7_C_Dir [12]
0x48850	0x20202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Dir+0
0x48854	0x44202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Dir+4
0x48858	0x00205249 ;__Lib_FAT32_STM32_M3_M4_M7_C_Dir+8
; end of __Lib_FAT32_STM32_M3_M4_M7_C_Dir
;Bootloader_STM32.c,0 :: ?ICSmain_str_L1 [10]
0x4885C	0x00000000 ;?ICSmain_str_L1+0
0x48860	0x00000000 ;?ICSmain_str_L1+4
0x48864	0x0000 ;?ICSmain_str_L1+8
; end of ?ICSmain_str_L1
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0 [8]
0x48868	0x00000000 ;?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+0
0x4886C	0x00000000 ;?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+4
; end of ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0
;__Lib_FAT32_STM32_M3_M4_M7.c,0 :: ?lstr_6___Lib_FAT32_STM32_M3_M4_M7 [8]
0x48870	0x2E322E33 ;?lstr_6___Lib_FAT32_STM32_M3_M4_M7+0
0x48874	0x00302E32 ;?lstr_6___Lib_FAT32_STM32_M3_M4_M7+4
; end of ?lstr_6___Lib_FAT32_STM32_M3_M4_M7
;__Lib_FAT32_STM32_M3_M4_M7.c,23 :: __Lib_FAT32_STM32_M3_M4_M7_lfnSpecific [7]
0x48878	0x3D202C2B ;__Lib_FAT32_STM32_M3_M4_M7_lfnSpecific+0
0x4887C	0x005D5B ;__Lib_FAT32_STM32_M3_M4_M7_lfnSpecific+4
; end of __Lib_FAT32_STM32_M3_M4_M7_lfnSpecific
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x40000      [88]    __Lib_Mmc_SDIO_Mmc_Wait_Data_Ready
0x40058      [20]    _SDIO_DMACmd
0x4006C      [16]    _SDIO_WriteData
0x4007C      [16]    _SDIO_ReadData
0x4008C     [800]    __Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO
0x403AC      [84]    _SDIO_DataConfig
0x40400     [536]    __Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO
0x40618     [148]    __Lib_Mmc_SDIO_Mmc_Read_Sector_SPI
0x406AC      [24]    _Mmc_Multi_Read_Stop
0x406C4     [204]    __Lib_Mmc_SDIO_Mmc_Write_Sector_SPI
0x40790      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_isupper
0x407A8      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_islower
0x407C0      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_isdigit
0x407D8      [24]    _Mmc_Read_Sector
0x407F0      [30]    _FAT32_Dev_Multi_Read_Stop
0x40810      [16]    _SDIO_ClearFlag
0x40820      [24]    _SDIO_GetFlagStatus
0x40838      [16]    _SDIO_GetCommandResponse
0x40848      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific
0x40870     [564]    __Lib_Mmc_SDIO_FindSCR
0x40AA4      [28]    __Lib_Mmc_SDIO_SwapMsbToLsb_32
0x40AC0      [20]    _SDIO_SetSDIOReadWaitMode
0x40AD4      [24]    _Mmc_Write_Sector
0x40AEC     [364]    __Lib_Mmc_SDIO_SDEnWideBus
0x40C58      [88]    __Lib_Mmc_SDIO_CmdResp3Error
0x40CB0      [76]    __Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO
0x40CFC      [20]    _SDIO_GetPowerState
0x40D10     [112]    __Lib_Mmc_SDIO_CmdResp2Error
0x40D80     [180]    __Lib_Mmc_SDIO_CmdResp6Error
0x40E34      [72]    _SDIO_SendCommand
0x40E7C      [20]    _SDIO_ClockCmd
0x40E90      [16]    _SDIO_SetPowerState
0x40EA0     [312]    __Lib_Mmc_SDIO_CmdResp1Error
0x40FD8      [92]    __Lib_Mmc_SDIO_CmdResp7Error
0x41034      [56]    __Lib_Mmc_SDIO_CmdError
0x4106C     [268]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO
0x41178     [124]    __Lib_Mmc_SDIO_Mmc_Read_Csd_SPI
0x411F4      [76]    __Lib_FAT32_STM32_M3_M4_M7_readMStop
0x41240     [232]    __Lib_FAT32_STM32_M3_M4_M7_countSector
0x41328      [30]    _FAT32_Dev_Read_Sector
0x41348      [76]    __Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO
0x41394     [124]    __Lib_Mmc_SDIO_Mmc_Read_Cid_SPI
0x41410     [392]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO
0x41598     [412]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO
0x41734      [88]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI
0x4178C     [132]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI
0x41810      [72]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI
0x41858      [56]    __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character
0x41890     [348]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO
0x419EC      [92]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI
0x41A48      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific
0x41A70      [30]    _FAT32_Dev_Write_Sector
0x41A90      [34]    __Lib_SPI_12345_SPIx_Read
0x41AB4      [24]    __Lib_FAT32_STM32_M3_M4_M7_alt_toLower
0x41ACC      [28]    _UART1_Write
0x41AE8     [152]    __Lib_FAT32_STM32_M3_M4_M7_readSector
0x41B80      [12]    __Lib_UART_126_UARTx_Data_Ready
0x41B8C      [28]    _UART3_Write
0x41BA8      [28]    _SPI4_Write
0x41BC4      [28]    _SPI3_Write
0x41BE0     [400]    __Lib_Mmc_SDIO_IsCardProgramming
0x41D70      [12]    __Lib_UART_126_UARTx_Tx_Idle
0x41D7C     [328]    __Lib_FAT32_STM32_M3_M4_M7_name83ToFileName
0x41EC4      [28]    _SPI5_Write
0x41EE0      [22]    __Lib_UART_126_UARTx_Read
0x41EF8     [132]    __Lib_FAT32_STM32_M3_M4_M7_writeSector
0x41F7C      [62]    __Lib_FAT32_STM32_M3_M4_M7_readSectorChain
0x41FBC      [24]    _Mmc_Multi_Read_Start
0x41FD4      [24]    _Mmc_Multi_Read_Sector
0x41FEC      [96]    __Lib_FLASH_32F401x_512_FLASH_GetStatus
0x4204C      [34]    __Lib_FAT32_STM32_M3_M4_M7_UI32
0x42070      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter
0x42098      [30]    __Lib_FAT32_STM32_M3_M4_M7_alt_toUpper
0x420B8      [52]    __Lib_FAT32_STM32_M3_M4_M7_alt_memcmp
0x420EC      [10]    __Lib_FAT32_STM32_M3_M4_M7_UI8
0x420F8      [20]    __Lib_FAT32_STM32_M3_M4_M7_UI16
0x4210C      [64]    _Mmc_TimeoutCallback
0x4214C      [40]    __Lib_Mmc_SDIO_Mmc_DeSelect_SPI
0x42174      [20]    __Lib_Mmc_SDIO_Mmc_Select_SPI
0x42188      [28]    _SPI4_Read
0x421A4     [408]    __Lib_Mmc_SDIO_SD_InitializeCards
0x4233C      [28]    _SPI5_Read
0x42358      [54]    __Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum
0x42390      [88]    __Lib_Mmc_SDIO_Mmc_Wait_Bus_Free
0x423E8     [496]    __Lib_Mmc_SDIO_SD_PowerON
0x425D8     [180]    __Lib_Mmc_SDIO_Mmc_Send_Command_SPI
0x4268C     [300]    __Lib_Mmc_SDIO_Mmc_UnIdle_SPI
0x427B8     [140]    __Lib_FAT32_STM32_M3_M4_M7_LE_getName
0x42844      [28]    _SPI3_Read
0x42860      [28]    _SPI1_Write
0x4287C      [28]    _UART2_Write
0x42898      [28]    _SPI1_Read
0x428B4      [20]    _SDIO_StopSDIOReadWait
0x428C8      [28]    _SPI2_Write
0x428E4      [20]    _SDIO_SetSDIOOperation
0x428F8      [20]    _SDIO_StartSDIOReadWait
0x4290C      [80]    __Lib_Mmc_SDIO_SD_SelectDeselect
0x4295C      [28]    _SPI2_Read
0x42978     [112]    __Lib_Mmc_SDIO_SD_EnableWideBusOperation
0x429E8     [114]    __Lib_FAT32_STM32_M3_M4_M7_SFN_compareName
0x42A5C     [480]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLFN
0x42C3C      [28]    __Lib_FLASH_32F401x_512_FLASH_ClearFlags
0x42C58      [32]    __Lib_FLASH_32F401x_512_FLASH_WaitForLastOperation
0x42C78      [24]    _FLASH_Lock
0x42C90     [348]    __Lib_FAT32_STM32_M3_M4_M7_FAT_deleteChain
0x42DEC      [96]    __Lib_FLASH_32F401x_512_FLASH_SetPSIZE
0x42E4C      [48]    __Lib_FLASH_32F401x_512_FLASH_ClearCache
0x42E7C     [164]    __Lib_FAT32_STM32_M3_M4_M7_DE_setMTime
0x42F20     [380]    __Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust
0x4309C     [316]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_Status
0x431D8      [24]    _UART_Write
0x431F0     [452]    __Lib_FAT32_STM32_M3_M4_M7_getFullName
0x433B4      [56]    __Lib_FAT32_STM32_M3_M4_M7_DE_setClust
0x433EC     [164]    __Lib_FAT32_STM32_M3_M4_M7_DE_setCTime
0x43490     [168]    __Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry
0x43538     [464]    __Lib_FAT32_STM32_M3_M4_M7_LFN_compareName
0x43708     [232]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI
0x437F0      [24]    _UART2_Tx_Idle
0x43808      [24]    _UART1_Read
0x43820      [36]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI
0x43844     [216]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO
0x4391C     [136]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO
0x439A4     [104]    __Lib_Mmc_SDIO_Mmc_Init_SDIO
0x43A0C      [12]    _Get_Fosc_kHz
0x43A18      [24]    _UART3_Tx_Idle
0x43A30     [292]    __Lib_Mmc_SDIO_Mmc_Init_SPI
0x43B54      [24]    _UART3_Data_Ready
0x43B6C      [24]    _UART1_Data_Ready
0x43B84      [24]    _UART1_Tx_Idle
0x43B9C      [24]    _UART3_Read
0x43BB4     [232]    __Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function
0x43C9C      [38]    __Lib_FAT32_STM32_M3_M4_M7_PO2
0x43CC4      [24]    _UART2_Read
0x43CDC      [22]    _FAT32_Dev_Multi_Read_Sector
0x43CF4      [30]    _FAT32_Dev_Multi_Read_Start
0x43D14      [24]    _UART2_Data_Ready
0x43D2C     [252]    __Lib_FAT32_STM32_M3_M4_M7_readMBR
0x43E28      [48]    __Lib_FAT32_STM32_M3_M4_M7_isNotToLong
0x43E58      [30]    __Lib_UART_126_UARTx_Write
0x43E78      [12]    __Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal
0x43E84     [472]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes
0x4405C      [70]    _GPIO_Alternate_Function_Enable
0x440A4      [54]    __Lib_FAT32_STM32_M3_M4_M7_LE_needNodes
0x440DC     [386]    __Lib_FAT32_STM32_M3_M4_M7_LE_setName
0x44260      [16]    __Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute
0x44270      [58]    __Lib_FAT32_STM32_M3_M4_M7_DE_setSize
0x442AC     [140]    __Lib_FAT32_STM32_M3_M4_M7_syncFSI
0x44338     [184]    _GPIO_Clk_Enable
0x443F0     [148]    _FLASH_Write_HalfWord
0x44484      [32]    __Lib_FAT32_STM32_M3_M4_M7_DE_getNameExt
0x444A4     [104]    __Lib_FAT32_STM32_M3_M4_M7_eraseEntryF32
0x4450C     [388]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_DeleteLFNentries
0x44690      [88]    __Lib_FAT32_STM32_M3_M4_M7_getFileHandle
0x446E8     [516]    _FAT32_ChangeDir
0x448EC     [132]    _RCC_GetClocksFrequency
0x44970      [26]    __Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt
0x4498C      [16]    __Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum
0x4499C     [140]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode
0x44A28     [122]    __Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte
0x44AA4      [60]    _FLASH_Unlock
0x44AE0     [128]    _FLASH_EraseSector
0x44B60      [16]    __Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib
0x44B70     [260]    _FAT32_Seek
0x44C74      [30]    __Lib_FAT32_STM32_M3_M4_M7_constToVar
0x44C94      [22]    _FAT32_Put_Char
0x44CAC      [74]    __Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros
0x44CF8      [76]    __Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr
0x44D44     [840]    __Lib_FAT32_STM32_M3_M4_M7_readBR
0x4508C     [180]    __Lib_FAT32_STM32_M3_M4_M7_DE_getMTime
0x45140     [180]    __Lib_FAT32_STM32_M3_M4_M7_DE_getCTime
0x451F4      [32]    __Lib_FAT32_STM32_M3_M4_M7_alt_memset
0x45214     [104]    __Lib_FAT32_STM32_M3_M4_M7_readMSector
0x4527C     [158]    __Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt
0x4531C    [2352]    __Lib_FAT32_STM32_M3_M4_M7_fileNameToName83
0x45C4C     [128]    __Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry
0x45CCC      [40]    _FAT32_ClustToSect
0x45CF4     [164]    __Lib_FAT32_STM32_M3_M4_M7_readMStart
0x45D98      [24]    _Mmc_Init
0x45DB0      [34]    __Lib_FAT32_STM32_M3_M4_M7_alt_memcpy
0x45DD4     [268]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist
0x45EE0      [24]    _UART_Read
0x45EF8     [612]    _GPIO_Config
0x4615C      [24]    _UART_Data_Ready
0x46174     [240]    __Lib_FAT32_STM32_M3_M4_M7_resetFSI
0x46264     [344]    _FAT32_Close
0x463BC     [616]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry
0x46624     [496]    _FAT32_Delete
0x46814     [252]    __Lib_FAT32_STM32_M3_M4_M7_readFSI
0x46910      [88]    _FLASH_EraseWrite
0x46968      [32]    _memset
0x46988     [376]    _Write_Begin
0x46B00     [444]    __Lib_UART_126_UARTx_Init_Advanced
0x46CBC      [66]    __Lib_SPI_12345_SPIx_Init_Advanced
0x46D00     [820]    _FAT32_Open
0x47034    [1044]    _FAT32_Dir
0x47448      [80]    _WordToStr
0x47498      [40]    _UART_Set_Active
0x474C0      [80]    _FAT32_Size
0x47510     [596]    _FAT32_Read
0x47764      [30]    _FAT32_Dev_Init
0x47784      [50]    __Lib_UART_126_UARTx_Write_Text
0x477B8      [28]    __Lib_FAT32_STM32_M3_M4_M7_alt_strlen
0x477D4      [84]    _SPI2_Init_Advanced
0x47828     [252]    _FAT32_Init
0x47928     [348]    _Start_Bootload
0x47A84      [76]    __Lib_System_4XX_SystemClockSetDefault
0x47AD0      [52]    _UART1_Init
0x47B08     [156]    _UART_Write_Loop
0x47BA4     [124]    _Mmc_SetTimeoutCallback
0x47C20      [28]    _GPIO_Digital_Output
0x47C3C      [58]    ___FillZeros
0x47C78      [52]    _UART2_Init
0x47CAC     [110]    _IntToStr
0x47D1C      [20]    ___CC2DW
0x47D30      [28]    _UART2_Write_Text
0x47D4C      [24]    _GPIO_Digital_Input
0x47D64     [404]    _SD_Card_FW_Update
0x47EF8       [8]    ___GenExcept
0x47F00      [42]    ___EnableFPU
0x47F2C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x47F50     [308]    _main
0x48084     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x60000       [2]    _Start_Program
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [32]    ?lstr18_Bootloader_STM32
0x20000020      [31]    ?lstr19_Bootloader_STM32
0x2000003F      [28]    ?lstr20_Bootloader_STM32
0x2000005B      [18]    ?lstr1_Bootloader_STM32
0x2000006D      [18]    ?lstr2_Bootloader_STM32
0x2000007F      [17]    ?lstr3_Bootloader_STM32
0x20000090      [36]    ?lstr4_Bootloader_STM32
0x200000B4      [23]    ?lstr5_Bootloader_STM32
0x200000CB      [22]    ?lstr6_Bootloader_STM32
0x200000E1      [28]    ?lstr7_Bootloader_STM32
0x200000FD       [5]    ?lstr8_Bootloader_STM32
0x20000102      [22]    ?lstr9_Bootloader_STM32
0x20000118      [22]    ?lstr10_Bootloader_STM32
0x2000012E       [3]    ?lstr11_Bootloader_STM32
0x20000131      [19]    ?lstr12_Bootloader_STM32
0x20000144       [3]    ?lstr13_Bootloader_STM32
0x20000147      [34]    ?lstr14_Bootloader_STM32
0x20000169      [40]    ?lstr15_Bootloader_STM32
0x20000191      [32]    ?lstr16_Bootloader_STM32
0x200001B1      [22]    ?lstr17_Bootloader_STM32
0x200001C7      [46]    ?lstr21_Bootloader_STM32
0x200001F5      [20]    ?lstr22_Bootloader_STM32
0x20000209      [26]    ?lstr23_Bootloader_STM32
0x20000223      [14]    ?lstr24_Bootloader_STM32
0x20000231       [3]    ?lstr25_Bootloader_STM32
0x20000234      [43]    ?lstr26_Bootloader_STM32
0x2000025F      [28]    ?lstr27_Bootloader_STM32
0x2000027B      [37]    ?lstr28_Bootloader_STM32
0x200002A0       [3]    ?lstr1___Lib_FAT32_STM32_M3_M4_M7
0x200002A3       [3]    ?lstr2___Lib_FAT32_STM32_M3_M4_M7
0x200002A6       [3]    ?lstr3___Lib_FAT32_STM32_M3_M4_M7
0x200002A9       [1]    _set_timeout_on
0x200002AA       [1]    __Lib_Mmc_SDIO_cardType
0x200002AB       [1]    _fileHandle
0x200002AC       [4]    __Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
0x200002B0       [4]    __Lib_Mmc_SDIO_TotalNumberOfBytes
0x200002B4       [4]    _delay_time_spi
0x200002B8       [4]    __Lib_Mmc_SDIO_RCA
0x200002BC       [4]    __Lib_Mmc_SDIO_CardTypeSdio
0x200002C0       [4]    _delay_time_init
0x200002C4       [4]    _delay_time_cmd
0x200002C8       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
0x200002CC       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
0x200002D0       [4]    __Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
0x200002D4       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
0x200002D8       [4]    __Lib_Mmc_SDIO_Mmc_Init_Ptr
0x200002DC      [16]    __Lib_System_4XX_APBAHBPrescTable
0x200002EC    [1024]    Bootloader_STM32_block
0x200006EC       [4]    ___System_CLOCK_IN_KHZ
0x200006F0       [1]    __Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode
0x200006F1       [1]    __Lib_FAT32_STM32_M3_M4_M7___error
0x200006F2       [1]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2
0x200006F3       [1]    __Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2
0x200006F4     [516]    _f32_sector
0x200008F8      [56]    __Lib_FAT32_STM32_M3_M4_M7___fsi
0x20000930       [4]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect
0x20000934       [4]    __Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect
0x20000938       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2
0x20000939       [1]    __Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2
0x2000093A       [1]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2
0x2000093B       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2
0x2000093C       [4]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPClust
0x20000940       [4]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust
0x20000944       [4]    __Lib_FAT32_STM32_M3_M4_M7___currentClust
0x20000948       [4]    __Lib_FAT32_STM32_M3_M4_M7___currentEntry
0x2000094C       [4]    __Lib_FAT32_STM32_M3_M4_M7_fMaxCluster
0x20000950     [272]    __Lib_FAT32_STM32_M3_M4_M7___currentPath
0x20000A60       [8]    __Lib_FAT32_STM32_M3_M4_M7___MT
0x20000A68       [1]    __Lib_FAT32_STM32_M3_M4_M7___isLFNentry
0x20000A69       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI
0x20000A6C     [112]    _fat32_fdesc
0x20000ADC       [8]    __Lib_FAT32_STM32_M3_M4_M7___TM
0x20000AE4       [8]    __Lib_FAT32_STM32_M3_M4_M7___CT
0x20000AEC      [12]    __Lib_FAT32_STM32_M3_M4_M7___volumeName
0x20000AF8       [4]    __Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd
0x20000AFC       [4]    __VOLTAGE_RANGE
0x20000B00      [16]    __Lib_Mmc_SDIO_CSD_TabSdio
0x20000B10       [4]    __Lib_Mmc_SDIO_numberOfBytesSent
0x20000B14       [4]    _SPI_Rd_Ptr
0x20000B18       [4]    _MMC_Timeout_Ptr
0x20000B1C      [20]    __Lib_Mmc_SDIO_SDIO_CmdInitStructure
0x20000B30      [16]    __Lib_Mmc_SDIO_CID_TabSdio
0x20000B40      [24]    __Lib_Mmc_SDIO_SDIO_DataInitStructure
0x20000B58       [4]    _SPI_Wr_Ptr
0x20000B5C       [4]    _UART_Rdy_Ptr
0x20000B60       [4]    _UART_Rd_Ptr
0x20000B64       [4]    _UART_Wr_Ptr
0x20000B68       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x47924       [3]    _CRLF_F32
0x483E4      [32]    ?ICS?lstr18_Bootloader_STM32
0x48404      [31]    ?ICS?lstr19_Bootloader_STM32
0x48423      [28]    ?ICS?lstr20_Bootloader_STM32
0x4843F      [18]    ?ICS?lstr1_Bootloader_STM32
0x48451      [18]    ?ICS?lstr2_Bootloader_STM32
0x48463      [17]    ?ICS?lstr3_Bootloader_STM32
0x48474      [36]    ?ICS?lstr4_Bootloader_STM32
0x48498      [23]    ?ICS?lstr5_Bootloader_STM32
0x484AF      [22]    ?ICS?lstr6_Bootloader_STM32
0x484C5      [28]    ?ICS?lstr7_Bootloader_STM32
0x484E1       [5]    ?ICS?lstr8_Bootloader_STM32
0x484E6      [22]    ?ICS?lstr9_Bootloader_STM32
0x484FC      [22]    ?ICS?lstr10_Bootloader_STM32
0x48512       [3]    ?ICS?lstr11_Bootloader_STM32
0x48515      [19]    ?ICS?lstr12_Bootloader_STM32
0x48528       [3]    ?ICS?lstr13_Bootloader_STM32
0x4852B      [34]    ?ICS?lstr14_Bootloader_STM32
0x4854D      [40]    ?ICS?lstr15_Bootloader_STM32
0x48575      [32]    ?ICS?lstr16_Bootloader_STM32
0x48595      [22]    ?ICS?lstr17_Bootloader_STM32
0x485AB      [46]    ?ICS?lstr21_Bootloader_STM32
0x485D9      [20]    ?ICS?lstr22_Bootloader_STM32
0x485ED      [26]    ?ICS?lstr23_Bootloader_STM32
0x48607      [14]    ?ICS?lstr24_Bootloader_STM32
0x48615       [3]    ?ICS?lstr25_Bootloader_STM32
0x48618      [43]    ?ICS?lstr26_Bootloader_STM32
0x48643      [28]    ?ICS?lstr27_Bootloader_STM32
0x4865F      [37]    ?ICS?lstr28_Bootloader_STM32
0x48684       [3]    ?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7
0x48687       [3]    ?ICS?lstr2___Lib_FAT32_STM32_M3_M4_M7
0x4868A       [3]    ?ICS?lstr3___Lib_FAT32_STM32_M3_M4_M7
0x4868D       [1]    ?ICS_set_timeout_on
0x4868E       [1]    ?ICS__Lib_Mmc_SDIO_cardType
0x48690     [108]    __GPIO_MODULE_USART2_PA23
0x486FC     [108]    __GPIO_MODULE_USART1_PA9_10
0x48768     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x487D4       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
0x487D8       [4]    ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes
0x487DC       [4]    ?ICS_delay_time_spi
0x487E0       [4]    ?ICS__Lib_Mmc_SDIO_RCA
0x487E4       [4]    ?ICS__Lib_Mmc_SDIO_CardTypeSdio
0x487E8       [4]    ?ICS_delay_time_init
0x487EC       [4]    ?ICS_delay_time_cmd
0x487F0       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
0x487F4       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
0x487F8       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
0x487FC       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
0x48800       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr
0x48804      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x48814      [10]    ?ICSSD_Card_FW_Update_str_L0
0x48820       [4]    ?ICSSD_Card_FW_Update_temp_size_L0
0x48824       [2]    ?ICSSD_Card_FW_Update_del_file_L0
0x48826      [18]    __Lib_FAT32_STM32_M3_M4_M7_name83specific
0x48838       [4]    ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0
0x4883C       [8]    ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0
0x48844      [12]    __Lib_FAT32_STM32_M3_M4_M7_C_Empty
0x48850      [12]    __Lib_FAT32_STM32_M3_M4_M7_C_Dir
0x4885C      [10]    ?ICSmain_str_L1
0x48868       [8]    ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0
0x48870       [8]    ?lstr_6___Lib_FAT32_STM32_M3_M4_M7
0x48878       [7]    __Lib_FAT32_STM32_M3_M4_M7_lfnSpecific
