`timescale 1ns / 1ps



module andGate(
       input logic a,
       input logic b,
       input logic c,
       input logic d,
       output logic f
 );
 
 and u (f,a,b,c,d);                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          and u_and(c,a,b);
endmodule

