# Verilog-Training-Pipeline-CPU
Verilog-Training-5-stage-Pipeline-CPU
![Verilog-Training-5-stage-Pipeline-CPU](https://github.com/user-attachments/assets/f1b3cd75-fbf5-44bf-a927-4522a719cc83)
