#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 08:25:38 2016
# Process ID: 10667
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_dma_pcie_0_synth_1
# Command line: vivado -log xcl_design_dma_pcie_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_dma_pcie_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_dma_pcie_0_synth_1/xcl_design_dma_pcie_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_dma_pcie_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_dma_pcie_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1459.227 ; gain = 548.293 ; free physical = 723 ; free virtual = 7427
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/synth/xcl_design_dma_pcie_0.v:61]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_core_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/xcl_design_dma_pcie_0_core_top.sv:60]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOAsync' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOAsync' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead' (7#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO' (8#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOAsync__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOAsync__parameterized0' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized0' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized0' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_dma_bram_wrap' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_blk_mem_64_reg_be' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_1/synth/xcl_design_dma_pcie_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_blk_mem_64_reg_be' (20#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_1/synth/xcl_design_dma_pcie_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_dma_bram_wrap' (21#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_dma_fifo_64x512_wrap' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:176]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized0' (21#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized1' (21#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized2' (21#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_dma_bram_wrap__parameterized3' (21#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_dma_fifo_64x512_wrap' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:176]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized1' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized2' (23#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized3' (23#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized4' (23#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized5' (24#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized6' (24#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized7' (24#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized8' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized9' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized10' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized11' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized12' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead__parameterized13' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:727]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_fifo_wrap' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_fifo_wrap.v:56]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_fifo_generator_64_parity_ult' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_2/synth/xcl_design_dma_pcie_0_fifo_generator_64_parity_ult.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_fifo_generator_64_parity_ult' (41#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_2/synth/xcl_design_dma_pcie_0_fifo_generator_64_parity_ult.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_fifo_wrap' (42#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_fifo_wrap.v:56]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized1' (43#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized2' (43#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOAsync__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOAsync__parameterized1' (43#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOAsync__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOAsync__parameterized2' (43#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:559]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized3' (43#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFOHead2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:893]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFOHead2' (44#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:893]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_mem_simple_dport_bram' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:386]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_mem_simple_dport_bram' (46#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:386]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized4' (50#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_0_GenericFIFO__parameterized5' (50#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/da8a/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip.v:76]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_core_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_core_top.v:61]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_txeq' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell' (58#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync' (59#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized0' (59#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized1' (59#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_txeq' (60#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_rxeq' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized2' (60#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized3' (60#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized4' (60#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized5' (60#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_rxeq' (61#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gtwizard_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3.v:138]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_common_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_common' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE3_COMMON' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:6827]
INFO: [Synth 8-256] done synthesizing module 'GTHE3_COMMON' (62#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:6827]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_common' (63#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_common.v:55]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_common_wrapper' (64#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_channel_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_channel' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE3_CHANNEL' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:5775]
INFO: [Synth 8-256] done synthesizing module 'GTHE3_CHANNEL' (65#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:5775]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_channel' (66#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_channel_wrapper' (67#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3' (68#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3.v:138]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_top' (69#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gt' (70#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_gtwizard_top' (71#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_clk' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (72#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_clk' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_rst' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized0' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized1' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized2' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized3' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized4' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized5' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized6' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized7' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized6' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized8' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized9' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized10' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized11' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized12' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized13' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized14' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized14' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized15' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized15' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized7' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized16' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized16' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized17' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized17' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized8' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized18' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized18' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized19' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized19' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized9' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized20' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized20' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized21' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized21' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized22' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized22' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized23' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized23' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized24' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized24' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized25' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized25' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized26' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized26' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized27' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized27' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized10' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized28' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized28' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized29' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized29' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized30' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized30' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized31' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized31' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized32' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized32' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized33' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized33' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized34' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized34' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized35' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized35' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized11' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized36' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized36' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized37' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized37' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized38' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized38' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized39' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized39' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized40' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized40' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized41' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized41' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized42' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized42' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized43' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized43' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized12' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized44' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized44' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized45' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized45' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized46' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized46' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized47' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized47' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized48' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized48' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized49' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized49' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized50' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized50' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized51' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized51' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized13' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized14' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized52' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized52' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized53' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized53' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized54' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized54' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized55' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized55' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized56' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized56' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized57' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized57' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized58' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized58' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized59' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized59' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized14' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized15' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized60' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized60' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized15' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_rst' (74#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_wrapper' (75#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_top.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_init_ctrl' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_init_ctrl' (76#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_tph_tbl' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2' (77#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_tph_tbl' (78#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pipe_pipeline' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pipe_lane' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pipe_lane' (79#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pipe_misc' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pipe_misc' (80#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pipe_pipeline' (81#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_rep' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_rep_8k' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2__parameterized0' (81#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2__parameterized1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2__parameterized1' (81#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_rep_8k' (82#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_rep' (83#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_req' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_req.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_req_8k' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2' (84#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_req_8k' (85#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_req' (86#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_req.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_cpl' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_16k' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized0' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized1' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized2' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized3' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized3' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized4' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized4' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized5' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized5' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized6' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized6' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized7' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized7' (86#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_16k' (87#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram_cpl' (88#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_bram' (89#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_bram.v:60]
INFO: [Synth 8-638] synthesizing module 'PCIE_3_1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:30485]
INFO: [Synth 8-256] done synthesizing module 'PCIE_3_1' (90#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:30485]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_wrapper' (91#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_top' (92#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_top.v:60]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT_SYNC' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT_SYNC' (93#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:894]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (94#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:894]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:894]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (94#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:894]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_rxcdrhold' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_rxcdrhold.v:57]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized16' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized61' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell__parameterized61' (94#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_phy_sync__parameterized16' (94#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_rxcdrhold' (95#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_rxcdrhold.v:57]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_core_top' (96#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip_pcie3_uscale_core_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_pcie3_ip' (97#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip.v:76]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0_core_top' (98#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xdma_v3_0/hdl/verilog/xcl_design_dma_pcie_0_core_top.sv:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_dma_pcie_0' (99#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/synth/xcl_design_dma_pcie_0.v:61]
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 2814.605 ; gain = 1903.672 ; free physical = 207 ; free virtual = 6054
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2814.605 ; gain = 1903.672 ; free physical = 222 ; free virtual = 6062
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2989.633 ; gain = 0.000 ; free physical = 555 ; free virtual = 6533
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:17 . Memory (MB): peak = 2989.633 ; gain = 2078.699 ; free physical = 497 ; free virtual = 6526
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:10 ; elapsed = 00:02:17 . Memory (MB): peak = 2989.633 ; gain = 2078.699 ; free physical = 496 ; free virtual = 6525
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 2989.633 ; gain = 2078.699 ; free physical = 371 ; free virtual = 6412
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:39 . Memory (MB): peak = 2989.633 ; gain = 2078.699 ; free physical = 172 ; free virtual = 4530
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:03:42 . Memory (MB): peak = 2989.633 ; gain = 2078.699 ; free physical = 165 ; free virtual = 3095
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xdma_v3_0_0_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_0_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_0_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_0_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_0_mem_simple_dport_bram           | the_bram_reg                 | 512 x 331(READ_FIRST)  | W |   | 512 x 331(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
|xdma_v3_0_0_pcie_userapp_tgt_reg_space_msix | msix_ram_gen[1].msix_ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                             | RTL Object                                                       | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------+------------------------------------------------------------------+----------------+----------------------+-----------------+
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                              | Implied        | 16 x 8               | RAM16X1D x 8    | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_len_nn1_reg                                                  | Implied        | 16 x 13              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                 | Implied        | 16 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                              | Implied        | 16 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                               | Implied        | 16 x 8               |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                              | Implied        | 16 x 8               | RAM16X1D x 8    | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_len_nn1_reg                                                  | Implied        | 16 x 13              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                 | Implied        | 16 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                              | Implied        | 16 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                               | Implied        | 16 x 8               |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                              | Implied        | 32 x 8               | RAM32X1D x 8    | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_len_nn1_reg                                                  | Implied        | 32 x 13              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                 | Implied        | 32 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                              | Implied        | 32 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                               | Implied        | 32 x 8               |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                              | Implied        | 32 x 8               | RAM32X1D x 8    | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_len_nn1_reg                                                  | Implied        | 32 x 13              |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                 | Implied        | 32 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                              | Implied        | 32 x 5               |                 | 
|xdma_v3_0_0_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                               | Implied        | 32 x 8               |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 4 x 110              |                 | 
|xdma_v3_0_0_dma_rc_mem_pfch             | genblk_buf_dist_ram.pfch_dt_buf_reg                              | User Attribute | 4 x 331              |                 | 
|xdma_v3_0_0_dma_pcie_rc                 | tag_rrq_chn_info_mem_odd_reg                                     | Implied        | 32 x 16              |                 | 
|xdma_v3_0_0_dma_pcie_rc                 | tag_rrq_chn_info_mem_even_reg                                    | Implied        | 32 x 16              |                 | 
|xdma_v3_0_0_dma_pcie_rc                 | tag_did_conti_val_reg                                            | Implied        | 64 x 9               | RAM64X1S x 9    | 
|xdma_v3_0_0_GenericFIFO                 | MemArray_reg                                                     | User Attribute | 8 x 288              |                 | 
|xdma_v3_0_0_GenericFIFO                 | MemArray_reg                                                     | User Attribute | 8 x 99               |                 | 
|xdma_v3_0_0_dma_pcie_rq                 | wcp_chn_q_reg                                                    | Implied        | 16 x 2               | RAM16X1D x 2    | 
|xdma_v3_0_0_dma_pcie_rq                 | wcp_eor_q_reg                                                    | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_0_dma_pcie_rq                 | wcp_rid_q_reg                                                    | Implied        | 16 x 5               |                 | 
|xdma_v3_0_0_dma_top                     | axidma_rrq_arb/fifoInfo/MemArray_reg                             | User Attribute | 4 x 112              |                 | 
|xdma_v3_0_0_dma_top                     | axidma_wrq_arb/fifoInfo/MemArray_reg                             | User Attribute | 4 x 112              |                 | 
|xdma_v3_0_0_dma_top                     | TAG_FIFO_ODD/MemArray_reg                                        | User Attribute | 32 x 5               |                 | 
|xdma_v3_0_0_dma_top                     | TAG_FIFO_EVEN/MemArray_reg                                       | User Attribute | 32 x 5               |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg             | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg         | Implied        | 8 x 256              |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg          | Implied        | 2 x 5                | RAM16X1S x 5    | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg         | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg   | User Attribute | 16 x 64              |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg    | User Attribute | 16 x 8               |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg   | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg   | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg  | Implied        | 2 x 9                | RAM16X1S x 9    | 
|xdma_v3_0_0_dma_top__GCB0               | aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg             | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_0_GenericFIFOHead             | MemArray_reg                                                     | User Attribute | 16 x 32              |                 | 
|xdma_v3_0_0_GenericFIFO                 | MemArray_reg                                                     | User Attribute | 8 x 288              |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_awlenq_reg                                                 | Implied        | 16 x 8               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | brespLastq_ff_reg                                                | Implied        | 2 x 16               | RAM16X1D x 16   | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | wrrsp_ChnlIdq_reg                                                | User Attribute | 16 x 1               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_awaddrq_reg                                                | User Attribute | 16 x 64              |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_ChnlIdq_reg                                                | User Attribute | 16 x 1               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_awsizeq_reg                                                | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_awprotq_reg                                                | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_wlenq_reg                                                  | Implied        | 16 x 8               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_waddrlastq_reg                                             | User Attribute | 16 x 6               |                 | 
|xdma_v3_0_0_axi_mm_master_omulti_wr_v   | m_axi_waddrfirstq_reg                                            | User Attribute | 16 x 6               |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlplengthq_reg                                                 | Implied        | 16 x 10              |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlpfbeq_reg                                                    | Implied        | 16 x 4               |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlpaddrretlq_reg                                               | Implied        | 16 x 12              |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlpstatuscodeq_reg                                             | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlplbeq_reg                                                    | Implied        | 16 x 4               |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlplengthmsbq_reg                                              | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlpreqidq_reg                                                  | Implied        | 16 x 16              |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlptagq_reg                                                    | Implied        | 16 x 8               |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlptcq_reg                                                     | Implied        | 16 x 3               |                 | 
|xdma_v3_0_0_axi_str_masterbr_rdtlp_br_v | rdtlpattrq_reg                                                   | Implied        | 16 x 3               |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awdwlenq_reg                                               | Implied        | 8 x 10               |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_bardecq_reg                                                | Implied        | 8 x 2                | RAM16X1D x 2    | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awaddrq_reg                                                | Implied        | 8 x 64               |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awsizeq_reg                                                | Implied        | 8 x 3                |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awprotq_reg                                                | Implied        | 8 x 3                |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awfirstdwbestq_reg                                         | Implied        | 8 x 4                |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awlastdwbestq_reg                                          | Implied        | 8 x 4                |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awdwlenstq_reg                                             | Implied        | 8 x 8                |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awaddrlststq_reg                                           | Implied        | 8 x 4                |                 | 
|xdma_v3_0_0_axi_mm_master_wr_br_v       | m_axi_awaddrstq_reg                                              | Implied        | 8 x 4                |                 | 
|xdma_v3_0_0_axi_mm_master_rd_br_v       | m_axi_bardecq_reg                                                | Implied        | 2 x 2                | RAM16X1D x 4    | 
|xdma_v3_0_0_axi_mm_master_rd_br_v       | m_axi_ardwlenissueq_reg                                          | User Attribute | 2 x 10               |                 | 
|xdma_v3_0_0_axi_mm_master_rd_br_v       | m_axi_araddrissueq_reg                                           | User Attribute | 2 x 64               |                 | 
|xdma_v3_0_0_axi_mm_master_rd_br_v       | m_axi_arsizeissueq_reg                                           | User Attribute | 2 x 3                |                 | 
|xdma_v3_0_0_axi_mm_master_rd_br_v       | m_axi_arprotissueq_reg                                           | User Attribute | 2 x 3                |                 | 
|xdma_v3_0_0_dma_top__GCB1               | wb_eng.dma_pcie_wb_eng/axidma_wb_arb/fifoInfo/MemArray_reg       | User Attribute | 4 x 34               |                 | 
|xdma_v3_0_0_dma_top__GCB1               | wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg                 | User Attribute | 4 x 2                | RAM16X1D x 2    | 
|xdma_v3_0_0_dma_top__GCB1               | wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg                  | User Attribute | 4 x 32               |                 | 
|xdma_v3_0_0_dma_top__GCB2               | base/usr_axilt_slv/REQ_FIFO/MemArray_reg                         | User Attribute | 4 x 33               |                 | 
|xdma_v3_0_0_dma_top__GCB2               | base/cq_axilt_slv/REQ_FIFO/MemArray_reg                          | User Attribute | 4 x 33               |                 | 
|xdma_v3_0_0_dma_top__GCB2               | base/usr_axilt_slv/DAT_FIFO/MemArray_reg                         | User Attribute | 4 x 36               |                 | 
|xdma_v3_0_0_dma_top__GCB2               | base/cq_axilt_slv/DAT_FIFO/MemArray_reg                          | User Attribute | 4 x 36               |                 | 
+----------------------------------------+------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:36 ; elapsed = 00:03:54 . Memory (MB): peak = 3405.613 ; gain = 2494.680 ; free physical = 169 ; free virtual = 2444
Finished Timing Optimization : Time (s): cpu = 00:04:18 ; elapsed = 00:04:37 . Memory (MB): peak = 3644.641 ; gain = 2733.707 ; free physical = 175 ; free virtual = 2229
Finished Technology Mapping : Time (s): cpu = 00:04:51 ; elapsed = 00:05:07 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 233 ; free virtual = 1197
Finished IO Insertion : Time (s): cpu = 00:05:06 ; elapsed = 00:05:22 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 257 ; free virtual = 1199
Finished Renaming Generated Instances : Time (s): cpu = 00:05:06 ; elapsed = 00:05:23 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 249 ; free virtual = 1199
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:15 ; elapsed = 00:05:32 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 157 ; free virtual = 1196
Finished Renaming Generated Ports : Time (s): cpu = 00:05:16 ; elapsed = 00:05:32 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 148 ; free virtual = 1195
Finished Handling Custom Attributes : Time (s): cpu = 00:05:18 ; elapsed = 00:05:35 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 169 ; free virtual = 1195
Finished Renaming Generated Nets : Time (s): cpu = 00:05:19 ; elapsed = 00:05:35 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 167 ; free virtual = 1195

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     5|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   456|
|4     |FIFO36E2      |     8|
|5     |GTHE3_CHANNEL |     8|
|6     |GTHE3_COMMON  |     2|
|7     |LUT1          |  2153|
|8     |LUT2          |  2422|
|9     |LUT3          |  5915|
|10    |LUT4          |  4317|
|11    |LUT5          |  4734|
|12    |LUT6          | 12104|
|13    |MUXF7         |   629|
|14    |MUXF8         |    37|
|15    |PCIE_3_1      |     1|
|16    |RAM16X1D      |    45|
|17    |RAM16X1S      |    13|
|18    |RAM32M16      |   334|
|19    |RAM32X1D      |    16|
|20    |RAM64X1S      |     9|
|21    |RAMB18E2      |     4|
|22    |RAMB18E2_1    |     8|
|23    |RAMB36E2      |     4|
|24    |RAMB36E2_1    |    20|
|25    |RAMB36E2_2    |     1|
|26    |RAMB36E2_3    |     1|
|27    |RAMB36E2_4    |     2|
|28    |RAMB36E2_5    |     5|
|29    |SRL16E        |    13|
|30    |FDCE          |  2522|
|31    |FDPE          |     5|
|32    |FDRE          | 23507|
|33    |FDSE          |   353|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:19 ; elapsed = 00:05:35 . Memory (MB): peak = 3656.562 ; gain = 2745.629 ; free physical = 166 ; free virtual = 1195
synth_design: Time (s): cpu = 00:05:34 ; elapsed = 00:05:54 . Memory (MB): peak = 3700.668 ; gain = 2347.449 ; free physical = 4402 ; free virtual = 5752
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3724.680 ; gain = 24.012 ; free physical = 4296 ; free virtual = 5749
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3724.680 ; gain = 0.000 ; free physical = 4147 ; free virtual = 5749
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3724.680 ; gain = 0.000 ; free physical = 4052 ; free virtual = 5743
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3724.680 ; gain = 0.000 ; free physical = 3928 ; free virtual = 5740
