{"vcs1":{"timestamp_begin":1680278647.397281266, "rt":1.13, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1680278648.556902737, "rt":1.44, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680278650.022741518, "rt":0.51, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680278647.130129705}
{"VCS_COMP_START_TIME": 1680278647.130129705}
{"VCS_COMP_END_TIME": 1680278652.790402769}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 341044}}
{"stitch_vcselab": {"peak_mem": 239016}}
