{
  "name": "ostd::arch::cpu::context::FpuContext::as_bytes",
  "span": "ostd/src/arch/x86/cpu/context/mod.rs:548:5: 548:36",
  "mir": "fn ostd::arch::cpu::context::FpuContext::as_bytes(_1: &arch::cpu::context::FpuContext) -> &[u8] {\n    let mut _0: &[u8];\n    let  _2: &[u8];\n    let mut _3: &arch::cpu::context::XSaveArea;\n    let mut _4: core::ops::RangeTo<usize>;\n    let mut _5: usize;\n    let mut _6: alloc::boxed::Box<arch::cpu::context::XSaveArea>;\n    let mut _7: *const arch::cpu::context::XSaveArea;\n    debug self => _1;\n    bb0: {\n        StorageLive(_3);\n        _6 = ((*_1).0: alloc::boxed::Box<arch::cpu::context::XSaveArea>);\n        _7 = ((_6.0: core::ptr::Unique<arch::cpu::context::XSaveArea>).0: core::ptr::NonNull<arch::cpu::context::XSaveArea>) as *const arch::cpu::context::XSaveArea;\n        _3 = &(*_7);\n        _2 = <arch::cpu::context::XSaveArea as ostd_pod::Pod>::as_bytes(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = ((*_1).1: usize);\n        _4 = RangeTo(move _5);\n        StorageDead(_5);\n        _0 = <[u8] as core::ops::Index<core::ops::RangeTo<usize>>>::index(_2, move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}