- [Godfather of RISCV Resources](https://github.com/riscv/learn?tab=readme-ov-file)
- [Linux Foundation Course](https://training.linuxfoundation.org/training/microcontroller-applications-with-risc-v-lfd115x/)
- [FemtoRV RISCV Github](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md)
- [RISCV Myth workshop](https://github.com/RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-fayizferosh)
## VexRiscV
- [What is it](https://tomverbeure.github.io/rtl/2018/12/06/The-VexRiscV-CPU-A-New-Way-To-Design.html)
- [Example Source Code](https://github.com/SpinalHDL/VexRiscv)

## TL Verilog
- [Makerchip IDE Site](https://www.makerchip.com/)
- [Warp V core Configurator](https://warp-v.org/)
