; Assura generated file -- DO NOT EDIT --
; Do NOT rely on the content of this file, it may change.
;
2 unmatched connect pin
1 1 ((S "I1/I4/PM3" "pmos1v")(L "I1/I4/avD7_2" "pmos1v")(("G" "I1/net4" "I1/avC9")))
1 1 ((S "I0/I3/PM2" "pmos1v")(L "I0/I3/avD7_1" "pmos1v")(("G" "I0/net1" "I0/avC6")))
1 1 ((S "I0/I1/PM3" "pmos1v")(L "I0/I1/avD7_2" "pmos1v")(("D" "I0/net1" "I0/avC6")("S" "I0/I1/net3" "I0/I1/net3")))
1 1 ((S "I3/I0/NM2" "pmos1v")(L "I3/I0/avD7_3" "pmos1v")(("D" "I3/I0/net2" "I3/avC4")("S" "Vdd" "I3/I0/net2")))
1 1 ((S "I3/I0/NM2" "pmos1v")(L "I3/I0/avD7_3" "pmos1v")(("B" "Vdd" "I3/avC4")))
1 1 ((S "I3/I0/NM3" "nmos1v")(L "I3/I0/avD1_1" "nmos1v")(("D" "I3/net1" "I3/net1")("S" "Vss" "avC9")))
1 1 ((S "I3/I0/NM3" "nmos1v")(L "I3/I0/avD1_1" "nmos1v")(("B" "Vss" "avC9")))
1 1 ((S "I3/I0/NM1" "nmos1v")(L "I3/I0/avD1_3" "nmos1v")(("D" "I3/I0/net1" "I3/I0/net1")("S" "Vss" "avC9")))
1 1 ((S "I3/I0/NM1" "nmos1v")(L "I3/I0/avD1_3" "nmos1v")(("B" "Vss" "avC9")))
1 1 ((S "I3/I1" "INVERTER")(L "I3/I1" "INVERTER")(("Vdd" "Vdd" "I3/avC4")))
1 1 ((S "I3/I1" "INVERTER")(L "I3/I1" "INVERTER")(("Vss" "Vss" "avC9")))
1 1 ((S "I2/I0/NM2" "pmos1v")(L "I2/I0/avD7_3" "pmos1v")(("D" "I2/I0/net2" "I2/avC4")("S" "Vdd" "I2/I0/net1")))
1 1 ((S "I2/I0/NM2" "pmos1v")(L "I2/I0/avD7_3" "pmos1v")(("B" "Vdd" "I2/avC4")))
1 1 ((S "I2/I0/NM3" "nmos1v")(L "I2/I0/avD1_1" "nmos1v")(("D" "I2/net1" "I2/net1")("S" "Vss" "avC8")))
1 1 ((S "I2/I0/NM3" "nmos1v")(L "I2/I0/avD1_1" "nmos1v")(("B" "Vss" "avC8")))
1 1 ((S "I2/I0/NM1" "nmos1v")(L "I2/I0/avD1_2" "nmos1v")(("D" "I2/I0/net1" "I2/I0/net1")("S" "Vss" "avC6_6")))
1 1 ((S "I2/I0/NM1" "nmos1v")(L "I2/I0/avD1_2" "nmos1v")(("B" "Vss" "avC6_6")))
1 1 ((S "I2/I1" "INVERTER")(L "I2/I1" "INVERTER")(("Vdd" "Vdd" "I2/avC4")))
1 1 ((S "I2/I1" "INVERTER")(L "I2/I1" "INVERTER")(("Vss" "Vss" "avC8")))
1 1 ((S "I4/I0/PM2" "pmos1v")(L "I4/I0/avD7_1" "pmos1v")(("D" "I4/I0/net3" "avC4_7")("S" "Vdd" "I4/I0/net3")))
1 1 ((S "I4/I0/PM2" "pmos1v")(L "I4/I0/avD7_1" "pmos1v")(("B" "Vdd" "avC4_7")))
1 1 ((S "I4/I0/PM4" "pmos1v")(L "I4/I0/avD7_3" "pmos1v")(("D" "I4/out" "I4/out")("S" "Vdd" "avC4_7")))
1 1 ((S "I4/I0/PM4" "pmos1v")(L "I4/I0/avD7_3" "pmos1v")(("B" "Vdd" "avC4_7")))
1 1 ((S "I4/I1" "INVERTER")(L "I4/I1" "INVERTER")(("Vdd" "Vdd" "avC4_7")))
1 1 ((S "I4/I1" "INVERTER")(L "I4/I1" "INVERTER")(("Vss" "Vss" "avC10")))
1 1 ((S "I##84" "nmos1v:ParMos2#1")(L "I##83" "nmos1v:ParMos2#1")(("IN1" "I0/net4" "I0/net4")("IN2" "net1" "I0/I4/avS24")))
1 0 ((S "I1/I2/PM3" "pmos1v")(("D" "I1/net4")("G" "I1/net3")("S" "I1/I2/net3")("B" "I1/I2/net3")))
1 0 ((S "I1/I2/PM4" "pmos1v")(("D" "I1/net4")("G" "I1/net4")("S" "Vdd")("B" "Vdd")))
1 0 ((S "I1/I0/PM3" "pmos1v")(("D" "I1/net2")("G" "I1/net1")("S" "I1/I0/net3")("B" "I1/I0/net3")))
1 0 ((S "I0/I4/PM2" "pmos1v")(("D" "I0/I4/net3")("G" "I0/net4")("S" "Vdd")("B" "Vdd")))
1 0 ((S "I0/I1/PM4" "pmos1v")(("D" "I0/net1")("G" "I0/net1")("S" "Vdd")("B" "Vdd")))
1 0 ((S "I2/I0/NM0" "nmos1v")(("D" "I2/I0/net2")("G" "net1")("S" "I2/I0/net1")("B" "I2/I0/net1")))
1 0 ((S "I##82" "pmos1v:ParMos2#1")(("OUT" "Vdd")("OUT2" "I3/net1")("TERM4" "Vdd")("IN1" "B")("IN2" "A")))
1 0 ((S "I##83" "pmos1v:ParMos2#1")(("OUT" "Vdd")("OUT2" "I2/net1")("TERM4" "Vdd")("IN1" "C_in")("IN2" "net1")))
1 0 ((S "I##85" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "SUM")("TERM4" "Vss")("IN1" "I1/net4")("IN2" "SUM")))
1 0 ((S "I##86" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I1/net4")("TERM4" "Vss")("IN1" "I1/net3")("IN2" "I1/net2")("IN3" "I1/net4")))
1 0 ((S "I##87" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I1/net1")("TERM4" "Vss")("IN1" "C_in")("IN2" "net1")("IN3" "I1/net1")))
1 0 ((S "I##88" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I1/net3")("TERM4" "Vss")("IN1" "C_in")("IN2" "I1/net1")("IN3" "I1/net3")))
1 0 ((S "I##89" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I1/net2")("TERM4" "Vss")("IN1" "I1/net1")("IN2" "net1")("IN3" "I1/net2")))
1 0 ((S "I##90" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I0/net4")("TERM4" "Vss")("IN1" "I0/net3")("IN2" "I0/net2")("IN3" "I0/net4")))
1 0 ((S "I##91" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I0/net1")("TERM4" "Vss")("IN1" "B")("IN2" "A")("IN3" "I0/net1")))
1 0 ((S "I##92" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I0/net3")("TERM4" "Vss")("IN1" "B")("IN2" "I0/net1")("IN3" "I0/net3")))
1 0 ((S "I##93" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I0/net2")("TERM4" "Vss")("IN1" "I0/net1")("IN2" "A")("IN3" "I0/net2")))
1 0 ((S "I##94" "nmos1v:ParMos3#1")(("OUT" "Vss")("OUT2" "I4/out")("TERM4" "Vss")("IN1" "net2")("IN2" "net3")("IN3" "I4/out")))
1 0 ((L "I0/I3/avD1_3" "nmos1v")(("D" "I0/net3")("G" "I0/net3")("S" "Vss")("B" "Vdd")))
1 0 ((L "I0/I4/avD1_3" "nmos1v")(("D" "net1")("G" "net1")("S" "Vss")("B" "Vdd")))
1 0 ((L "I0/I4/avD7_1" "pmos1v")(("D" "Vdd")("G" "I0/avC3_2")("S" "I0/I4/net3")("B" "Vdd")))
1 0 ((L "I0/I2/avD1_3" "nmos1v")(("D" "I0/net4")("G" "I0/net4")("S" "Vss")("B" "Vdd")))
1 0 ((L "I0/I1/avD1_3" "nmos1v")(("D" "I0/avC6")("G" "I0/avC6")("S" "Vss")("B" "Vdd")))
1 0 ((L "I0/I1/avD7_3" "pmos1v")(("D" "I0/avC6")("G" "I0/avC6")("S" "Vdd")("B" "Vdd")))
1 0 ((L "I0/I0/avD1_3" "nmos1v")(("D" "I0/net2")("G" "I0/net2")("S" "Vss")("B" "Vdd")))
1 0 ((L "I1/I3/avD1_3" "nmos1v")(("D" "I1/net3")("G" "I1/net3")("S" "Vss")("B" "Vdd")))
1 0 ((L "I1/I4/avD1_3" "nmos1v")(("D" "SUM")("G" "SUM")("S" "Vss")("B" "Vdd")))
1 0 ((L "I1/I2/avD1_3" "nmos1v")(("D" "I1/avC9")("G" "I1/avC9")("S" "Vss")("B" "Vdd")))
1 0 ((L "I1/I2/avD7_2" "pmos1v")(("D" "I1/avC9")("G" "I1/net3")("S" "I1/I2/net3")("B" "I1/I2/net3")))
1 0 ((L "I1/I2/avD7_3" "pmos1v")(("D" "I1/avC9")("G" "I1/avC9")("S" "Vdd")("B" "Vdd")))
1 0 ((L "I1/I1/avD1_3" "nmos1v")(("D" "I1/net1")("G" "I1/net1")("S" "Vss")("B" "Vdd")))
1 0 ((L "I1/I0/avD1_3" "nmos1v")(("D" "I1/net2")("G" "I1/net2")("S" "Vss")("B" "Vdd")))
1 0 ((L "I1/I0/avD7_2" "pmos1v")(("D" "I1/net2")("G" "I1/avC2_5")("S" "I1/I0/net3")("B" "I1/I0/net3")))
1 0 ((L "I4/I0/avD1_3" "nmos1v")(("D" "I4/out")("G" "I4/out")("S" "avC10")("B" "avC4_7")))
1 0 ((L "I3/I0/avD7_1" "pmos1v")(("D" "I3/avC4")("G" "A")("S" "I3/net1")("B" "I3/avC4")))
1 0 ((L "I3/I0/avD7_2" "pmos1v")(("D" "I3/I0/avC8")("G" "B")("S" "I3/net1")("B" "I3/avC4")))
1 0 ((L "I2/I0/avD1_3" "nmos1v")(("D" "avC6_6")("G" "net1")("S" "avC8")("B" "avC8")))
1 0 ((L "I2/I0/avD7_1" "pmos1v")(("D" "I2/avC4")("G" "C_in")("S" "I2/net1")("B" "I2/avC4")))
1 0 ((L "I2/I0/avD7_2" "pmos1v")(("D" "I2/I0/avC8")("G" "net1")("S" "I2/net1")("B" "I2/avC4")))
1 0 ((L "I##82" "nmos1v:ParMos2#1")(("OUT" "avC10")("OUT2" "I4/out")("TERM4" "avC10")("IN1" "net2")("IN2" "I4/I0/avS24")))
1 0 ((L "I##84" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "SUM")("TERM4" "Vss")("IN1" "I1/avC9")("IN2" "I1/I4/avS24")))
1 0 ((L "I##85" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I0/avC6")("TERM4" "Vss")("IN1" "B")("IN2" "I0/I1/avS24")))
1 0 ((L "I##86" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I0/net3")("TERM4" "Vss")("IN1" "B")("IN2" "I0/I3/avS24")))
1 0 ((L "I##87" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I0/net4")("TERM4" "Vss")("IN1" "I0/net3")("IN2" "I0/I2/avS24")))
1 0 ((L "I##88" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I0/net2")("TERM4" "Vss")("IN1" "I0/net1")("IN2" "I0/I0/avS24")))
1 0 ((L "I##89" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I1/net1")("TERM4" "Vss")("IN1" "C_in")("IN2" "I1/I1/avS24")))
1 0 ((L "I##90" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I1/net3")("TERM4" "Vss")("IN1" "C_in")("IN2" "I1/I3/avS24")))
1 0 ((L "I##91" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I1/avC9")("TERM4" "Vss")("IN1" "I1/net3")("IN2" "I1/I2/avS24")))
1 0 ((L "I##92" "nmos1v:ParMos2#1")(("OUT" "Vss")("OUT2" "I1/net2")("TERM4" "Vss")("IN1" "I1/avC2_5")("IN2" "I1/I0/avS24")))
