# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab_final.gen/sources_1/bd/Lab_final_bd/ipshared/ec67/hdl" --include "../../../../lab_final.gen/sources_1/bd/Lab_final_bd/ipshared/3007/hdl" --include "E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../lab_final.srcs/sources_1/new/MP1.v" \
"../../../../lab_final.srcs/sources_1/new/ConV1.v" \
"../../../../../sources/MP2.v" \
"../../../../lab_final.srcs/sources_1/new/MUX_mem_out.v" \
"../../../../../sources/FC.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_1_0/sim/NN_bd_blk_mem_gen_1_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_2_0/sim/NN_bd_blk_mem_gen_2_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_0_1/sim/NN_bd_blk_mem_gen_0_1.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_0_2/sim/NN_bd_blk_mem_gen_0_2.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_MP1_0_0/sim/NN_bd_MP1_0_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_ConV1_0_0/sim/NN_bd_ConV1_0_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_MP2_0_0/sim/NN_bd_MP2_0_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_MUX_mem_out_0_0/sim/NN_bd_MUX_mem_out_0_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_FC_0_0/sim/NN_bd_FC_0_0.v" \
"../../../../lab_final.ip_user_files/bd/NN_bd/sim/NN_bd.v" \
"../../../../lab_final.gen/sources_1/bd/NN_bd/hdl/NN_bd_wrapper.v" \
"../../../../lab_final.srcs/sim_1/new/NN_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
