# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/VHDL SOURCE FILES/full_adder.vhd" \
"../../../../project_1.srcs/sim_1/imports/VHDL SOURCE FILES/tb_full_adder.vhd" \

# Do not sort compile order
nosort
