;redcode
;assert 1
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV -71, <-20
	DJN -1, @-20
	MOV -7, <-20
	SLT 72, 0
	SLT -807, <-20
	ADD 270, 60
	SUB 27, 76
	MOV -7, <-20
	CMP @121, 103
	SLT @0, @2
	ADD #270, <1
	JMP 1, <1
	CMP #100, 10
	ADD -1, <-20
	SUB @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	CMP @-127, 100
	SUB #72, @200
	SLT 20, @12
	JMZ @700, 91
	SUB 20, @12
	SLT 72, 0
	JMZ <70, 9
	JMZ <70, 9
	JMN <1, <2
	JMP -1, @-20
	SUB 271, 66
	ADD -1, <-20
	SUB 207, <120
	CMP @127, 106
	SUB @-127, 100
	SLT 72, 0
	CMP -207, <-120
	CMP -207, <-120
	SLT #100, -100
	SPL -207, @-120
	MOV -1, <-20
	SPL 0, <484
	SUB <0, @2
	SPL 0, <484
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <484
	ADD #270, <1
	SLT @0, @2
	CMP -207, <-120
