vendor_name = ModelSim
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/memoria_ROM_16_bits.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_jk.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_d.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PNot.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PNot.vwf
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_d.vwf
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PAnd.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/POr.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/POr.vwf
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PAnd.vwf
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vwf
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_jk.vwf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/db/laboratorio_VHDL_Luigi.cbx.xml
design_name = memoria_ROM_16_bits
instance = comp, \saida[0]~output\, saida[0]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[1]~output\, saida[1]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[2]~output\, saida[2]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[3]~output\, saida[3]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[4]~output\, saida[4]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[5]~output\, saida[5]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[6]~output\, saida[6]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[7]~output\, saida[7]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[8]~output\, saida[8]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[9]~output\, saida[9]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[10]~output\, saida[10]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[11]~output\, saida[11]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[12]~output\, saida[12]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[13]~output\, saida[13]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[14]~output\, saida[14]~output, memoria_ROM_16_bits, 1
instance = comp, \saida[15]~output\, saida[15]~output, memoria_ROM_16_bits, 1
instance = comp, \adress[0]~input\, adress[0]~input, memoria_ROM_16_bits, 1
instance = comp, \enable~input\, enable~input, memoria_ROM_16_bits, 1
instance = comp, \adress[1]~input\, adress[1]~input, memoria_ROM_16_bits, 1
instance = comp, \adress[2]~input\, adress[2]~input, memoria_ROM_16_bits, 1
instance = comp, \adress[3]~input\, adress[3]~input, memoria_ROM_16_bits, 1
instance = comp, \adress[4]~input\, adress[4]~input, memoria_ROM_16_bits, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, memoria_ROM_16_bits, 1
