[11/09 21:09:33      0s] 
[11/09 21:09:33      0s] Cadence Innovus(TM) Implementation System.
[11/09 21:09:33      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/09 21:09:33      0s] 
[11/09 21:09:33      0s] Version:	v16.12-s051_1, built Wed Aug 17 12:18:54 PDT 2016
[11/09 21:09:33      0s] Options:	
[11/09 21:09:33      0s] Date:		Sat Nov  9 21:09:33 2019
[11/09 21:09:33      0s] Host:		ee215lnx16.ecn.purdue.edu (x86_64 w/Linux 2.6.32-754.23.1.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB)
[11/09 21:09:33      0s] OS:		CentOS release 6.10 (Final)
[11/09 21:09:33      0s] 
[11/09 21:09:33      0s] License:
[11/09 21:09:34      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[11/09 21:09:34      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/09 21:09:44      7s] @(#)CDS: Innovus v16.12-s051_1 (64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5)
[11/09 21:09:44      7s] @(#)CDS: NanoRoute 16.12-s051_1 NR160816-1350/16_12-UB (database version 2.30, 347.6.1) {superthreading v1.30}
[11/09 21:09:44      7s] @(#)CDS: AAE 16.12-s026 (64bit) 08/17/2016 (Linux 2.6.18-194.el5)
[11/09 21:09:44      7s] @(#)CDS: CTE 16.12-s023_1 () Aug 12 2016 01:35:46 ( )
[11/09 21:09:44      7s] @(#)CDS: SYNTECH 16.12-s009_1 () Aug 11 2016 01:33:09 ( )
[11/09 21:09:44      7s] @(#)CDS: CPE v16.12-s054
[11/09 21:09:44      7s] @(#)CDS: IQRC/TQRC 15.2.4-s467 (64bit) Wed Jul 20 17:12:38 PDT 2016 (Linux 2.6.18-194.el5)
[11/09 21:09:44      7s] @(#)CDS: OA 22.50-p049 Fri Jun 10 10:56:20 2016
[11/09 21:09:44      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/09 21:09:44      7s] @(#)CDS: RCDB 11.8
[11/09 21:09:44      7s] --- Running on ee215lnx16.ecn.purdue.edu (x86_64 w/Linux 2.6.32-754.23.1.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB) ---
[11/09 21:09:44      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh.

[11/09 21:09:45      8s] 
[11/09 21:09:45      8s] **INFO:  MMMC transition support version v31-84 
[11/09 21:09:45      8s] 
[11/09 21:09:45      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:09:45      8s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:09:45      8s] <CMD> getDrawView
[11/09 21:09:45      8s] <CMD> loadWorkspace -name Physical
[11/09 21:09:45      8s] <CMD> win
[11/09 21:09:55      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:09:55      9s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:09:55      9s] <CMD> getDrawView
[11/09 21:09:55      9s] <CMD> loadWorkspace -name Physical
[11/09 21:09:55      9s] <CMD> win
[11/09 21:09:55      9s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:09:55      9s] <CMD> set conf_qxconf_file NULL
[11/09 21:09:55      9s] <CMD> set conf_qxlib_file NULL
[11/09 21:09:55      9s] <CMD> set defHierChar /
[11/09 21:09:55      9s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:09:55      9s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:09:55      9s] <CMD> set distributed_client_message_echo 1
[11/09 21:09:55      9s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:09:55      9s] <CMD> set floorplan_default_site core
[11/09 21:09:55      9s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:09:55      9s] <CMD> set init_gnd_net gnd
[11/09 21:09:55      9s] <CMD> set init_io_file innovus.io
[11/09 21:09:55      9s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:09:55      9s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:09:55      9s] <CMD> set init_oa_search_lib {}
[11/09 21:09:55      9s] <CMD> set init_pwr_net vdd
[11/09 21:09:55      9s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:09:55      9s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:09:55      9s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:09:55      9s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:09:55      9s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:09:55      9s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:09:55      9s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:09:55      9s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:09:55      9s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:09:55      9s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:09:55      9s] <CMD> init_design
[11/09 21:09:55      9s] #- Begin Load MMMC data ... (date=11/09 21:09:55, mem=498.3M)
[11/09 21:09:55      9s] #- End Load MMMC data ... (date=11/09 21:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.3M, current mem=498.3M)
[11/09 21:09:55      9s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef ...
[11/09 21:09:55      9s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[11/09 21:09:55      9s] so you are unable to create rectilinear partition in a hierarchical flow.
[11/09 21:09:55      9s] Set DBUPerIGU to M2 pitch 2400.
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef ...
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-119' for more detail.
[11/09 21:09:55      9s] **ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-223' for more detail.
[11/09 21:09:55      9s] **ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-223' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
[11/09 21:09:55      9s] **WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
[11/09 21:09:55      9s] **WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
[11/09 21:09:55      9s] **WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
[11/09 21:09:55      9s] **WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'FILL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'AND2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'AOI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'AOI22X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'BUFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'BUFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'DFFNEGX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'NOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'DFFPOSX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'FAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'HAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'NAND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'NAND3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'NOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPLF-58):	MACRO 'OAI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-58' for more detail.
[11/09 21:09:55      9s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/09 21:09:55      9s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:09:55      9s] **WARN: (IMPLF-61):	40 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[11/09 21:09:55      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:09:55      9s] Type 'man IMPLF-61' for more detail.
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] viaInitial starts at Sat Nov  9 21:09:55 2019
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[11/09 21:09:55      9s] Type 'man IMPPP-557' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[11/09 21:09:55      9s] Type 'man IMPPP-557' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[11/09 21:09:55      9s] Type 'man IMPPP-557' for more detail.
[11/09 21:09:55      9s] viaInitial ends at Sat Nov  9 21:09:55 2019
Loading view definition file from osu05_MMMC.view
[11/09 21:09:55      9s] Reading OSUv2.7 timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib' ...
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[11/09 21:09:55      9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/09 21:09:55      9s] Read 39 cells in library 'osu05_stdcells' 
[11/09 21:09:55      9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.37min, fe_mem=522.4M) ***
[11/09 21:09:55      9s] #- Begin Load netlist data ... (date=11/09 21:09:55, mem=522.4M)
[11/09 21:09:55      9s] *** Begin netlist parsing (mem=522.4M) ***
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[11/09 21:09:55      9s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/09 21:09:55      9s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:09:55      9s] Created 39 new cells from 1 timing libraries.
[11/09 21:09:55      9s] Reading netlist ...
[11/09 21:09:55      9s] Backslashed names will retain backslash and a trailing blank character.
[11/09 21:09:55      9s] Reading verilog netlist 'mapped/layout_lab_design.v'
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] *** Memory Usage v#1 (Current mem = 522.387M, initial mem = 166.582M) ***
[11/09 21:09:55      9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=522.4M) ***
[11/09 21:09:55      9s] #- End Load netlist data ... (date=11/09 21:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=522.4M, current mem=522.4M)
[11/09 21:09:55      9s] Top level cell is layout_lab_design.
[11/09 21:09:55      9s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[11/09 21:09:55      9s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[11/09 21:09:55      9s] Hooked 39 DB cells to tlib cells.
[11/09 21:09:55      9s] Starting recursive module instantiation check.
[11/09 21:09:55      9s] No recursion found.
[11/09 21:09:55      9s] Building hierarchical netlist for Cell layout_lab_design ...
[11/09 21:09:55      9s] *** Netlist is unique.
[11/09 21:09:55      9s] ** info: there are 56 modules.
[11/09 21:09:55      9s] ** info: there are 649 stdCell insts.
[11/09 21:09:55      9s] ** info: there are 16 Pad insts.
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] *** Memory Usage v#1 (Current mem = 554.145M, initial mem = 166.582M) ***
[11/09 21:09:55      9s] Reading IO assignment file "innovus.io" ...
[11/09 21:09:55      9s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/09 21:09:55      9s] Type 'man IMPFP-3961' for more detail.
[11/09 21:09:55      9s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/09 21:09:55      9s] Type 'man IMPFP-3961' for more detail.
[11/09 21:09:55      9s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:09:55      9s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:09:55      9s] Set Default Net Delay as 1000 ps.
[11/09 21:09:55      9s] Set Default Net Load as 0.5 pF. 
[11/09 21:09:55      9s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:09:55      9s] Extraction setup Started 
[11/09 21:09:55      9s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/09 21:09:55      9s] Reading Capacitance Table File osu05.capTbl ...
[11/09 21:09:55      9s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[11/09 21:09:55      9s] Importing multi-corner RC tables ... 
[11/09 21:09:55      9s] Summary of Active RC-Corners : 
[11/09 21:09:55      9s]  
[11/09 21:09:55      9s]  Analysis View: osu05
[11/09 21:09:55      9s]     RC-Corner Name        : osu05
[11/09 21:09:55      9s]     RC-Corner Index       : 0
[11/09 21:09:55      9s]     RC-Corner Temperature : 30 Celsius
[11/09 21:09:55      9s]     RC-Corner Cap Table   : 'osu05.capTbl'
[11/09 21:09:55      9s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:09:55      9s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:09:55      9s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:09:55      9s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:09:55      9s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:09:55      9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:09:55      9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:09:55      9s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:09:55      9s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:09:55      9s] *Info: initialize multi-corner CTS.
[11/09 21:09:55      9s] Reading timing constraints file 'prects.sdc' ...
[11/09 21:09:55      9s] Current (total cpu=0:00:09.7, real=0:00:22.0, peak res=238.7M, current mem=669.7M)
[11/09 21:09:55      9s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File prects.sdc, Line 14).
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] INFO (CTE): Reading of timing constraints file prects.sdc completed, with 1 WARNING
[11/09 21:09:55      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=253.9M, current mem=685.9M)
[11/09 21:09:55      9s] Current (total cpu=0:00:09.7, real=0:00:22.0, peak res=253.9M, current mem=685.9M)
[11/09 21:09:55      9s] Reading timing constraints file 'postcts.sdc' ...
[11/09 21:09:55      9s] Current (total cpu=0:00:09.8, real=0:00:22.0, peak res=254.0M, current mem=685.9M)
[11/09 21:09:55      9s] Resetting all latency settings from fanout cone of clock 'clk' (File postcts.sdc, Line 2).
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] INFO (CTE): Constraints read successfully.
[11/09 21:09:55      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=265.9M, current mem=698.2M)
[11/09 21:09:55      9s] Current (total cpu=0:00:09.8, real=0:00:22.0, peak res=265.9M, current mem=698.2M)
[11/09 21:09:55      9s] Summary for sequential cells idenfication: 
[11/09 21:09:55      9s] Identified SBFF number: 3
[11/09 21:09:55      9s] Identified MBFF number: 0
[11/09 21:09:55      9s] Not identified SBFF number: 0
[11/09 21:09:55      9s] Not identified MBFF number: 0
[11/09 21:09:55      9s] Number of sequential cells which are not FFs: 1
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] Total number of combinational cells: 26
[11/09 21:09:55      9s] Total number of sequential cells: 4
[11/09 21:09:55      9s] Total number of tristate cells: 2
[11/09 21:09:55      9s] Total number of level shifter cells: 0
[11/09 21:09:55      9s] Total number of power gating cells: 0
[11/09 21:09:55      9s] Total number of isolation cells: 0
[11/09 21:09:55      9s] Total number of power switch cells: 0
[11/09 21:09:55      9s] Total number of pulse generator cells: 0
[11/09 21:09:55      9s] Total number of always on buffers: 0
[11/09 21:09:55      9s] Total number of retention cells: 0
[11/09 21:09:55      9s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[11/09 21:09:55      9s] Total number of usable buffers: 3
[11/09 21:09:55      9s] List of unusable buffers:
[11/09 21:09:55      9s] Total number of unusable buffers: 0
[11/09 21:09:55      9s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[11/09 21:09:55      9s] Total number of usable inverters: 4
[11/09 21:09:55      9s] List of unusable inverters:
[11/09 21:09:55      9s] Total number of unusable inverters: 0
[11/09 21:09:55      9s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[11/09 21:09:55      9s] Total number of identified usable delay cells: 2
[11/09 21:09:55      9s] List of identified unusable delay cells:
[11/09 21:09:55      9s] Total number of identified unusable delay cells: 0
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:09:55      9s] Severity  ID               Count  Summary                                  
[11/09 21:09:55      9s] WARNING   IMPLF-151            5  The viaRule '%s' has been defined, the c...
[11/09 21:09:55      9s] WARNING   IMPLF-58            40  MACRO '%s' has been found in the databas...
[11/09 21:09:55      9s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/09 21:09:55      9s] ERROR     IMPLF-223            2  The LEF via '%s' has been defined and fo...
[11/09 21:09:55      9s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[11/09 21:09:55      9s] WARNING   IMPLF-119           10  LAYER '%s' has been found in the databas...
[11/09 21:09:55      9s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/09 21:09:55      9s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[11/09 21:09:55      9s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 21:09:55      9s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[11/09 21:09:55      9s] *** Message Summary: 132 warning(s), 2 error(s)
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:09:55      9s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:09:55      9s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:09:55      9s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:09:55      9s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:09:55      9s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:09:55      9s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:09:55      9s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:09:55      9s] <CMD> unfixAllIos
[11/09 21:09:55      9s] <CMD> legalizePin
[11/09 21:09:55      9s] #- Begin legalizePin (date=11/09 21:09:55, mem=706.2M)
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:09:55      9s] Summary report for top level: [layout_lab_design] 
[11/09 21:09:55      9s] 	Total Pads                         : 16
[11/09 21:09:55      9s] 	Total Pins                         : 0
[11/09 21:09:55      9s] 	Legally Assigned Pins              : 0
[11/09 21:09:55      9s] 	Illegally Assigned Pins            : 0
[11/09 21:09:55      9s] 	Unplaced Pins                      : 0
[11/09 21:09:55      9s] 	Constant/Spl Net Pins              : 0
[11/09 21:09:55      9s] 	Internal Pins                      : 0
[11/09 21:09:55      9s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:09:55      9s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:09:55      9s] End of Summary report
[11/09 21:09:55      9s] End pin legalization for the partition [layout_lab_design].
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] #- End legalizePin (date=11/09 21:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=706.2M, current mem=706.2M)
[11/09 21:09:55      9s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:09:55      9s] #- Begin addRing (date=11/09 21:09:55, mem=706.2M)
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:09:55      9s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:09:55      9s] 
[11/09 21:09:55      9s] Ring generation is complete; vias are now being generated.
[11/09 21:09:55      9s] addRing created 8 wires.
[11/09 21:09:55      9s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:09:55      9s] +--------+----------------+----------------+
[11/09 21:09:55      9s] |  Layer |     Created    |     Deleted    |
[11/09 21:09:55      9s] +--------+----------------+----------------+
[11/09 21:09:55      9s] | metal1 |        4       |       NA       |
[11/09 21:09:55      9s] |   via  |        8       |        0       |
[11/09 21:09:55      9s] | metal2 |        4       |       NA       |
[11/09 21:09:55      9s] +--------+----------------+----------------+
[11/09 21:09:55      9s] #- End addRing (date=11/09 21:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=706.2M, current mem=706.2M)
[11/09 21:09:55      9s] <CMD> setPlaceMode -congEffort medium
[11/09 21:09:55      9s] <CMD> placeDesign -inPlaceOpt
[11/09 21:09:55      9s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:09:55      9s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:09:55      9s] *** Starting placeDesign concurrent flow ***
[11/09 21:09:55      9s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:09:55      9s] Set Using Default Delay Limit as 101.
[11/09 21:09:55      9s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:09:55      9s] Set Default Net Delay as 0 ps.
[11/09 21:09:55      9s] Set Default Net Load as 0 pF. 
[11/09 21:09:55      9s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:09:55      9s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:09:55      9s] #################################################################################
[11/09 21:09:55      9s] # Design Stage: PreRoute
[11/09 21:09:55      9s] # Design Name: layout_lab_design
[11/09 21:09:55      9s] # Design Mode: 90nm
[11/09 21:09:55      9s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:09:55      9s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:09:55      9s] # Signoff Settings: SI Off 
[11/09 21:09:55      9s] #################################################################################
[11/09 21:09:55      9s] Calculate delays in Single mode...
[11/09 21:09:55      9s] Topological Sorting (CPU = 0:00:00.0, MEM = 706.2M, InitMEM = 706.2M)
[11/09 21:09:56     10s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 21:09:56     10s] Total number of fetched objects 677
[11/09 21:09:56     10s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:09:56     10s] End delay calculation. (MEM=862.469 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:09:56     10s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 862.5M) ***
[11/09 21:09:56     10s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:09:56     10s] Set Using Default Delay Limit as 1000.
[11/09 21:09:56     10s] Set Default Net Delay as 1000 ps.
[11/09 21:09:56     10s] Set Default Net Load as 0.5 pF. 
[11/09 21:09:56     10s] *** Start deleteBufferTree ***
[11/09 21:09:56     10s] Info: Detect buffers to remove automatically.
[11/09 21:09:56     10s] Analyzing netlist ...
[11/09 21:09:56     10s] Updating netlist
[11/09 21:09:56     10s] 
[11/09 21:09:56     10s] *summary: 11 instances (buffers/inverters) removed
[11/09 21:09:56     10s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:09:56     10s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:09:56     10s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:09:56     10s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:09:56     10s] Extracting standard cell pins and blockage ...... 
[11/09 21:09:56     10s] Pin and blockage extraction finished
[11/09 21:09:56     10s] Extracting macro/IO cell pins and blockage ...... 
[11/09 21:09:56     10s] Pin and blockage extraction finished
[11/09 21:09:56     10s] *** Starting "NanoPlace(TM) placement v#1 (mem=848.3M)" ...
[11/09 21:09:56     10s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:09:56     10s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:09:56     10s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:09:56     10s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:09:56     10s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:09:56     10s] Core basic site is core
[11/09 21:09:56     10s] Estimated cell power/ground rail width = 3.750 um
[11/09 21:09:56     10s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:09:56     10s] Apply auto density screen in pre-place stage.
[11/09 21:09:56     10s] Auto density screen increases utilization from 0.547 to 0.547
[11/09 21:09:56     10s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 848.3M
[11/09 21:09:56     10s] Average module density = 0.547.
[11/09 21:09:56     10s] Density for the design = 0.547.
[11/09 21:09:56     10s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 7992 sites (575424 um^2).
[11/09 21:09:56     10s] Pin Density = 0.2807.
[11/09 21:09:56     10s]             = total # of pins 2243 / total area 7992.
[11/09 21:09:56     10s] Initial padding reaches pin density 0.464 for top
[11/09 21:09:56     10s] Initial padding increases density from 0.547 to 0.796 for top
[11/09 21:09:56     10s] === lastAutoLevel = 6 
[11/09 21:09:56     10s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:09:57     10s] Iteration  1: Total net bbox = 2.046e+04 (9.22e+03 1.12e+04)
[11/09 21:09:57     10s]               Est.  stn bbox = 2.411e+04 (1.10e+04 1.31e+04)
[11/09 21:09:57     10s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 858.3M
[11/09 21:09:57     10s] Iteration  2: Total net bbox = 2.046e+04 (9.22e+03 1.12e+04)
[11/09 21:09:57     10s]               Est.  stn bbox = 2.411e+04 (1.10e+04 1.31e+04)
[11/09 21:09:57     10s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 858.3M
[11/09 21:09:57     10s] exp_mt_sequential is set from setPlaceMode option to 1
[11/09 21:09:57     10s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/09 21:09:57     10s] place_exp_mt_interval set to default 32
[11/09 21:09:57     10s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/09 21:09:57     10s] Iteration  3: Total net bbox = 2.048e+04 (9.87e+03 1.06e+04)
[11/09 21:09:57     10s]               Est.  stn bbox = 2.503e+04 (1.24e+04 1.27e+04)
[11/09 21:09:57     10s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:57     10s] Iteration  4: Total net bbox = 3.994e+04 (2.30e+04 1.70e+04)
[11/09 21:09:57     10s]               Est.  stn bbox = 4.999e+04 (2.98e+04 2.02e+04)
[11/09 21:09:57     10s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:57     10s] Iteration  5: Total net bbox = 5.686e+04 (3.30e+04 2.39e+04)
[11/09 21:09:57     10s]               Est.  stn bbox = 7.125e+04 (4.22e+04 2.91e+04)
[11/09 21:09:57     10s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:57     10s] Iteration  6: Total net bbox = 6.290e+04 (3.59e+04 2.70e+04)
[11/09 21:09:57     10s]               Est.  stn bbox = 7.791e+04 (4.53e+04 3.26e+04)
[11/09 21:09:57     10s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:58     11s] Iteration  7: Total net bbox = 7.099e+04 (4.01e+04 3.09e+04)
[11/09 21:09:58     11s]               Est.  stn bbox = 8.618e+04 (4.95e+04 3.67e+04)
[11/09 21:09:58     11s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 874.3M
[11/09 21:09:58     11s] Iteration  8: Total net bbox = 7.417e+04 (4.23e+04 3.19e+04)
[11/09 21:09:58     11s]               Est.  stn bbox = 8.928e+04 (5.17e+04 3.76e+04)
[11/09 21:09:58     11s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:58     11s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:09:58     11s] enableMT= 3
[11/09 21:09:58     11s] useHNameCompare= 3 (lazy mode)
[11/09 21:09:58     11s] doMTMainInit= 1
[11/09 21:09:58     11s] doMTFlushLazyWireDelete= 1
[11/09 21:09:58     11s] useFastLRoute= 0
[11/09 21:09:58     11s] useFastCRoute= 1
[11/09 21:09:58     11s] doMTNetInitAdjWires= 1
[11/09 21:09:58     11s] wireMPoolNoThreadCheck= 1
[11/09 21:09:58     11s] allMPoolNoThreadCheck= 1
[11/09 21:09:58     11s] doNotUseMPoolInCRoute= 1
[11/09 21:09:58     11s] doMTSprFixZeroViaCodes= 1
[11/09 21:09:58     11s] doMTDtrRoute1CleanupA= 1
[11/09 21:09:58     11s] doMTDtrRoute1CleanupB= 1
[11/09 21:09:58     11s] doMTWireLenCalc= 0
[11/09 21:09:58     11s] doSkipQALenRecalc= 1
[11/09 21:09:58     11s] doMTMainCleanup= 1
[11/09 21:09:58     11s] doMTMoveCellTermsToMSLayer= 1
[11/09 21:09:58     11s] doMTConvertWiresToNewViaCode= 1
[11/09 21:09:58     11s] doMTRemoveAntenna= 1
[11/09 21:09:58     11s] doMTCheckConnectivity= 1
[11/09 21:09:58     11s] enableRuntimeLog= 0
[11/09 21:09:58     11s] Congestion driven padding in post-place stage.
[11/09 21:09:58     11s] Congestion driven padding increases utilization from 0.796 to 0.800
[11/09 21:09:58     11s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:59     12s] Iteration  9: Total net bbox = 7.682e+04 (4.37e+04 3.32e+04)
[11/09 21:09:59     12s]               Est.  stn bbox = 9.238e+04 (5.35e+04 3.89e+04)
[11/09 21:09:59     12s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 874.3M
[11/09 21:09:59     12s] Iteration 10: Total net bbox = 7.682e+04 (4.37e+04 3.32e+04)
[11/09 21:09:59     12s]               Est.  stn bbox = 9.238e+04 (5.35e+04 3.89e+04)
[11/09 21:09:59     12s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:59     12s] Iteration 11: Total net bbox = 7.682e+04 (4.37e+04 3.32e+04)
[11/09 21:09:59     12s]               Est.  stn bbox = 9.238e+04 (5.35e+04 3.89e+04)
[11/09 21:09:59     12s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.3M
[11/09 21:09:59     12s] *** cost = 7.682e+04 (4.37e+04 3.32e+04) (cpu for global=0:00:02.2) real=0:00:03.0***
[11/09 21:09:59     12s] Core Placement runtime cpu: 0:00:02.2 real: 0:00:03.0
[11/09 21:09:59     12s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:09:59     12s] Type 'man IMPSP-9025' for more detail.
[11/09 21:09:59     12s] #spOpts: mergeVia=F 
[11/09 21:09:59     12s] Core basic site is core
[11/09 21:09:59     12s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:09:59     12s] *** Starting refinePlace (0:00:12.4 mem=874.3M) ***
[11/09 21:09:59     12s] Total net bbox length = 7.682e+04 (4.366e+04 3.315e+04) (ext = 3.973e+03)
[11/09 21:09:59     12s] Starting refinePlace ...
[11/09 21:09:59     12s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:09:59     12s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/09 21:09:59     12s] Density distribution unevenness ratio = 5.125%
[11/09 21:09:59     12s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:09:59     12s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=874.3MB) @(0:00:12.4 - 0:00:12.4).
[11/09 21:09:59     12s] Move report: preRPlace moves 638 insts, mean move: 8.28 um, max move: 34.45 um
[11/09 21:09:59     12s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17): (872.78, 942.63) --> (885.60, 921.00)
[11/09 21:09:59     12s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:09:59     12s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:09:59     12s] Placement tweakage begins.
[11/09 21:09:59     12s] wire length = 1.018e+05
[11/09 21:09:59     12s] wire length = 9.675e+04
[11/09 21:09:59     12s] Placement tweakage ends.
[11/09 21:09:59     12s] Move report: tweak moves 136 insts, mean move: 26.56 um, max move: 115.20 um
[11/09 21:09:59     12s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U277): (832.80, 501.00) --> (948.00, 501.00)
[11/09 21:09:59     12s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:09:59     12s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=874.3MB) @(0:00:12.5 - 0:00:12.5).
[11/09 21:09:59     12s] Move report: Detail placement moves 638 insts, mean move: 13.25 um, max move: 123.61 um
[11/09 21:09:59     12s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U277): (833.88, 491.51) --> (948.00, 501.00)
[11/09 21:09:59     12s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 874.3MB
[11/09 21:09:59     12s] Statistics of distance of Instance movement in refine placement:
[11/09 21:09:59     12s]   maximum (X+Y) =       123.61 um
[11/09 21:09:59     12s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U277) with max move: (833.885, 491.507) -> (948, 501)
[11/09 21:09:59     12s]   mean    (X+Y) =        13.25 um
[11/09 21:09:59     12s] Total instances flipped for WireLenOpt: 28
[11/09 21:09:59     12s] Summary Report:
[11/09 21:09:59     12s] Instances move: 638 (out of 638 movable)
[11/09 21:09:59     12s] Instances flipped: 0
[11/09 21:09:59     12s] Mean displacement: 13.25 um
[11/09 21:09:59     12s] Max displacement: 123.61 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U277) (833.885, 491.507) -> (948, 501)
[11/09 21:09:59     12s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:09:59     12s] Total instances moved : 638
[11/09 21:09:59     12s] Total net bbox length = 7.350e+04 (3.984e+04 3.366e+04) (ext = 3.883e+03)
[11/09 21:09:59     12s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 874.3MB
[11/09 21:09:59     12s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=874.3MB) @(0:00:12.4 - 0:00:12.5).
[11/09 21:09:59     12s] *** Finished refinePlace (0:00:12.5 mem=874.3M) ***
[11/09 21:09:59     12s] *** End of Placement (cpu=0:00:02.3, real=0:00:03.0, mem=874.3M) ***
[11/09 21:09:59     12s] #spOpts: mergeVia=F 
[11/09 21:09:59     12s] Core basic site is core
[11/09 21:09:59     12s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:09:59     12s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/09 21:09:59     12s] Density distribution unevenness ratio = 5.308%
[11/09 21:09:59     12s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:09:59     12s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:09:59     12s] Core basic site is core
[11/09 21:09:59     12s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:09:59     12s] #spOpts: mergeVia=F 
[11/09 21:09:59     12s] GigaOpt running with 1 threads.
[11/09 21:09:59     12s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:09:59     12s] #spOpts: mergeVia=F 
[11/09 21:09:59     12s] Summary for sequential cells idenfication: 
[11/09 21:09:59     12s] Identified SBFF number: 3
[11/09 21:09:59     12s] Identified MBFF number: 0
[11/09 21:09:59     12s] Not identified SBFF number: 0
[11/09 21:09:59     12s] Not identified MBFF number: 0
[11/09 21:09:59     12s] Number of sequential cells which are not FFs: 1
[11/09 21:09:59     12s] 
[11/09 21:09:59     12s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:09:59     12s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:09:59     12s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:09:59     12s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:09:59     12s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:09:59     12s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:09:59     12s] 	...
[11/09 21:09:59     12s] 	Reporting only the 20 first cells found...
[11/09 21:09:59     12s] 
[11/09 21:09:59     12s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 819.1M, totSessionCpu=0:00:13 **
[11/09 21:09:59     12s] Added -handlePreroute to trialRouteMode
[11/09 21:09:59     12s] *** optDesign -preCTS ***
[11/09 21:09:59     12s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:09:59     12s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:09:59     12s] Hold Target Slack: user slack 0
[11/09 21:09:59     12s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/09 21:09:59     12s] Summary for sequential cells idenfication: 
[11/09 21:09:59     12s] Identified SBFF number: 3
[11/09 21:09:59     12s] Identified MBFF number: 0
[11/09 21:09:59     12s] Not identified SBFF number: 0
[11/09 21:09:59     12s] Not identified MBFF number: 0
[11/09 21:09:59     12s] Number of sequential cells which are not FFs: 1
[11/09 21:09:59     12s] 
[11/09 21:09:59     12s] Start to check current routing status for nets...
[11/09 21:09:59     12s] Using hname+ instead name for net compare
[11/09 21:09:59     12s] All nets will be re-routed.
[11/09 21:09:59     12s] End to check current routing status for nets (mem=819.1M)
[11/09 21:09:59     12s] ### Creating LA Mngr. totSessionCpu=0:00:12.6 mem=819.1M
[11/09 21:09:59     12s] ### Creating LA Mngr, finished. totSessionCpu=0:00:12.7 mem=819.1M
[11/09 21:09:59     12s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:09:59     12s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:09:59     12s] [PSP] Initial Peak syMemory usage = 819.1 MB
[11/09 21:09:59     12s] (I)       Reading DB...
[11/09 21:09:59     12s] (I)       congestionReportName   : 
[11/09 21:09:59     12s] (I)       layerRangeFor2DCongestion : 
[11/09 21:09:59     12s] (I)       buildTerm2TermWires    : 1
[11/09 21:09:59     12s] (I)       doTrackAssignment      : 1
[11/09 21:09:59     12s] (I)       dumpBookshelfFiles     : 0
[11/09 21:09:59     12s] (I)       numThreads             : 1
[11/09 21:09:59     12s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:09:59     12s] (I)       honorPin               : false
[11/09 21:09:59     12s] (I)       honorPinGuide          : true
[11/09 21:09:59     12s] (I)       honorPartition         : false
[11/09 21:09:59     12s] (I)       allowPartitionCrossover: false
[11/09 21:09:59     12s] (I)       honorSingleEntry       : true
[11/09 21:09:59     12s] (I)       honorSingleEntryStrong : true
[11/09 21:09:59     12s] (I)       handleViaSpacingRule   : false
[11/09 21:09:59     12s] (I)       handleEolSpacingRule   : false
[11/09 21:09:59     12s] (I)       PDConstraint           : none
[11/09 21:09:59     12s] (I)       expBetterNDRHandling   : false
[11/09 21:09:59     12s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:09:59     12s] (I)       routingEffortLevel     : 3
[11/09 21:09:59     12s] (I)       effortLevel            : standard
[11/09 21:09:59     12s] [NR-eGR] minRouteLayer          : 2
[11/09 21:09:59     12s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:09:59     12s] (I)       numRowsPerGCell        : 1
[11/09 21:09:59     12s] (I)       speedUpLargeDesign     : 0
[11/09 21:09:59     12s] (I)       speedUpBlkViolationClean: 1
[11/09 21:09:59     12s] (I)       multiThreadingTA       : 1
[11/09 21:09:59     12s] (I)       blockedPinEscape       : 1
[11/09 21:09:59     12s] (I)       blkAwareLayerSwitching : 1
[11/09 21:09:59     12s] (I)       betterClockWireModeling: 1
[11/09 21:09:59     12s] (I)       congestionCleanMode    : 0
[11/09 21:09:59     12s] (I)       optimizationMode       : false
[11/09 21:09:59     12s] (I)       routeSecondPG          : false
[11/09 21:09:59     12s] (I)       punchThroughDistance   : 500.00
[11/09 21:09:59     12s] (I)       scenicBound            : 1.15
[11/09 21:09:59     12s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:09:59     12s] (I)       source-to-sink ratio   : 0.00
[11/09 21:09:59     12s] (I)       targetCongestionRatioH : 1.00
[11/09 21:09:59     12s] (I)       targetCongestionRatioV : 1.00
[11/09 21:09:59     12s] (I)       layerCongestionRatio   : 0.70
[11/09 21:09:59     12s] (I)       m1CongestionRatio      : 0.10
[11/09 21:09:59     12s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:09:59     12s] (I)       localRouteEffort       : 1.00
[11/09 21:09:59     12s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:09:59     12s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:09:59     12s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:09:59     12s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:09:59     12s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:09:59     12s] (I)       blockTrack             : 
[11/09 21:09:59     12s] (I)       routeVias              : 
[11/09 21:09:59     12s] (I)       readTROption           : true
[11/09 21:09:59     12s] (I)       extraSpacingFactor     : 1.00
[11/09 21:09:59     12s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:09:59     12s] (I)       routeSelectedNetsOnly  : false
[11/09 21:09:59     12s] (I)       before initializing RouteDB syMemory usage = 819.1 MB
[11/09 21:09:59     12s] (I)       starting read tracks
[11/09 21:09:59     12s] (I)       build grid graph
[11/09 21:09:59     12s] (I)       build grid graph start
[11/09 21:09:59     12s] [NR-eGR] Layer1 has no routable track
[11/09 21:09:59     12s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:09:59     12s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:09:59     12s] (I)       build grid graph end
[11/09 21:09:59     12s] (I)       numViaLayers=2
[11/09 21:09:59     12s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:09:59     12s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:09:59     12s] (I)       end build via table
[11/09 21:09:59     12s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:09:59     12s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:09:59     12s] (I)       readDataFromPlaceDB
[11/09 21:09:59     12s] (I)       Read net information..
[11/09 21:09:59     12s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:09:59     12s] (I)       Read testcase time = 0.000 seconds
[11/09 21:09:59     12s] 
[11/09 21:09:59     12s] (I)       build grid graph start
[11/09 21:09:59     12s] (I)       build grid graph end
[11/09 21:09:59     12s] (I)       Model blockage into capacity
[11/09 21:09:59     12s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:09:59     12s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:09:59     12s] (I)       blocked area on Layer2 : 2936121570000  (137.65%)
[11/09 21:09:59     12s] (I)       blocked area on Layer3 : 1775168010000  (83.22%)
[11/09 21:09:59     12s] (I)       Modeling time = 0.000 seconds
[11/09 21:09:59     12s] 
[11/09 21:09:59     12s] (I)       totalPins=2211  totalGlobalPin=2051 (92.76%)
[11/09 21:09:59     12s] (I)       Number of ignored nets = 16
[11/09 21:09:59     12s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:09:59     12s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:09:59     12s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:09:59     12s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:09:59     12s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:09:59     12s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:09:59     12s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:09:59     12s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:09:59     12s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:09:59     12s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:09:59     12s] (I)       Before initializing earlyGlobalRoute syMemory usage = 819.1 MB
[11/09 21:09:59     12s] (I)       Layer1  viaCost=200.00
[11/09 21:09:59     12s] (I)       Layer2  viaCost=100.00
[11/09 21:09:59     12s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:09:59     12s] (I)       routing area        :  (0, 0) - (1500000, 1422000)
[11/09 21:09:59     12s] (I)       core area           :  (350400, 351000) - (1149600, 1071000)
[11/09 21:09:59     12s] (I)       Site Width          :  2400  (dbu)
[11/09 21:09:59     12s] (I)       Row Height          : 30000  (dbu)
[11/09 21:09:59     12s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:09:59     12s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:09:59     12s] (I)       grid                :    50    47     3
[11/09 21:09:59     12s] (I)       vertical capacity   :     0 30000     0
[11/09 21:09:59     12s] (I)       horizontal capacity :     0     0 30000
[11/09 21:09:59     12s] (I)       Default wire width  :   900   900  1500
[11/09 21:09:59     12s] (I)       Default wire space  :   900   900   900
[11/09 21:09:59     12s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:09:59     12s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:09:59     12s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:09:59     12s] (I)       Total num of tracks :     0   625   474
[11/09 21:09:59     12s] (I)       Num of masks        :     1     1     1
[11/09 21:09:59     12s] (I)       Num of trim masks   :     0     0     0
[11/09 21:09:59     12s] (I)       --------------------------------------------------------
[11/09 21:09:59     12s] 
[11/09 21:09:59     12s] [NR-eGR] ============ Routing rule table ============
[11/09 21:09:59     12s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:09:59     12s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:09:59     12s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:09:59     12s] [NR-eGR] ========================================
[11/09 21:09:59     12s] [NR-eGR] 
[11/09 21:09:59     12s] (I)       After initializing earlyGlobalRoute syMemory usage = 819.1 MB
[11/09 21:09:59     12s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:09:59     12s] (I)       ============= Initialization =============
[11/09 21:09:59     12s] (I)       total 2D Cap : 31615 = (15559 H, 16056 V)
[11/09 21:09:59     12s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:09:59     12s] (I)       ============  Phase 1a Route ============
[11/09 21:09:59     12s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:09:59     12s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:09:59     12s] (I)       Usage: 3065 = (1591 H, 1474 V) = (10.23% H, 9.18% V) = (4.773e+04um H, 4.422e+04um V)
[11/09 21:09:59     12s] (I)       
[11/09 21:09:59     12s] (I)       ============  Phase 1b Route ============
[11/09 21:09:59     12s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:09:59     12s] (I)       Usage: 3065 = (1591 H, 1474 V) = (10.23% H, 9.18% V) = (4.773e+04um H, 4.422e+04um V)
[11/09 21:09:59     12s] (I)       
[11/09 21:09:59     12s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 9.195000e+04um
[11/09 21:09:59     12s] (I)       ============  Phase 1c Route ============
[11/09 21:09:59     12s] (I)       Level2 Grid: 10 x 10
[11/09 21:09:59     12s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:09:59     12s] (I)       Usage: 3065 = (1591 H, 1474 V) = (10.23% H, 9.18% V) = (4.773e+04um H, 4.422e+04um V)
[11/09 21:09:59     12s] (I)       
[11/09 21:09:59     12s] (I)       ============  Phase 1d Route ============
[11/09 21:09:59     12s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:09:59     12s] (I)       Usage: 3065 = (1591 H, 1474 V) = (10.23% H, 9.18% V) = (4.773e+04um H, 4.422e+04um V)
[11/09 21:09:59     12s] (I)       
[11/09 21:09:59     12s] (I)       ============  Phase 1e Route ============
[11/09 21:09:59     12s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:09:59     12s] (I)       Usage: 3065 = (1591 H, 1474 V) = (10.23% H, 9.18% V) = (4.773e+04um H, 4.422e+04um V)
[11/09 21:09:59     12s] (I)       
[11/09 21:09:59     12s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 9.195000e+04um
[11/09 21:09:59     12s] [NR-eGR] 
[11/09 21:09:59     12s] (I)       ============  Phase 1l Route ============
[11/09 21:09:59     12s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:09:59     12s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:09:59     12s] (I)       total 2D Cap : 31909 = (15603 H, 16306 V)
[11/09 21:09:59     12s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[11/09 21:09:59     12s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.09% V
[11/09 21:09:59     12s] (I)       ============= track Assignment ============
[11/09 21:09:59     12s] (I)       extract Global 3D Wires
[11/09 21:09:59     12s] (I)       Extract Global WL : time=0.00
[11/09 21:09:59     12s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:09:59     12s] (I)       Initialization real time=0.00 seconds
[11/09 21:09:59     12s] (I)       Kernel real time=0.01 seconds
[11/09 21:09:59     12s] (I)       End Greedy Track Assignment
[11/09 21:09:59     12s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:09:59     12s] [NR-eGR] Layer2(metal2)(V) length: 4.825710e+04um, number of vias: 3311
[11/09 21:09:59     12s] [NR-eGR] Layer3(metal3)(H) length: 5.048400e+04um, number of vias: 0
[11/09 21:09:59     12s] [NR-eGR] Total length: 9.874110e+04um, number of vias: 5506
[11/09 21:09:59     12s] [NR-eGR] End Peak syMemory usage = 815.1 MB
[11/09 21:09:59     12s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:09:59     12s] ### Creating LA Mngr. totSessionCpu=0:00:12.7 mem=815.1M
[11/09 21:09:59     12s] Updating RC grid for preRoute extraction ...
[11/09 21:09:59     12s] Initializing multi-corner capacitance tables ... 
[11/09 21:09:59     12s] Initializing multi-corner resistance tables ...
[11/09 21:09:59     12s] ### Creating LA Mngr, finished. totSessionCpu=0:00:12.8 mem=815.1M
[11/09 21:09:59     12s] Extraction called for design 'layout_lab_design' of instances=662 and nets=677 using extraction engine 'preRoute' .
[11/09 21:09:59     12s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:09:59     12s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:09:59     12s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:09:59     12s] RC Extraction called in multi-corner(1) mode.
[11/09 21:09:59     12s] RCMode: PreRoute
[11/09 21:09:59     12s]       RC Corner Indexes            0   
[11/09 21:09:59     12s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:09:59     12s] Resistance Scaling Factor    : 1.00000 
[11/09 21:09:59     12s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:09:59     12s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:09:59     12s] Shrink Factor                : 1.00000
[11/09 21:09:59     12s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:09:59     12s] Using capacitance table file ...
[11/09 21:09:59     12s] Updating RC grid for preRoute extraction ...
[11/09 21:09:59     12s] Initializing multi-corner capacitance tables ... 
[11/09 21:09:59     12s] Initializing multi-corner resistance tables ...
[11/09 21:09:59     12s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 815.102M)
[11/09 21:09:59     12s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:09:59     12s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:09:59     12s] ### Creating PhyDesignMc. totSessionCpu=0:00:12.8 mem=815.1M
[11/09 21:09:59     12s] #spOpts: mergeVia=F 
[11/09 21:09:59     12s] Core basic site is core
[11/09 21:09:59     12s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:09:59     12s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:12.8 mem=815.1M
[11/09 21:09:59     12s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:09:59     12s] ### Creating PhyDesignMc. totSessionCpu=0:00:12.8 mem=815.1M
[11/09 21:09:59     12s] #spOpts: mergeVia=F 
[11/09 21:09:59     12s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:12.8 mem=815.1M
[11/09 21:09:59     12s] *** Starting optimizing excluded clock nets MEM= 815.1M) ***
[11/09 21:09:59     12s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 822.9M) ***
[11/09 21:09:59     12s] #################################################################################
[11/09 21:09:59     12s] # Design Stage: PreRoute
[11/09 21:09:59     12s] # Design Name: layout_lab_design
[11/09 21:09:59     12s] # Design Mode: 90nm
[11/09 21:09:59     12s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:09:59     12s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:09:59     12s] # Signoff Settings: SI Off 
[11/09 21:09:59     12s] #################################################################################
[11/09 21:09:59     12s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:09:59     12s] Calculate delays in Single mode...
[11/09 21:09:59     12s] Topological Sorting (CPU = 0:00:00.0, MEM = 820.9M, InitMEM = 820.9M)
[11/09 21:10:00     13s] Total number of fetched objects 666
[11/09 21:10:00     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:00     13s] End delay calculation. (MEM=880.254 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:10:00     13s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 880.3M) ***
[11/09 21:10:00     13s] The useful skew maximum allowed delay is: 0.3
[11/09 21:10:00     13s] Info: 16 io nets excluded
[11/09 21:10:00     13s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:00     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.5 mem=880.3M
[11/09 21:10:00     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.5 mem=880.3M
[11/09 21:10:00     13s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:00     13s] ### Creating PhyDesignMc. totSessionCpu=0:00:13.5 mem=880.3M
[11/09 21:10:00     13s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:13.5 mem=880.3M
[11/09 21:10:00     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.5 mem=880.3M
[11/09 21:10:00     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.5 mem=880.3M
[11/09 21:10:00     13s] *info: There are 3 candidate Buffer cells
[11/09 21:10:00     13s] *info: There are 4 candidate Inverter cells
[11/09 21:10:00     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.5 mem=886.5M
[11/09 21:10:00     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.5 mem=886.5M
[11/09 21:10:00     13s] 
[11/09 21:10:00     13s] Netlist preparation processing... 
[11/09 21:10:00     13s] Removed 0 instance
[11/09 21:10:00     13s] *info: Marking 0 isolation instances dont touch
[11/09 21:10:00     13s] *info: Marking 0 level shifter instances dont touch
[11/09 21:10:00     13s] Begin: GigaOpt high fanout net optimization
[11/09 21:10:00     13s] Info: 16 io nets excluded
[11/09 21:10:00     13s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:00     13s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:00     13s] ### Creating PhyDesignMc. totSessionCpu=0:00:13.6 mem=881.3M
[11/09 21:10:00     13s] #spOpts: mergeVia=F 
[11/09 21:10:00     13s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:13.6 mem=881.3M
[11/09 21:10:00     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.6 mem=881.3M
[11/09 21:10:00     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.6 mem=881.3M
[11/09 21:10:00     13s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:00     13s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:10:00     13s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:00     13s] |    54.67%|        -|   0.100|   0.000|   0:00:00.0| 1014.8M|
[11/09 21:10:00     13s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:00     13s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:00     13s] |    54.67%|        -|   0.100|   0.000|   0:00:00.0| 1014.8M|
[11/09 21:10:00     13s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:00     13s] 
[11/09 21:10:00     13s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1014.8M) ***
[11/09 21:10:00     13s] End: GigaOpt high fanout net optimization
[11/09 21:10:00     13s] Begin: GigaOpt DRV Optimization
[11/09 21:10:00     13s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:10:00     13s] Info: 16 io nets excluded
[11/09 21:10:00     13s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:00     13s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:00     13s] ### Creating PhyDesignMc. totSessionCpu=0:00:13.7 mem=995.7M
[11/09 21:10:00     13s] #spOpts: mergeVia=F 
[11/09 21:10:00     13s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:13.7 mem=995.7M
[11/09 21:10:00     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.7 mem=995.7M
[11/09 21:10:00     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.7 mem=995.7M
[11/09 21:10:00     13s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:00     13s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:10:00     13s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:00     13s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:10:00     13s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:00     13s] Info: violation cost 16.521090 (cap = 16.521090, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:00     13s] |     0   |     0   |    25   |     25  |     0   |     0   |     0   |     0   | 4.64 |          0|          0|          0|  54.67  |            |           |
[11/09 21:10:00     13s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:00     13s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.66 |         24|          0|          1|  55.57  |   0:00:00.0|    1014.8M|
[11/09 21:10:00     13s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:00     13s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.66 |          0|          0|          0|  55.57  |   0:00:00.0|    1014.8M|
[11/09 21:10:00     13s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:00     13s] 
[11/09 21:10:00     13s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1014.8M) ***
[11/09 21:10:00     13s] 
[11/09 21:10:00     13s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:10:00     13s] End: GigaOpt DRV Optimization
[11/09 21:10:00     13s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 881.3M, totSessionCpu=0:00:14 **
[11/09 21:10:00     13s] Begin: GigaOpt Global Optimization
[11/09 21:10:00     13s] *info: use new DP (enabled)
[11/09 21:10:00     13s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:10:00     13s] Info: 16 io nets excluded
[11/09 21:10:00     13s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:00     13s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:10:00     13s] ### Creating PhyDesignMc. totSessionCpu=0:00:13.9 mem=881.3M
[11/09 21:10:00     13s] #spOpts: mergeVia=F 
[11/09 21:10:00     13s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:13.9 mem=881.3M
[11/09 21:10:00     13s] ### Creating LA Mngr. totSessionCpu=0:00:14.0 mem=881.3M
[11/09 21:10:00     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.0 mem=881.3M
[11/09 21:10:01     14s] *info: 16 io nets excluded
[11/09 21:10:01     14s] *info: 2 clock nets excluded
[11/09 21:10:01     14s] *info: 2 special nets excluded.
[11/09 21:10:01     14s] *info: 9 no-driver nets excluded.
[11/09 21:10:01     14s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:10:01     14s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:10:01     14s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:10:01     14s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:10:01     14s] |   0.000|   0.000|    55.57%|   0:00:00.0| 1030.8M|     osu05|       NA| NA                                                 |
[11/09 21:10:01     14s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1030.8M) ***
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1030.8M) ***
[11/09 21:10:01     14s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:10:01     14s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:10:01     14s] End: GigaOpt Global Optimization
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] Active setup views:
[11/09 21:10:01     14s]  osu05
[11/09 21:10:01     14s]   Dominating endpoints: 0
[11/09 21:10:01     14s]   Dominating TNS: -0.000
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] *** Timing Is met
[11/09 21:10:01     14s] *** Check timing (0:00:00.0)
[11/09 21:10:01     14s] Info: 16 io nets excluded
[11/09 21:10:01     14s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:01     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.5 mem=895.3M
[11/09 21:10:01     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.5 mem=895.3M
[11/09 21:10:01     14s] Begin: Area Reclaim Optimization
[11/09 21:10:01     14s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:01     14s] ### Creating PhyDesignMc. totSessionCpu=0:00:14.5 mem=1030.8M
[11/09 21:10:01     14s] #spOpts: mergeVia=F 
[11/09 21:10:01     14s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:14.5 mem=1030.8M
[11/09 21:10:01     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.5 mem=1030.8M
[11/09 21:10:01     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.5 mem=1030.8M
[11/09 21:10:01     14s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 55.57
[11/09 21:10:01     14s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:01     14s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:10:01     14s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:01     14s] |    55.57%|        -|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] |    55.57%|        0|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] |    55.57%|        0|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] |    55.57%|        0|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:01     14s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 55.57
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:10:01     14s] --------------------------------------------------------------
[11/09 21:10:01     14s] |                                   | Total     | Sequential |
[11/09 21:10:01     14s] --------------------------------------------------------------
[11/09 21:10:01     14s] | Num insts resized                 |       0  |       0    |
[11/09 21:10:01     14s] | Num insts undone                  |       0  |       0    |
[11/09 21:10:01     14s] | Num insts Downsized               |       0  |       0    |
[11/09 21:10:01     14s] | Num insts Samesized               |       0  |       0    |
[11/09 21:10:01     14s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:10:01     14s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:10:01     14s] --------------------------------------------------------------
[11/09 21:10:01     14s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:10:01     14s] Executing incremental physical updates
[11/09 21:10:01     14s] Executing incremental physical updates
[11/09 21:10:01     14s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=897.27M, totSessionCpu=0:00:15).
[11/09 21:10:01     14s] **INFO: Flow update: Design is easy to close.
[11/09 21:10:01     14s] *** Timing Is met
[11/09 21:10:01     14s] *** Check timing (0:00:00.0)
[11/09 21:10:01     14s] *** Timing Is met
[11/09 21:10:01     14s] *** Check timing (0:00:00.0)
[11/09 21:10:01     14s] Info: 16 io nets excluded
[11/09 21:10:01     14s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:01     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.7 mem=897.3M
[11/09 21:10:01     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.7 mem=897.3M
[11/09 21:10:01     14s] Begin: Area Reclaim Optimization
[11/09 21:10:01     14s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:01     14s] ### Creating PhyDesignMc. totSessionCpu=0:00:14.7 mem=1011.7M
[11/09 21:10:01     14s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:14.7 mem=1030.8M
[11/09 21:10:01     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.7 mem=1030.8M
[11/09 21:10:01     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.7 mem=1030.8M
[11/09 21:10:01     14s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 55.57
[11/09 21:10:01     14s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:01     14s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:10:01     14s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:01     14s] |    55.57%|        -|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] |    55.57%|        0|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] |    55.57%|        0|   0.000|   0.000|   0:00:00.0| 1030.8M|
[11/09 21:10:01     14s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:01     14s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 55.57
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:10:01     14s] --------------------------------------------------------------
[11/09 21:10:01     14s] |                                   | Total     | Sequential |
[11/09 21:10:01     14s] --------------------------------------------------------------
[11/09 21:10:01     14s] | Num insts resized                 |       0  |       0    |
[11/09 21:10:01     14s] | Num insts undone                  |       0  |       0    |
[11/09 21:10:01     14s] | Num insts Downsized               |       0  |       0    |
[11/09 21:10:01     14s] | Num insts Samesized               |       0  |       0    |
[11/09 21:10:01     14s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:10:01     14s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:10:01     14s] --------------------------------------------------------------
[11/09 21:10:01     14s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.0) (real = 0:00:00.0) **
[11/09 21:10:01     14s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=897.27M, totSessionCpu=0:00:15).
[11/09 21:10:01     14s] *** Steiner Routed Nets: 9.420%; Threshold: 100; Threshold for Hold: 100
[11/09 21:10:01     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.8 mem=897.3M
[11/09 21:10:01     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.8 mem=897.3M
[11/09 21:10:01     14s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:10:01     14s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:10:01     14s] [NR-eGR] Initial Peak syMemory usage = 897.3 MB
[11/09 21:10:01     14s] (I)       Reading DB...
[11/09 21:10:01     14s] (I)       congestionReportName   : 
[11/09 21:10:01     14s] (I)       layerRangeFor2DCongestion : 
[11/09 21:10:01     14s] (I)       buildTerm2TermWires    : 1
[11/09 21:10:01     14s] (I)       doTrackAssignment      : 1
[11/09 21:10:01     14s] (I)       dumpBookshelfFiles     : 0
[11/09 21:10:01     14s] (I)       numThreads             : 1
[11/09 21:10:01     14s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:10:01     14s] (I)       honorPin               : false
[11/09 21:10:01     14s] (I)       honorPinGuide          : true
[11/09 21:10:01     14s] (I)       honorPartition         : false
[11/09 21:10:01     14s] (I)       allowPartitionCrossover: false
[11/09 21:10:01     14s] (I)       honorSingleEntry       : true
[11/09 21:10:01     14s] (I)       honorSingleEntryStrong : true
[11/09 21:10:01     14s] (I)       handleViaSpacingRule   : false
[11/09 21:10:01     14s] (I)       handleEolSpacingRule   : false
[11/09 21:10:01     14s] (I)       PDConstraint           : none
[11/09 21:10:01     14s] (I)       expBetterNDRHandling   : false
[11/09 21:10:01     14s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:10:01     14s] (I)       routingEffortLevel     : 3
[11/09 21:10:01     14s] (I)       effortLevel            : standard
[11/09 21:10:01     14s] [NR-eGR] minRouteLayer          : 2
[11/09 21:10:01     14s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:10:01     14s] (I)       numRowsPerGCell        : 1
[11/09 21:10:01     14s] (I)       speedUpLargeDesign     : 0
[11/09 21:10:01     14s] (I)       speedUpBlkViolationClean: 1
[11/09 21:10:01     14s] (I)       multiThreadingTA       : 1
[11/09 21:10:01     14s] (I)       blockedPinEscape       : 1
[11/09 21:10:01     14s] (I)       blkAwareLayerSwitching : 1
[11/09 21:10:01     14s] (I)       betterClockWireModeling: 1
[11/09 21:10:01     14s] (I)       congestionCleanMode    : 0
[11/09 21:10:01     14s] (I)       optimizationMode       : false
[11/09 21:10:01     14s] (I)       routeSecondPG          : false
[11/09 21:10:01     14s] (I)       punchThroughDistance   : 500.00
[11/09 21:10:01     14s] (I)       scenicBound            : 1.15
[11/09 21:10:01     14s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:10:01     14s] (I)       source-to-sink ratio   : 0.00
[11/09 21:10:01     14s] (I)       targetCongestionRatioH : 1.00
[11/09 21:10:01     14s] (I)       targetCongestionRatioV : 1.00
[11/09 21:10:01     14s] (I)       layerCongestionRatio   : 0.70
[11/09 21:10:01     14s] (I)       m1CongestionRatio      : 0.10
[11/09 21:10:01     14s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:10:01     14s] (I)       localRouteEffort       : 1.00
[11/09 21:10:01     14s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:10:01     14s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:10:01     14s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:10:01     14s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:10:01     14s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:10:01     14s] (I)       blockTrack             : 
[11/09 21:10:01     14s] (I)       routeVias              : 
[11/09 21:10:01     14s] (I)       readTROption           : true
[11/09 21:10:01     14s] (I)       extraSpacingFactor     : 1.00
[11/09 21:10:01     14s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:10:01     14s] (I)       routeSelectedNetsOnly  : false
[11/09 21:10:01     14s] (I)       before initializing RouteDB syMemory usage = 897.3 MB
[11/09 21:10:01     14s] (I)       starting read tracks
[11/09 21:10:01     14s] (I)       build grid graph
[11/09 21:10:01     14s] (I)       build grid graph start
[11/09 21:10:01     14s] [NR-eGR] Layer1 has no routable track
[11/09 21:10:01     14s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:10:01     14s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:10:01     14s] (I)       build grid graph end
[11/09 21:10:01     14s] (I)       numViaLayers=2
[11/09 21:10:01     14s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:10:01     14s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:10:01     14s] (I)       end build via table
[11/09 21:10:01     14s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:10:01     14s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:10:01     14s] (I)       readDataFromPlaceDB
[11/09 21:10:01     14s] (I)       Read net information..
[11/09 21:10:01     14s] [NR-eGR] Read numTotalNets=690  numIgnoredNets=18
[11/09 21:10:01     14s] (I)       Read testcase time = 0.000 seconds
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] (I)       build grid graph start
[11/09 21:10:01     14s] (I)       build grid graph end
[11/09 21:10:01     14s] (I)       Model blockage into capacity
[11/09 21:10:01     14s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:10:01     14s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:10:01     14s] (I)       blocked area on Layer2 : 2936121570000  (137.65%)
[11/09 21:10:01     14s] (I)       blocked area on Layer3 : 1775168010000  (83.22%)
[11/09 21:10:01     14s] (I)       Modeling time = 0.000 seconds
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] (I)       totalPins=2255  totalGlobalPin=2063 (91.49%)
[11/09 21:10:01     14s] (I)       Number of ignored nets = 18
[11/09 21:10:01     14s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:10:01     14s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:10:01     14s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:10:01     14s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:10:01     14s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:10:01     14s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:10:01     14s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:10:01     14s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:10:01     14s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:10:01     14s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:10:01     14s] (I)       Before initializing earlyGlobalRoute syMemory usage = 897.3 MB
[11/09 21:10:01     14s] (I)       Layer1  viaCost=200.00
[11/09 21:10:01     14s] (I)       Layer2  viaCost=100.00
[11/09 21:10:01     14s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:10:01     14s] (I)       routing area        :  (0, 0) - (1500000, 1422000)
[11/09 21:10:01     14s] (I)       core area           :  (350400, 351000) - (1149600, 1071000)
[11/09 21:10:01     14s] (I)       Site Width          :  2400  (dbu)
[11/09 21:10:01     14s] (I)       Row Height          : 30000  (dbu)
[11/09 21:10:01     14s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:10:01     14s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:10:01     14s] (I)       grid                :    50    47     3
[11/09 21:10:01     14s] (I)       vertical capacity   :     0 30000     0
[11/09 21:10:01     14s] (I)       horizontal capacity :     0     0 30000
[11/09 21:10:01     14s] (I)       Default wire width  :   900   900  1500
[11/09 21:10:01     14s] (I)       Default wire space  :   900   900   900
[11/09 21:10:01     14s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:10:01     14s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:10:01     14s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:10:01     14s] (I)       Total num of tracks :     0   625   474
[11/09 21:10:01     14s] (I)       Num of masks        :     1     1     1
[11/09 21:10:01     14s] (I)       Num of trim masks   :     0     0     0
[11/09 21:10:01     14s] (I)       --------------------------------------------------------
[11/09 21:10:01     14s] 
[11/09 21:10:01     14s] [NR-eGR] ============ Routing rule table ============
[11/09 21:10:01     14s] [NR-eGR] Rule id 0. Nets 672 
[11/09 21:10:01     14s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:10:01     14s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:10:01     14s] [NR-eGR] ========================================
[11/09 21:10:01     14s] [NR-eGR] 
[11/09 21:10:01     14s] (I)       After initializing earlyGlobalRoute syMemory usage = 897.3 MB
[11/09 21:10:01     14s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:10:01     14s] (I)       ============= Initialization =============
[11/09 21:10:01     14s] (I)       total 2D Cap : 31615 = (15559 H, 16056 V)
[11/09 21:10:01     14s] [NR-eGR] Layer group 1: route 672 net(s) in layer range [2, 3]
[11/09 21:10:01     14s] (I)       ============  Phase 1a Route ============
[11/09 21:10:01     14s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:10:01     14s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:10:01     14s] (I)       Usage: 3066 = (1587 H, 1479 V) = (10.20% H, 9.21% V) = (4.761e+04um H, 4.437e+04um V)
[11/09 21:10:01     14s] (I)       
[11/09 21:10:01     14s] (I)       ============  Phase 1b Route ============
[11/09 21:10:01     14s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:10:01     14s] (I)       Usage: 3066 = (1587 H, 1479 V) = (10.20% H, 9.21% V) = (4.761e+04um H, 4.437e+04um V)
[11/09 21:10:01     14s] (I)       
[11/09 21:10:01     14s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 9.198000e+04um
[11/09 21:10:01     14s] (I)       ============  Phase 1c Route ============
[11/09 21:10:01     14s] (I)       Level2 Grid: 10 x 10
[11/09 21:10:01     14s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:10:01     14s] (I)       Usage: 3066 = (1587 H, 1479 V) = (10.20% H, 9.21% V) = (4.761e+04um H, 4.437e+04um V)
[11/09 21:10:01     14s] (I)       
[11/09 21:10:01     14s] (I)       ============  Phase 1d Route ============
[11/09 21:10:01     14s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:10:01     14s] (I)       Usage: 3066 = (1587 H, 1479 V) = (10.20% H, 9.21% V) = (4.761e+04um H, 4.437e+04um V)
[11/09 21:10:01     14s] (I)       
[11/09 21:10:01     14s] (I)       ============  Phase 1e Route ============
[11/09 21:10:01     14s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:10:01     14s] (I)       Usage: 3066 = (1587 H, 1479 V) = (10.20% H, 9.21% V) = (4.761e+04um H, 4.437e+04um V)
[11/09 21:10:01     14s] (I)       
[11/09 21:10:01     14s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 9.198000e+04um
[11/09 21:10:01     14s] [NR-eGR] 
[11/09 21:10:01     14s] (I)       ============  Phase 1l Route ============
[11/09 21:10:01     14s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:10:01     14s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:10:01     14s] (I)       total 2D Cap : 31909 = (15603 H, 16306 V)
[11/09 21:10:01     14s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[11/09 21:10:01     14s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.09% V
[11/09 21:10:01     14s] (I)       ============= track Assignment ============
[11/09 21:10:01     14s] (I)       extract Global 3D Wires
[11/09 21:10:01     14s] (I)       Extract Global WL : time=0.00
[11/09 21:10:01     14s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:10:01     14s] (I)       Initialization real time=0.00 seconds
[11/09 21:10:01     14s] (I)       Kernel real time=0.01 seconds
[11/09 21:10:01     14s] (I)       End Greedy Track Assignment
[11/09 21:10:01     14s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2239
[11/09 21:10:01     14s] [NR-eGR] Layer2(metal2)(V) length: 4.850610e+04um, number of vias: 3318
[11/09 21:10:01     14s] [NR-eGR] Layer3(metal3)(H) length: 5.037840e+04um, number of vias: 0
[11/09 21:10:01     14s] [NR-eGR] Total length: 9.888450e+04um, number of vias: 5557
[11/09 21:10:01     14s] [NR-eGR] End Peak syMemory usage = 878.9 MB
[11/09 21:10:01     14s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:10:01     14s] Extraction called for design 'layout_lab_design' of instances=686 and nets=699 using extraction engine 'preRoute' .
[11/09 21:10:01     14s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:01     14s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:01     14s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:10:01     14s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:01     14s] RCMode: PreRoute
[11/09 21:10:01     14s]       RC Corner Indexes            0   
[11/09 21:10:01     14s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:01     14s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:01     14s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:01     14s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:01     14s] Shrink Factor                : 1.00000
[11/09 21:10:01     14s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:10:01     14s] Using capacitance table file ...
[11/09 21:10:01     14s] Updating RC grid for preRoute extraction ...
[11/09 21:10:01     14s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:01     14s] Initializing multi-corner resistance tables ...
[11/09 21:10:01     14s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 878.863M)
[11/09 21:10:01     14s] Compute RC Scale Done ...
[11/09 21:10:01     14s] #################################################################################
[11/09 21:10:01     14s] # Design Stage: PreRoute
[11/09 21:10:01     14s] # Design Name: layout_lab_design
[11/09 21:10:01     14s] # Design Mode: 90nm
[11/09 21:10:01     14s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:01     14s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:01     14s] # Signoff Settings: SI Off 
[11/09 21:10:01     14s] #################################################################################
[11/09 21:10:01     14s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:01     14s] Calculate delays in Single mode...
[11/09 21:10:01     14s] Topological Sorting (CPU = 0:00:00.0, MEM = 934.1M, InitMEM = 934.1M)
[11/09 21:10:02     15s] Total number of fetched objects 690
[11/09 21:10:02     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:02     15s] End delay calculation. (MEM=937.301 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:10:02     15s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 937.3M) ***
[11/09 21:10:02     15s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:10:02     15s] Info: 16 io nets excluded
[11/09 21:10:02     15s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:02     15s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:02     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.4 mem=937.3M
[11/09 21:10:02     15s] Core basic site is core
[11/09 21:10:02     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:02     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.4 mem=937.3M
[11/09 21:10:02     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.4 mem=937.3M
[11/09 21:10:02     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.4 mem=937.3M
[11/09 21:10:02     15s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:02     15s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:10:02     15s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:02     15s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:10:02     15s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:02     15s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:02     15s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.66 |          0|          0|          0|  55.57  |            |           |
[11/09 21:10:02     15s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:02     15s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.66 |          0|          0|          0|  55.57  |   0:00:00.0|    1028.9M|
[11/09 21:10:02     15s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:02     15s] 
[11/09 21:10:02     15s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1028.9M) ***
[11/09 21:10:02     15s] 
[11/09 21:10:02     15s] End: GigaOpt postEco DRV Optimization
[11/09 21:10:02     15s] **INFO: Flow update: Design timing is met.
[11/09 21:10:02     15s] **INFO: Flow update: Design timing is met.
[11/09 21:10:02     15s] **INFO: Flow update: Design timing is met.
[11/09 21:10:02     15s] *** Steiner Routed Nets: 2.609%; Threshold: 100; Threshold for Hold: 100
[11/09 21:10:02     15s] Start to check current routing status for nets...
[11/09 21:10:02     15s] Using hname+ instead name for net compare
[11/09 21:10:02     15s] All nets are already routed correctly.
[11/09 21:10:02     15s] End to check current routing status for nets (mem=1009.8M)
[11/09 21:10:02     15s] doiPBLastSyncSlave
[11/09 21:10:02     15s] Extraction called for design 'layout_lab_design' of instances=686 and nets=699 using extraction engine 'preRoute' .
[11/09 21:10:02     15s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:02     15s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:02     15s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:10:02     15s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:02     15s] RCMode: PreRoute
[11/09 21:10:02     15s]       RC Corner Indexes            0   
[11/09 21:10:02     15s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:02     15s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:02     15s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:02     15s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:02     15s] Shrink Factor                : 1.00000
[11/09 21:10:02     15s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:10:02     15s] Using capacitance table file ...
[11/09 21:10:02     15s] Updating RC grid for preRoute extraction ...
[11/09 21:10:02     15s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:02     15s] Initializing multi-corner resistance tables ...
[11/09 21:10:02     15s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 864.117M)
[11/09 21:10:02     15s] #################################################################################
[11/09 21:10:02     15s] # Design Stage: PreRoute
[11/09 21:10:02     15s] # Design Name: layout_lab_design
[11/09 21:10:02     15s] # Design Mode: 90nm
[11/09 21:10:02     15s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:02     15s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:02     15s] # Signoff Settings: SI Off 
[11/09 21:10:02     15s] #################################################################################
[11/09 21:10:02     15s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:02     15s] Calculate delays in Single mode...
[11/09 21:10:02     15s] Topological Sorting (CPU = 0:00:00.0, MEM = 863.9M, InitMEM = 863.9M)
[11/09 21:10:02     15s] Total number of fetched objects 690
[11/09 21:10:02     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:02     15s] End delay calculation. (MEM=923.98 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:10:02     15s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 924.0M) ***
[11/09 21:10:02     16s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 866.7M, totSessionCpu=0:00:16 **
[11/09 21:10:02     16s] *** Finished optDesign ***
[11/09 21:10:02     16s] 
[11/09 21:10:02     16s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.4 real=0:00:04.4)
[11/09 21:10:02     16s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:10:02     16s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:10:02     16s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:10:02     16s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:10:02     16s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:10:03     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:10:03     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:10:03     16s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:10:03     16s] *** Starting "NanoPlace(TM) placement v#1 (mem=866.7M)" ...
[11/09 21:10:03     16s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:10:03     16s] #std cell=662 (0 fixed + 662 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:10:03     16s] #ioInst=24 #net=690 #term=2291 #term/net=3.32, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:10:03     16s] stdCell: 662 single + 0 double + 0 multi
[11/09 21:10:03     16s] Total standard cell length = 10.6584 (mm), area = 0.3198 (mm^2)
[11/09 21:10:03     16s] Core basic site is core
[11/09 21:10:03     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:03     16s] Apply auto density screen in pre-place stage.
[11/09 21:10:03     16s] Auto density screen increases utilization from 0.556 to 0.556
[11/09 21:10:03     16s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[11/09 21:10:03     16s] Average module density = 0.556.
[11/09 21:10:03     16s] Density for the design = 0.556.
[11/09 21:10:03     16s]        = stdcell_area 4441 sites (319752 um^2) / alloc_area 7992 sites (575424 um^2).
[11/09 21:10:03     16s] Pin Density = 0.2867.
[11/09 21:10:03     16s]             = total # of pins 2291 / total area 7992.
[11/09 21:10:03     16s] Initial padding reaches pin density 0.464 for top
[11/09 21:10:03     16s] Initial padding increases density from 0.556 to 0.811 for top
[11/09 21:10:03     16s] === lastAutoLevel = 6 
[11/09 21:10:03     16s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:10:03     16s] Iteration  6: Total net bbox = 6.559e+04 (3.69e+04 2.87e+04)
[11/09 21:10:03     16s]               Est.  stn bbox = 8.014e+04 (4.61e+04 3.41e+04)
[11/09 21:10:03     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 868.6M
[11/09 21:10:03     16s] Iteration  7: Total net bbox = 7.144e+04 (4.01e+04 3.13e+04)
[11/09 21:10:03     16s]               Est.  stn bbox = 8.607e+04 (4.92e+04 3.68e+04)
[11/09 21:10:03     16s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 868.6M
[11/09 21:10:03     16s] Iteration  8: Total net bbox = 7.520e+04 (4.25e+04 3.27e+04)
[11/09 21:10:03     16s]               Est.  stn bbox = 8.977e+04 (5.16e+04 3.82e+04)
[11/09 21:10:03     16s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 868.6M
[11/09 21:10:03     16s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:10:03     16s] Congestion driven padding in post-place stage.
[11/09 21:10:03     16s] Congestion driven padding increases utilization from 0.811 to 0.813
[11/09 21:10:03     16s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 868.6M
[11/09 21:10:04     17s] Iteration  9: Total net bbox = 7.672e+04 (4.34e+04 3.33e+04)
[11/09 21:10:04     17s]               Est.  stn bbox = 9.169e+04 (5.29e+04 3.88e+04)
[11/09 21:10:04     17s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 868.6M
[11/09 21:10:04     17s] Iteration 10: Total net bbox = 7.672e+04 (4.34e+04 3.33e+04)
[11/09 21:10:04     17s]               Est.  stn bbox = 9.169e+04 (5.29e+04 3.88e+04)
[11/09 21:10:04     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 868.6M
[11/09 21:10:04     17s] Iteration 11: Total net bbox = 7.672e+04 (4.34e+04 3.33e+04)
[11/09 21:10:04     17s]               Est.  stn bbox = 9.169e+04 (5.29e+04 3.88e+04)
[11/09 21:10:04     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 868.6M
[11/09 21:10:04     17s] *** cost = 7.672e+04 (4.34e+04 3.33e+04) (cpu for global=0:00:01.2) real=0:00:01.0***
[11/09 21:10:04     17s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:01.0
[11/09 21:10:04     17s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:10:04     17s] Type 'man IMPSP-9025' for more detail.
[11/09 21:10:04     17s] #spOpts: mergeVia=F 
[11/09 21:10:04     17s] Core basic site is core
[11/09 21:10:04     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:04     17s] *** Starting refinePlace (0:00:17.2 mem=868.6M) ***
[11/09 21:10:04     17s] Total net bbox length = 7.672e+04 (4.338e+04 3.334e+04) (ext = 3.987e+03)
[11/09 21:10:04     17s] Starting refinePlace ...
[11/09 21:10:04     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:10:04     17s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/09 21:10:04     17s] Density distribution unevenness ratio = 3.729%
[11/09 21:10:04     17s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:10:04     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=868.6MB) @(0:00:17.2 - 0:00:17.2).
[11/09 21:10:04     17s] Move report: preRPlace moves 662 insts, mean move: 8.13 um, max move: 22.32 um
[11/09 21:10:04     17s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138): (369.42, 638.46) --> (379.20, 651.00)
[11/09 21:10:04     17s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:10:04     17s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:10:04     17s] Placement tweakage begins.
[11/09 21:10:04     17s] wire length = 1.012e+05
[11/09 21:10:04     17s] wire length = 9.591e+04
[11/09 21:10:04     17s] Placement tweakage ends.
[11/09 21:10:04     17s] Move report: tweak moves 126 insts, mean move: 23.89 um, max move: 80.40 um
[11/09 21:10:04     17s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n223): (981.60, 621.00) --> (1032.00, 591.00)
[11/09 21:10:04     17s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:10:04     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=868.6MB) @(0:00:17.3 - 0:00:17.3).
[11/09 21:10:04     17s] Move report: Detail placement moves 662 insts, mean move: 12.12 um, max move: 88.80 um
[11/09 21:10:04     17s] 	Max move on inst (I0/LD/CTRL/U10): (686.08, 873.33) --> (669.60, 801.00)
[11/09 21:10:04     17s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 868.6MB
[11/09 21:10:04     17s] Statistics of distance of Instance movement in refine placement:
[11/09 21:10:04     17s]   maximum (X+Y) =        88.80 um
[11/09 21:10:04     17s]   inst (I0/LD/CTRL/U10) with max move: (686.075, 873.328) -> (669.6, 801)
[11/09 21:10:04     17s]   mean    (X+Y) =        12.12 um
[11/09 21:10:04     17s] Total instances flipped for WireLenOpt: 31
[11/09 21:10:04     17s] Summary Report:
[11/09 21:10:04     17s] Instances move: 662 (out of 662 movable)
[11/09 21:10:04     17s] Instances flipped: 0
[11/09 21:10:04     17s] Mean displacement: 12.12 um
[11/09 21:10:04     17s] Max displacement: 88.80 um (Instance: I0/LD/CTRL/U10) (686.075, 873.328) -> (669.6, 801)
[11/09 21:10:04     17s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:10:04     17s] Total instances moved : 662
[11/09 21:10:04     17s] Total net bbox length = 7.369e+04 (3.983e+04 3.387e+04) (ext = 3.917e+03)
[11/09 21:10:04     17s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 868.6MB
[11/09 21:10:04     17s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=868.6MB) @(0:00:17.2 - 0:00:17.3).
[11/09 21:10:04     17s] *** Finished refinePlace (0:00:17.3 mem=868.6M) ***
[11/09 21:10:04     17s] *** End of Placement (cpu=0:00:01.3, real=0:00:01.0, mem=868.6M) ***
[11/09 21:10:04     17s] #spOpts: mergeVia=F 
[11/09 21:10:04     17s] Core basic site is core
[11/09 21:10:04     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:04     17s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/09 21:10:04     17s] Density distribution unevenness ratio = 3.729%
[11/09 21:10:04     17s] *** Finishing placeDesign concurrent flow ***
[11/09 21:10:04     17s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 9, mem = 833.2M **
[11/09 21:10:04     17s] Command spTest is not supported.
[11/09 21:10:04     17s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:10:04     17s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:10:04     17s] Severity  ID               Count  Summary                                  
[11/09 21:10:04     17s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:10:04     17s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/09 21:10:04     17s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:10:04     17s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:10:04     17s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:10:04     17s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:10:04     17s] *** Message Summary: 10 warning(s), 0 error(s)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] <CMD> checkPlace
[11/09 21:10:04     17s] Core basic site is core
[11/09 21:10:04     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:04     17s] Begin checking placement ... (start mem=833.2M, init mem=833.2M)
[11/09 21:10:04     17s] *info: Placed = 662           
[11/09 21:10:04     17s] *info: Unplaced = 0           
[11/09 21:10:04     17s] Placement Density:55.57%(319752/575424)
[11/09 21:10:04     17s] Placement Density (including fixed std cells):55.57%(319752/575424)
[11/09 21:10:04     17s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=833.2M)
[11/09 21:10:04     17s] <CMD> sroute
[11/09 21:10:04     17s] #- Begin sroute (date=11/09 21:10:04, mem=833.2M)
[11/09 21:10:04     17s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:10:04 2019 ***
[11/09 21:10:04     17s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:10:04     17s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Begin option processing ...
[11/09 21:10:04     17s] srouteConnectPowerBump set to false
[11/09 21:10:04     17s] routeSpecial set to true
[11/09 21:10:04     17s] srouteConnectConverterPin set to false
[11/09 21:10:04     17s] srouteFollowCorePinEnd set to 3
[11/09 21:10:04     17s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:10:04     17s] sroutePadPinAllPorts set to true
[11/09 21:10:04     17s] sroutePreserveExistingRoutes set to true
[11/09 21:10:04     17s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:10:04     17s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1713.00 megs.
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Reading DB technology information...
[11/09 21:10:04     17s] Finished reading DB technology information.
[11/09 21:10:04     17s] Reading floorplan and netlist information...
[11/09 21:10:04     17s] Finished reading floorplan and netlist information.
[11/09 21:10:04     17s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:10:04     17s] Read in 38 macros, 21 used
[11/09 21:10:04     17s] Read in 686 components
[11/09 21:10:04     17s]   662 core components: 0 unplaced, 662 placed, 0 fixed
[11/09 21:10:04     17s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:10:04     17s] Read in 16 logical pins
[11/09 21:10:04     17s] Read in 16 nets
[11/09 21:10:04     17s] Read in 2 special nets, 2 routed
[11/09 21:10:04     17s] Begin power routing ...
[11/09 21:10:04     17s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[11/09 21:10:04     17s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/09 21:10:04     17s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:10:04     17s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/09 21:10:04     17s] Type 'man IMPSR-1256' for more detail.
[11/09 21:10:04     17s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/09 21:10:04     17s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[11/09 21:10:04     17s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/09 21:10:04     17s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:10:04     17s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/09 21:10:04     17s] Type 'man IMPSR-1256' for more detail.
[11/09 21:10:04     17s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/09 21:10:04     17s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[11/09 21:10:04     17s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/09 21:10:04     17s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[11/09 21:10:04     17s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/09 21:10:04     17s] CPU time for FollowPin 0 seconds
[11/09 21:10:04     17s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[11/09 21:10:04     17s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/09 21:10:04     17s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[11/09 21:10:04     17s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/09 21:10:04     17s] CPU time for FollowPin 0 seconds
[11/09 21:10:04     17s]   Number of IO ports routed: 0
[11/09 21:10:04     17s]   Number of Block ports routed: 0
[11/09 21:10:04     17s]   Number of Stripe ports routed: 0
[11/09 21:10:04     17s]   Number of Core ports routed: 50
[11/09 21:10:04     17s]   Number of Pad ports routed: 0
[11/09 21:10:04     17s]   Number of Power Bump ports routed: 0
[11/09 21:10:04     17s]   Number of Followpin connections: 25
[11/09 21:10:04     17s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1715.00 megs.
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s]  Begin updating DB with routing results ...
[11/09 21:10:04     17s]  Updating DB with 4 via definition ...
[11/09 21:10:04     17s] 
sroute post-processing starts at Sat Nov  9 21:10:04 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:10:04     17s] sroute post-processing ends at Sat Nov  9 21:10:04 2019

sroute post-processing starts at Sat Nov  9 21:10:04 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:10:04     17s] sroute post-processing ends at Sat Nov  9 21:10:04 2019
sroute created 75 wires.
[11/09 21:10:04     17s] ViaGen created 50 vias and deleted 0 via to avoid violation.
[11/09 21:10:04     17s] +--------+----------------+----------------+
[11/09 21:10:04     17s] |  Layer |     Created    |     Deleted    |
[11/09 21:10:04     17s] +--------+----------------+----------------+
[11/09 21:10:04     17s] | metal1 |       75       |       NA       |
[11/09 21:10:04     17s] |   via  |       50       |        0       |
[11/09 21:10:04     17s] +--------+----------------+----------------+
[11/09 21:10:04     17s] #- End sroute (date=11/09 21:10:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.4M, current mem=835.4M)
[11/09 21:10:04     17s] <CMD> trialRoute
[11/09 21:10:04     17s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:10:04     17s] Set wireMPool w/ noThreadCheck
[11/09 21:10:04     17s] *** Starting trialRoute (mem=833.2M) ***
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Using hname+ instead name for net compare
[11/09 21:10:04     17s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:10:04     17s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:10:04     17s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:10:04     17s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 833.2M)
[11/09 21:10:04     17s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Nr of prerouted/Fixed nets = 16
[11/09 21:10:04     17s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:10:04     17s] routingBox: (1200 1500) (1498800 1420500)
[11/09 21:10:04     17s] coreBox:    (350400 351000) (1149600 1071000)
[11/09 21:10:04     17s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M):
[11/09 21:10:04     17s] Est net length = 9.082e+04um = 4.801e+04H + 4.281e+04V
[11/09 21:10:04     17s] Usage: (18.3%H 19.5%V) = (5.824e+04um 9.991e+04um) = (4765 3327)
[11/09 21:10:04     17s] Obstruct: 1230 = 608 (20.0%H) + 622 (20.5%V)
[11/09 21:10:04     17s] Overflow: 24 = 0 (0.00% H) + 24 (0.99% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M):
[11/09 21:10:04     17s] Usage: (18.3%H 19.5%V) = (5.808e+04um 9.991e+04um) = (4752 3327)
[11/09 21:10:04     17s] Overflow: 24 = 0 (0.00% H) + 24 (0.99% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M):
[11/09 21:10:04     17s] Usage: (18.2%H 19.5%V) = (5.789e+04um 1.001e+05um) = (4736 3332)
[11/09 21:10:04     17s] Overflow: 19 = 0 (0.00% H) + 19 (0.79% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M):
[11/09 21:10:04     17s] Usage: (18.2%H 19.5%V) = (5.790e+04um 1.001e+05um) = (4737 3334)
[11/09 21:10:04     17s] Overflow: 17 = 0 (0.00% H) + 17 (0.70% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1a-1d Overflow: 0.00% H + 0.70% V (0:00:00.0 833.2M)

[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M):
[11/09 21:10:04     17s] Usage: (18.2%H 19.5%V) = (5.786e+04um 1.002e+05um) = (4734 3336)
[11/09 21:10:04     17s] Overflow: 15 = 0 (0.00% H) + 15 (0.62% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M):
[11/09 21:10:04     17s] Usage: (18.2%H 19.5%V) = (5.792e+04um 1.003e+05um) = (4739 3342)
[11/09 21:10:04     17s] Overflow: 9 = 0 (0.00% H) + 9 (0.37% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Congestion distribution:
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Remain	cntH		cntV
[11/09 21:10:04     17s] --------------------------------------
[11/09 21:10:04     17s]  -1:	0	 0.00%	9	 0.37%
[11/09 21:10:04     17s] --------------------------------------
[11/09 21:10:04     17s]   0:	0	 0.00%	189	 7.82%
[11/09 21:10:04     17s]   1:	1	 0.04%	243	10.05%
[11/09 21:10:04     17s]   2:	35	 1.44%	358	14.81%
[11/09 21:10:04     17s]   3:	83	 3.41%	420	17.37%
[11/09 21:10:04     17s]   4:	105	 4.32%	279	11.54%
[11/09 21:10:04     17s]   5:	2208	90.79%	920	38.05%
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1e-1f Overflow: 0.00% H + 0.37% V (0:00:00.0 833.2M)

[11/09 21:10:04     17s] Global route (cpu=0.0s real=0.0s 833.2M)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] *** After '-updateRemainTrks' operation: 
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Usage: (18.2%H 19.5%V) = (5.792e+04um 1.003e+05um) = (4739 3342)
[11/09 21:10:04     17s] Overflow: 9 = 0 (0.00% H) + 9 (0.37% V)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Phase 1l Overflow: 0.00% H + 0.37% V (0:00:00.0 833.2M)

[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Congestion distribution:
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Remain	cntH		cntV
[11/09 21:10:04     17s] --------------------------------------
[11/09 21:10:04     17s]  -1:	0	 0.00%	9	 0.37%
[11/09 21:10:04     17s] --------------------------------------
[11/09 21:10:04     17s]   0:	0	 0.00%	189	 7.82%
[11/09 21:10:04     17s]   1:	1	 0.04%	243	10.05%
[11/09 21:10:04     17s]   2:	35	 1.44%	358	14.81%
[11/09 21:10:04     17s]   3:	83	 3.41%	420	17.37%
[11/09 21:10:04     17s]   4:	105	 4.32%	279	11.54%
[11/09 21:10:04     17s]   5:	2208	90.79%	920	38.05%
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 833.2M) ***
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Using trMTFlushLazyWireDel= 1
[11/09 21:10:04     17s] Not using mpools for CRoute
[11/09 21:10:04     17s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:10:04     17s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M)
[11/09 21:10:04     17s] Not using mpools for CRoute
[11/09 21:10:04     17s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M)
[11/09 21:10:04     17s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:10:04     17s] Cleanup real= 0:00:00.0
[11/09 21:10:04     17s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=833.2M)
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Total length: 9.466e+04um, number of vias: 4276
[11/09 21:10:04     17s] M1(H) length: 0.000e+00um, number of vias: 2243
[11/09 21:10:04     17s] M2(V) length: 4.747e+04um, number of vias: 2033
[11/09 21:10:04     17s] M3(H) length: 4.719e+04um
[11/09 21:10:04     17s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 833.2M) ***
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Skipping QALenRecalc
[11/09 21:10:04     17s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:10:04     17s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:10:04     17s] *** Finished all Phases (cpu=0:00:00.0 mem=833.2M) ***
[11/09 21:10:04     17s] trMTFlushLazyWireDel was already disabled
[11/09 21:10:04     17s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:10:04     17s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:10:04     17s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:10:04     17s] Peak Memory Usage was 833.2M 
[11/09 21:10:04     17s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.0
[11/09 21:10:04     17s]   TrialRoute full (called once) runtime= 0:00:00.0
[11/09 21:10:04     17s]   GlbRouteEst (called 2x) runtime= 0:00:00.0
[11/09 21:10:04     17s] *** Finished trialRoute (cpu=0:00:00.0 mem=833.2M) ***
[11/09 21:10:04     17s] 
[11/09 21:10:04     17s] Set wireMPool w/ threadCheck
[11/09 21:10:04     17s] <CMD> timeDesign -preCTS
[11/09 21:10:04     17s] Start to check current routing status for nets...
[11/09 21:10:04     17s] Using hname+ instead name for net compare
[11/09 21:10:04     17s] All nets are already routed correctly.
[11/09 21:10:04     17s] End to check current routing status for nets (mem=833.2M)
[11/09 21:10:04     17s] Extraction called for design 'layout_lab_design' of instances=686 and nets=699 using extraction engine 'preRoute' .
[11/09 21:10:04     17s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:04     17s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:04     17s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:10:04     17s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:04     17s] RCMode: PreRoute
[11/09 21:10:04     17s]       RC Corner Indexes            0   
[11/09 21:10:04     17s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:04     17s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:04     17s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:04     17s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:04     17s] Shrink Factor                : 1.00000
[11/09 21:10:04     17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:10:04     17s] Using capacitance table file ...
[11/09 21:10:04     17s] Updating RC grid for preRoute extraction ...
[11/09 21:10:04     17s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:04     17s] Initializing multi-corner resistance tables ...
[11/09 21:10:04     17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 833.156M)
[11/09 21:10:04     17s] Effort level <high> specified for reg2reg path_group
[11/09 21:10:04     17s] #################################################################################
[11/09 21:10:04     17s] # Design Stage: PreRoute
[11/09 21:10:04     17s] # Design Name: layout_lab_design
[11/09 21:10:04     17s] # Design Mode: 90nm
[11/09 21:10:04     17s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:04     17s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:04     17s] # Signoff Settings: SI Off 
[11/09 21:10:04     17s] #################################################################################
[11/09 21:10:04     17s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:04     17s] Calculate delays in Single mode...
[11/09 21:10:04     17s] Topological Sorting (CPU = 0:00:00.0, MEM = 838.7M, InitMEM = 838.7M)
[11/09 21:10:04     17s] Total number of fetched objects 690
[11/09 21:10:04     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:04     17s] End delay calculation. (MEM=896.051 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:10:04     17s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 896.1M) ***
[11/09 21:10:04     17s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:17.8 mem=896.1M)
[11/09 21:10:05     17s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.773  |  4.773  |  5.617  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.37% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:10:05     17s] Total CPU time: 0.49 sec
[11/09 21:10:05     17s] Total Real time: 1.0 sec
[11/09 21:10:05     17s] Total Memory Usage: 837.816406 Mbytes
[11/09 21:10:05     17s] <CMD> setOptMode -yieldEffort none
[11/09 21:10:05     17s] <CMD> setOptMode -highEffort
[11/09 21:10:05     17s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:10:05     17s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:10:05     17s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:10:05     17s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:10:05     17s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:10:05     17s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:10:05     17s] <CMD> optDesign -preCTS -drv
[11/09 21:10:05     17s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:10:05     17s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:10:05     17s] #spOpts: mergeVia=F 
[11/09 21:10:05     17s] Core basic site is core
[11/09 21:10:05     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:05     17s] #spOpts: mergeVia=F 
[11/09 21:10:05     17s] GigaOpt running with 1 threads.
[11/09 21:10:05     17s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:10:05     17s] #spOpts: mergeVia=F 
[11/09 21:10:05     18s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:10:05     18s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:10:05     18s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:10:05     18s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:10:05     18s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:10:05     18s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:10:05     18s] 	...
[11/09 21:10:05     18s] 	Reporting only the 20 first cells found...
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 857.8M, totSessionCpu=0:00:18 **
[11/09 21:10:05     18s] *** optDesign -preCTS ***
[11/09 21:10:05     18s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:10:05     18s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:10:05     18s] Hold Target Slack: user slack 0
[11/09 21:10:05     18s] Multi-VT timing optimization disabled based on library information.
[11/09 21:10:05     18s] Summary for sequential cells idenfication: 
[11/09 21:10:05     18s] Identified SBFF number: 3
[11/09 21:10:05     18s] Identified MBFF number: 0
[11/09 21:10:05     18s] Not identified SBFF number: 0
[11/09 21:10:05     18s] Not identified MBFF number: 0
[11/09 21:10:05     18s] Number of sequential cells which are not FFs: 1
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] Start to check current routing status for nets...
[11/09 21:10:05     18s] Using hname+ instead name for net compare
[11/09 21:10:05     18s] All nets are already routed correctly.
[11/09 21:10:05     18s] End to check current routing status for nets (mem=857.8M)
[11/09 21:10:05     18s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.773  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 851.8M, totSessionCpu=0:00:18 **
[11/09 21:10:05     18s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:10:05     18s] ### Creating PhyDesignMc. totSessionCpu=0:00:18.1 mem=851.8M
[11/09 21:10:05     18s] #spOpts: mergeVia=F 
[11/09 21:10:05     18s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:18.1 mem=851.8M
[11/09 21:10:05     18s] *** Starting optimizing excluded clock nets MEM= 851.8M) ***
[11/09 21:10:05     18s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 851.8M) ***
[11/09 21:10:05     18s] Begin: GigaOpt high fanout net optimization
[11/09 21:10:05     18s] Info: 16 io nets excluded
[11/09 21:10:05     18s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:05     18s] Summary for sequential cells idenfication: 
[11/09 21:10:05     18s] Identified SBFF number: 3
[11/09 21:10:05     18s] Identified MBFF number: 0
[11/09 21:10:05     18s] Not identified SBFF number: 0
[11/09 21:10:05     18s] Not identified MBFF number: 0
[11/09 21:10:05     18s] Number of sequential cells which are not FFs: 1
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:10:05     18s] ### Creating PhyDesignMc. totSessionCpu=0:00:18.1 mem=861.8M
[11/09 21:10:05     18s] #spOpts: mergeVia=F 
[11/09 21:10:05     18s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:18.1 mem=861.8M
[11/09 21:10:05     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.1 mem=861.8M
[11/09 21:10:05     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.2 mem=861.8M
[11/09 21:10:05     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.2 mem=914.9M
[11/09 21:10:05     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.2 mem=914.9M
[11/09 21:10:05     18s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:05     18s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:10:05     18s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:05     18s] |    55.57%|        -|   0.100|   0.000|   0:00:00.0| 1029.4M|
[11/09 21:10:05     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:05     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:05     18s] |    55.57%|        -|   0.100|   0.000|   0:00:00.0| 1029.4M|
[11/09 21:10:05     18s] +----------+---------+--------+--------+------------+--------+
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1029.4M) ***
[11/09 21:10:05     18s] End: GigaOpt high fanout net optimization
[11/09 21:10:05     18s] Begin: GigaOpt DRV Optimization
[11/09 21:10:05     18s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:10:05     18s] Info: 16 io nets excluded
[11/09 21:10:05     18s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:05     18s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:10:05     18s] ### Creating PhyDesignMc. totSessionCpu=0:00:18.3 mem=1010.3M
[11/09 21:10:05     18s] #spOpts: mergeVia=F 
[11/09 21:10:05     18s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:18.3 mem=1010.3M
[11/09 21:10:05     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.3 mem=1010.3M
[11/09 21:10:05     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.3 mem=1010.3M
[11/09 21:10:05     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:05     18s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:10:05     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:05     18s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:10:05     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:05     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:05     18s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.77 |          0|          0|          0|  55.57  |            |           |
[11/09 21:10:05     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:05     18s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.77 |          0|          0|          0|  55.57  |   0:00:00.0|    1029.4M|
[11/09 21:10:05     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1029.4M) ***
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:10:05     18s] End: GigaOpt DRV Optimization
[11/09 21:10:05     18s] GigaOpt: Cleaning up trial route
[11/09 21:10:05     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.3 mem=1010.3M
[11/09 21:10:05     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.3 mem=1010.3M
[11/09 21:10:05     18s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:10:05     18s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:10:05     18s] [PSP] Initial Peak syMemory usage = 1010.3 MB
[11/09 21:10:05     18s] (I)       Reading DB...
[11/09 21:10:05     18s] (I)       congestionReportName   : 
[11/09 21:10:05     18s] (I)       layerRangeFor2DCongestion : 
[11/09 21:10:05     18s] (I)       buildTerm2TermWires    : 1
[11/09 21:10:05     18s] (I)       doTrackAssignment      : 1
[11/09 21:10:05     18s] (I)       dumpBookshelfFiles     : 0
[11/09 21:10:05     18s] (I)       numThreads             : 1
[11/09 21:10:05     18s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:10:05     18s] (I)       honorPin               : false
[11/09 21:10:05     18s] (I)       honorPinGuide          : true
[11/09 21:10:05     18s] (I)       honorPartition         : false
[11/09 21:10:05     18s] (I)       allowPartitionCrossover: false
[11/09 21:10:05     18s] (I)       honorSingleEntry       : true
[11/09 21:10:05     18s] (I)       honorSingleEntryStrong : true
[11/09 21:10:05     18s] (I)       handleViaSpacingRule   : false
[11/09 21:10:05     18s] (I)       handleEolSpacingRule   : false
[11/09 21:10:05     18s] (I)       PDConstraint           : none
[11/09 21:10:05     18s] (I)       expBetterNDRHandling   : false
[11/09 21:10:05     18s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:10:05     18s] (I)       routingEffortLevel     : 3
[11/09 21:10:05     18s] (I)       effortLevel            : standard
[11/09 21:10:05     18s] [NR-eGR] minRouteLayer          : 2
[11/09 21:10:05     18s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:10:05     18s] (I)       numRowsPerGCell        : 1
[11/09 21:10:05     18s] (I)       speedUpLargeDesign     : 0
[11/09 21:10:05     18s] (I)       speedUpBlkViolationClean: 1
[11/09 21:10:05     18s] (I)       multiThreadingTA       : 1
[11/09 21:10:05     18s] (I)       blockedPinEscape       : 1
[11/09 21:10:05     18s] (I)       blkAwareLayerSwitching : 1
[11/09 21:10:05     18s] (I)       betterClockWireModeling: 1
[11/09 21:10:05     18s] (I)       congestionCleanMode    : 0
[11/09 21:10:05     18s] (I)       optimizationMode       : false
[11/09 21:10:05     18s] (I)       routeSecondPG          : false
[11/09 21:10:05     18s] (I)       punchThroughDistance   : 500.00
[11/09 21:10:05     18s] (I)       scenicBound            : 1.15
[11/09 21:10:05     18s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:10:05     18s] (I)       source-to-sink ratio   : 0.00
[11/09 21:10:05     18s] (I)       targetCongestionRatioH : 1.00
[11/09 21:10:05     18s] (I)       targetCongestionRatioV : 1.00
[11/09 21:10:05     18s] (I)       layerCongestionRatio   : 0.70
[11/09 21:10:05     18s] (I)       m1CongestionRatio      : 0.10
[11/09 21:10:05     18s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:10:05     18s] (I)       localRouteEffort       : 1.00
[11/09 21:10:05     18s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:10:05     18s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:10:05     18s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:10:05     18s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:10:05     18s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:10:05     18s] (I)       blockTrack             : 
[11/09 21:10:05     18s] (I)       routeVias              : 
[11/09 21:10:05     18s] (I)       readTROption           : true
[11/09 21:10:05     18s] (I)       extraSpacingFactor     : 1.00
[11/09 21:10:05     18s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:10:05     18s] (I)       routeSelectedNetsOnly  : false
[11/09 21:10:05     18s] (I)       before initializing RouteDB syMemory usage = 1010.3 MB
[11/09 21:10:05     18s] (I)       starting read tracks
[11/09 21:10:05     18s] (I)       build grid graph
[11/09 21:10:05     18s] (I)       build grid graph start
[11/09 21:10:05     18s] [NR-eGR] Layer1 has no routable track
[11/09 21:10:05     18s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:10:05     18s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:10:05     18s] (I)       build grid graph end
[11/09 21:10:05     18s] (I)       numViaLayers=2
[11/09 21:10:05     18s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:10:05     18s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:10:05     18s] (I)       end build via table
[11/09 21:10:05     18s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=62 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:10:05     18s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:10:05     18s] (I)       readDataFromPlaceDB
[11/09 21:10:05     18s] (I)       Read net information..
[11/09 21:10:05     18s] [NR-eGR] Read numTotalNets=690  numIgnoredNets=16
[11/09 21:10:05     18s] (I)       Read testcase time = 0.000 seconds
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] (I)       build grid graph start
[11/09 21:10:05     18s] (I)       build grid graph end
[11/09 21:10:05     18s] (I)       Model blockage into capacity
[11/09 21:10:05     18s] (I)       Read numBlocks=1592  numPreroutedWires=0  numCapScreens=0
[11/09 21:10:05     18s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:10:05     18s] (I)       blocked area on Layer2 : 2938389570000  (137.76%)
[11/09 21:10:05     18s] (I)       blocked area on Layer3 : 1775168010000  (83.22%)
[11/09 21:10:05     18s] (I)       Modeling time = 0.000 seconds
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] (I)       totalPins=2259  totalGlobalPin=2071 (91.68%)
[11/09 21:10:05     18s] (I)       Number of ignored nets = 16
[11/09 21:10:05     18s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:10:05     18s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:10:05     18s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:10:05     18s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:10:05     18s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:10:05     18s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:10:05     18s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:10:05     18s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:10:05     18s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:10:05     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:10:05     18s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1010.3 MB
[11/09 21:10:05     18s] (I)       Layer1  viaCost=200.00
[11/09 21:10:05     18s] (I)       Layer2  viaCost=100.00
[11/09 21:10:05     18s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:10:05     18s] (I)       routing area        :  (0, 0) - (1500000, 1422000)
[11/09 21:10:05     18s] (I)       core area           :  (350400, 351000) - (1149600, 1071000)
[11/09 21:10:05     18s] (I)       Site Width          :  2400  (dbu)
[11/09 21:10:05     18s] (I)       Row Height          : 30000  (dbu)
[11/09 21:10:05     18s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:10:05     18s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:10:05     18s] (I)       grid                :    50    47     3
[11/09 21:10:05     18s] (I)       vertical capacity   :     0 30000     0
[11/09 21:10:05     18s] (I)       horizontal capacity :     0     0 30000
[11/09 21:10:05     18s] (I)       Default wire width  :   900   900  1500
[11/09 21:10:05     18s] (I)       Default wire space  :   900   900   900
[11/09 21:10:05     18s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:10:05     18s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:10:05     18s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:10:05     18s] (I)       Total num of tracks :     0   625   474
[11/09 21:10:05     18s] (I)       Num of masks        :     1     1     1
[11/09 21:10:05     18s] (I)       Num of trim masks   :     0     0     0
[11/09 21:10:05     18s] (I)       --------------------------------------------------------
[11/09 21:10:05     18s] 
[11/09 21:10:05     18s] [NR-eGR] ============ Routing rule table ============
[11/09 21:10:05     18s] [NR-eGR] Rule id 0. Nets 674 
[11/09 21:10:05     18s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:10:05     18s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:10:05     18s] [NR-eGR] ========================================
[11/09 21:10:05     18s] [NR-eGR] 
[11/09 21:10:05     18s] (I)       After initializing earlyGlobalRoute syMemory usage = 1010.3 MB
[11/09 21:10:05     18s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:10:05     18s] (I)       ============= Initialization =============
[11/09 21:10:05     18s] (I)       total 2D Cap : 31579 = (15559 H, 16020 V)
[11/09 21:10:05     18s] [NR-eGR] Layer group 1: route 674 net(s) in layer range [2, 3]
[11/09 21:10:05     18s] (I)       ============  Phase 1a Route ============
[11/09 21:10:05     18s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:10:05     18s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:10:05     18s] (I)       Usage: 3051 = (1597 H, 1454 V) = (10.26% H, 9.08% V) = (4.791e+04um H, 4.362e+04um V)
[11/09 21:10:05     18s] (I)       
[11/09 21:10:05     18s] (I)       ============  Phase 1b Route ============
[11/09 21:10:05     18s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:10:05     18s] (I)       Usage: 3051 = (1597 H, 1454 V) = (10.26% H, 9.08% V) = (4.791e+04um H, 4.362e+04um V)
[11/09 21:10:05     18s] (I)       
[11/09 21:10:05     18s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 9.153000e+04um
[11/09 21:10:05     18s] (I)       ============  Phase 1c Route ============
[11/09 21:10:05     18s] (I)       Level2 Grid: 10 x 10
[11/09 21:10:05     18s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:10:05     18s] (I)       Usage: 3051 = (1597 H, 1454 V) = (10.26% H, 9.08% V) = (4.791e+04um H, 4.362e+04um V)
[11/09 21:10:05     18s] (I)       
[11/09 21:10:05     18s] (I)       ============  Phase 1d Route ============
[11/09 21:10:05     18s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:10:05     18s] (I)       Usage: 3051 = (1597 H, 1454 V) = (10.26% H, 9.08% V) = (4.791e+04um H, 4.362e+04um V)
[11/09 21:10:05     18s] (I)       
[11/09 21:10:05     18s] (I)       ============  Phase 1e Route ============
[11/09 21:10:05     18s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:10:05     18s] (I)       Usage: 3051 = (1597 H, 1454 V) = (10.26% H, 9.08% V) = (4.791e+04um H, 4.362e+04um V)
[11/09 21:10:05     18s] (I)       
[11/09 21:10:05     18s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 9.153000e+04um
[11/09 21:10:05     18s] [NR-eGR] 
[11/09 21:10:05     18s] (I)       ============  Phase 1l Route ============
[11/09 21:10:05     18s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:10:05     18s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:10:05     18s] (I)       total 2D Cap : 31880 = (15603 H, 16277 V)
[11/09 21:10:05     18s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.13% V
[11/09 21:10:05     18s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.13% V
[11/09 21:10:05     18s] (I)       ============= track Assignment ============
[11/09 21:10:05     18s] (I)       extract Global 3D Wires
[11/09 21:10:05     18s] (I)       Extract Global WL : time=0.00
[11/09 21:10:05     18s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:10:05     18s] (I)       Initialization real time=0.00 seconds
[11/09 21:10:05     18s] (I)       Kernel real time=0.01 seconds
[11/09 21:10:05     18s] (I)       End Greedy Track Assignment
[11/09 21:10:05     18s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2243
[11/09 21:10:05     18s] [NR-eGR] Layer2(metal2)(V) length: 4.819590e+04um, number of vias: 3350
[11/09 21:10:05     18s] [NR-eGR] Layer3(metal3)(H) length: 5.054400e+04um, number of vias: 0
[11/09 21:10:05     18s] [NR-eGR] Total length: 9.873990e+04um, number of vias: 5593
[11/09 21:10:05     18s] [NR-eGR] End Peak syMemory usage = 867.0 MB
[11/09 21:10:05     18s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[11/09 21:10:05     18s] GigaOpt: Cleaning up extraction
[11/09 21:10:05     18s] Extraction called for design 'layout_lab_design' of instances=686 and nets=699 using extraction engine 'preRoute' .
[11/09 21:10:05     18s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:05     18s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:05     18s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:10:05     18s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:05     18s] RCMode: PreRoute
[11/09 21:10:05     18s]       RC Corner Indexes            0   
[11/09 21:10:05     18s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:05     18s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:05     18s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:05     18s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:05     18s] Shrink Factor                : 1.00000
[11/09 21:10:05     18s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:10:05     18s] Using capacitance table file ...
[11/09 21:10:05     18s] Updating RC grid for preRoute extraction ...
[11/09 21:10:05     18s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:05     18s] Initializing multi-corner resistance tables ...
[11/09 21:10:05     18s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 867.047M)
[11/09 21:10:05     18s] GigaOpt: Cleaning up delay & timing
[11/09 21:10:05     18s] #################################################################################
[11/09 21:10:05     18s] # Design Stage: PreRoute
[11/09 21:10:05     18s] # Design Name: layout_lab_design
[11/09 21:10:05     18s] # Design Mode: 90nm
[11/09 21:10:05     18s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:05     18s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:05     18s] # Signoff Settings: SI Off 
[11/09 21:10:05     18s] #################################################################################
[11/09 21:10:05     18s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:05     18s] Calculate delays in Single mode...
[11/09 21:10:05     18s] Topological Sorting (CPU = 0:00:00.0, MEM = 868.6M, InitMEM = 868.6M)
[11/09 21:10:06     18s] Total number of fetched objects 690
[11/09 21:10:06     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:06     18s] End delay calculation. (MEM=927.926 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:10:06     18s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 927.9M) ***
[11/09 21:10:06     18s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:10:06     18s] Info: 16 io nets excluded
[11/09 21:10:06     18s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:06     18s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:10:06     18s] ### Creating PhyDesignMc. totSessionCpu=0:00:18.9 mem=927.9M
[11/09 21:10:06     18s] #spOpts: mergeVia=F 
[11/09 21:10:06     18s] Core basic site is core
[11/09 21:10:06     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:06     18s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:18.9 mem=927.9M
[11/09 21:10:06     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.9 mem=927.9M
[11/09 21:10:06     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.9 mem=927.9M
[11/09 21:10:06     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:06     18s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:10:06     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:06     18s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:10:06     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:06     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:06     18s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.71 |          0|          0|          0|  55.57  |            |           |
[11/09 21:10:06     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:10:06     18s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.71 |          0|          0|          0|  55.57  |   0:00:00.0|    1019.5M|
[11/09 21:10:06     18s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:10:06     18s] 
[11/09 21:10:06     18s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1019.5M) ***
[11/09 21:10:06     18s] 
[11/09 21:10:06     18s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:10:06     18s] GigaOpt: Cleaning up delay & timing
[11/09 21:10:06     18s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=886.0M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.705  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 886.0M, totSessionCpu=0:00:19 **
[11/09 21:10:06     18s] Effort level <high> specified for reg2reg path_group
[11/09 21:10:06     18s] Reported timing to dir ./timingReports
[11/09 21:10:06     18s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 889.0M, totSessionCpu=0:00:19 **
[11/09 21:10:06     19s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.705  |  4.705  |  5.569  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.13% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 887.0M, totSessionCpu=0:00:19 **
[11/09 21:10:06     19s] *** Finished optDesign ***
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.2 real=0:00:01.5)
[11/09 21:10:06     19s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:10:06     19s] <CMD> clockDesign
[11/09 21:10:06     19s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:10:06     19s] <clockDesign CMD> create_ccopt_clock_tree_spec
[11/09 21:10:06     19s] Creating clock tree spec for modes (timing configs): osu05
[11/09 21:10:06     19s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/09 21:10:06     19s] Reset timing graph...
[11/09 21:10:06     19s] Reset timing graph done.
[11/09 21:10:06     19s] Analyzing clock structure...
[11/09 21:10:06     19s] Analyzing clock structure done.
[11/09 21:10:06     19s] Reset timing graph...
[11/09 21:10:06     19s] Reset timing graph done.
[11/09 21:10:06     19s] Extracting original clock gating for clk...
[11/09 21:10:06     19s]   clock_tree clk contains 135 sinks and 0 clock gates.
[11/09 21:10:06     19s]   Extraction for clk complete.
[11/09 21:10:06     19s] Extracting original clock gating for clk done.
[11/09 21:10:06     19s] Checking clock tree convergence...
[11/09 21:10:06     19s] Checking clock tree convergence done.
[11/09 21:10:06     19s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/09 21:10:06     19s] <clockDesign CMD> ccopt_design -cts
[11/09 21:10:06     19s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:10:06     19s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:10:06     19s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:10:06     19s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:10:06     19s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:10:06     19s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:10:06     19s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:10:06     19s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:10:06     19s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:10:06     19s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:10:06     19s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:10:06     19s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:10:06     19s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:10:06     19s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:10:06     19s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:10:06     19s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:10:06     19s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:10:06     19s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 834.1M, totSessionCpu=0:00:19 **
[11/09 21:10:06     19s] **ERROR: (IMPCK-9000):	
[11/09 21:10:06     19s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:10:06     19s] Severity  ID               Count  Summary                                  
[11/09 21:10:06     19s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:10:06     19s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:10:06     19s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:10:06     19s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:10:06     19s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:10:06     19s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:10:06     19s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] <CMD> trialRoute
[11/09 21:10:06     19s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:10:06     19s] Set wireMPool w/ noThreadCheck
[11/09 21:10:06     19s] *** Starting trialRoute (mem=834.1M) ***
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Using hname+ instead name for net compare
[11/09 21:10:06     19s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:10:06     19s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:10:06     19s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:10:06     19s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 834.1M)
[11/09 21:10:06     19s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Nr of prerouted/Fixed nets = 16
[11/09 21:10:06     19s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:10:06     19s] routingBox: (1200 1500) (1498800 1420500)
[11/09 21:10:06     19s] coreBox:    (350400 351000) (1149600 1071000)
[11/09 21:10:06     19s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=834.1M):
[11/09 21:10:06     19s] Est net length = 9.082e+04um = 4.801e+04H + 4.281e+04V
[11/09 21:10:06     19s] Usage: (18.3%H 19.5%V) = (5.824e+04um 9.991e+04um) = (4765 3327)
[11/09 21:10:06     19s] Obstruct: 1230 = 608 (20.0%H) + 622 (20.5%V)
[11/09 21:10:06     19s] Overflow: 24 = 0 (0.00% H) + 24 (0.99% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=835.1M):
[11/09 21:10:06     19s] Usage: (18.3%H 19.5%V) = (5.808e+04um 9.991e+04um) = (4752 3327)
[11/09 21:10:06     19s] Overflow: 24 = 0 (0.00% H) + 24 (0.99% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=835.1M):
[11/09 21:10:06     19s] Usage: (18.2%H 19.5%V) = (5.789e+04um 1.001e+05um) = (4736 3332)
[11/09 21:10:06     19s] Overflow: 19 = 0 (0.00% H) + 19 (0.79% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=835.1M):
[11/09 21:10:06     19s] Usage: (18.2%H 19.5%V) = (5.790e+04um 1.001e+05um) = (4737 3334)
[11/09 21:10:06     19s] Overflow: 17 = 0 (0.00% H) + 17 (0.70% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1a-1d Overflow: 0.00% H + 0.70% V (0:00:00.0 835.1M)

[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=836.1M):
[11/09 21:10:06     19s] Usage: (18.2%H 19.5%V) = (5.786e+04um 1.002e+05um) = (4734 3336)
[11/09 21:10:06     19s] Overflow: 15 = 0 (0.00% H) + 15 (0.62% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=836.1M):
[11/09 21:10:06     19s] Usage: (18.2%H 19.5%V) = (5.792e+04um 1.003e+05um) = (4739 3342)
[11/09 21:10:06     19s] Overflow: 9 = 0 (0.00% H) + 9 (0.37% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Congestion distribution:
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Remain	cntH		cntV
[11/09 21:10:06     19s] --------------------------------------
[11/09 21:10:06     19s]  -1:	0	 0.00%	9	 0.37%
[11/09 21:10:06     19s] --------------------------------------
[11/09 21:10:06     19s]   0:	0	 0.00%	189	 7.82%
[11/09 21:10:06     19s]   1:	1	 0.04%	243	10.05%
[11/09 21:10:06     19s]   2:	35	 1.44%	358	14.81%
[11/09 21:10:06     19s]   3:	83	 3.41%	420	17.37%
[11/09 21:10:06     19s]   4:	105	 4.32%	279	11.54%
[11/09 21:10:06     19s]   5:	2208	90.79%	920	38.05%
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1e-1f Overflow: 0.00% H + 0.37% V (0:00:00.0 836.1M)

[11/09 21:10:06     19s] Global route (cpu=0.0s real=0.0s 836.1M)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] *** After '-updateRemainTrks' operation: 
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Usage: (18.2%H 19.5%V) = (5.792e+04um 1.003e+05um) = (4739 3342)
[11/09 21:10:06     19s] Overflow: 9 = 0 (0.00% H) + 9 (0.37% V)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Phase 1l Overflow: 0.00% H + 0.37% V (0:00:00.0 836.1M)

[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Congestion distribution:
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Remain	cntH		cntV
[11/09 21:10:06     19s] --------------------------------------
[11/09 21:10:06     19s]  -1:	0	 0.00%	9	 0.37%
[11/09 21:10:06     19s] --------------------------------------
[11/09 21:10:06     19s]   0:	0	 0.00%	189	 7.82%
[11/09 21:10:06     19s]   1:	1	 0.04%	243	10.05%
[11/09 21:10:06     19s]   2:	35	 1.44%	358	14.81%
[11/09 21:10:06     19s]   3:	83	 3.41%	420	17.37%
[11/09 21:10:06     19s]   4:	105	 4.32%	279	11.54%
[11/09 21:10:06     19s]   5:	2208	90.79%	920	38.05%
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 836.1M) ***
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Using trMTFlushLazyWireDel= 1
[11/09 21:10:06     19s] Not using mpools for CRoute
[11/09 21:10:06     19s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:10:06     19s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=836.1M)
[11/09 21:10:06     19s] Not using mpools for CRoute
[11/09 21:10:06     19s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=836.1M)
[11/09 21:10:06     19s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:10:06     19s] Cleanup real= 0:00:00.0
[11/09 21:10:06     19s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=836.1M)
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Total length: 9.466e+04um, number of vias: 4276
[11/09 21:10:06     19s] M1(H) length: 0.000e+00um, number of vias: 2243
[11/09 21:10:06     19s] M2(V) length: 4.747e+04um, number of vias: 2033
[11/09 21:10:06     19s] M3(H) length: 4.719e+04um
[11/09 21:10:06     19s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 836.1M) ***
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Skipping QALenRecalc
[11/09 21:10:06     19s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:10:06     19s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:10:06     19s] *** Finished all Phases (cpu=0:00:00.0 mem=836.1M) ***
[11/09 21:10:06     19s] trMTFlushLazyWireDel was already disabled
[11/09 21:10:06     19s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:10:06     19s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:10:06     19s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:10:06     19s] Peak Memory Usage was 836.1M 
[11/09 21:10:06     19s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.1
[11/09 21:10:06     19s]   TrialRoute full (called 2x) runtime= 0:00:00.1
[11/09 21:10:06     19s]   GlbRouteEst (called 2x) runtime= 0:00:00.0
[11/09 21:10:06     19s] *** Finished trialRoute (cpu=0:00:00.0 mem=836.1M) ***
[11/09 21:10:06     19s] 
[11/09 21:10:06     19s] Set wireMPool w/ threadCheck
[11/09 21:10:06     19s] <CMD> timeDesign -postCTS
[11/09 21:10:07     19s] Start to check current routing status for nets...
[11/09 21:10:07     19s] Using hname+ instead name for net compare
[11/09 21:10:07     19s] All nets are already routed correctly.
[11/09 21:10:07     19s] End to check current routing status for nets (mem=834.6M)
[11/09 21:10:07     19s] Extraction called for design 'layout_lab_design' of instances=686 and nets=699 using extraction engine 'preRoute' .
[11/09 21:10:07     19s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:07     19s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:07     19s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:10:07     19s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:07     19s] RCMode: PreRoute
[11/09 21:10:07     19s]       RC Corner Indexes            0   
[11/09 21:10:07     19s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:07     19s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:07     19s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:07     19s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:07     19s] Shrink Factor                : 1.00000
[11/09 21:10:07     19s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:10:07     19s] Using capacitance table file ...
[11/09 21:10:07     19s] Updating RC grid for preRoute extraction ...
[11/09 21:10:07     19s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:07     19s] Initializing multi-corner resistance tables ...
[11/09 21:10:07     19s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 834.586M)
[11/09 21:10:07     19s] Effort level <high> specified for reg2reg path_group
[11/09 21:10:07     19s] #################################################################################
[11/09 21:10:07     19s] # Design Stage: PreRoute
[11/09 21:10:07     19s] # Design Name: layout_lab_design
[11/09 21:10:07     19s] # Design Mode: 90nm
[11/09 21:10:07     19s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:07     19s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:07     19s] # Signoff Settings: SI Off 
[11/09 21:10:07     19s] #################################################################################
[11/09 21:10:07     19s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:07     19s] Calculate delays in Single mode...
[11/09 21:10:07     19s] Topological Sorting (CPU = 0:00:00.0, MEM = 841.4M, InitMEM = 841.4M)
[11/09 21:10:07     19s] Total number of fetched objects 690
[11/09 21:10:07     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:07     19s] End delay calculation. (MEM=899.48 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:10:07     19s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 899.5M) ***
[11/09 21:10:07     19s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:19.6 mem=899.5M)
[11/09 21:10:07     19s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.775  |  4.775  |  6.421  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.37% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:10:07     19s] Total CPU time: 0.49 sec
[11/09 21:10:07     19s] Total Real time: 1.0 sec
[11/09 21:10:07     19s] Total Memory Usage: 841.246094 Mbytes
[11/09 21:10:07     19s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:10:07     19s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:10:07     19s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:10:07     19s] <CMD> extractRC -outfile encounter.cap
[11/09 21:10:07     19s] Extraction called for design 'layout_lab_design' of instances=686 and nets=699 using extraction engine 'preRoute' .
[11/09 21:10:07     19s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:07     19s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:07     19s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:10:07     19s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:07     19s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:10:07     19s]       RC Corner Indexes            0   
[11/09 21:10:07     19s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:07     19s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:07     19s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:07     19s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:07     19s] Shrink Factor                : 1.00000
[11/09 21:10:07     19s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:10:07     19s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:10:07     19s] Using capacitance table file ...
[11/09 21:10:07     19s] Updating RC grid for preRoute extraction ...
[11/09 21:10:07     19s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:07     19s] Initializing multi-corner resistance tables ...
[11/09 21:10:07     19s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 841.246M)
[11/09 21:10:07     19s] <CMD> setOptMode -yieldEffort none
[11/09 21:10:07     19s] <CMD> setOptMode -highEffort
[11/09 21:10:07     19s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:10:07     19s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:10:07     19s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:10:07     19s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:10:07     19s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:10:07     19s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:10:07     19s] <CMD> optDesign -postCTS -hold
[11/09 21:10:07     19s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:10:07     19s] GigaOpt running with 1 threads.
[11/09 21:10:07     19s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:10:07     19s] #spOpts: mergeVia=F 
[11/09 21:10:07     19s] Core basic site is core
[11/09 21:10:07     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:07     19s] #spOpts: mergeVia=F 
[11/09 21:10:07     19s] #spOpts: mergeVia=F 
[11/09 21:10:07     19s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:10:07     19s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:10:07     19s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:10:07     19s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:10:07     19s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:10:07     19s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:10:07     19s] 	...
[11/09 21:10:07     19s] 	Reporting only the 20 first cells found...
[11/09 21:10:07     19s] 
[11/09 21:10:07     19s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 847.1M, totSessionCpu=0:00:20 **
[11/09 21:10:07     19s] *** optDesign -postCTS ***
[11/09 21:10:07     19s] DRC Margin: user margin 0.0
[11/09 21:10:07     19s] Hold Target Slack: user slack 0
[11/09 21:10:07     19s] Setup Target Slack: user slack 0;
[11/09 21:10:07     19s] setUsefulSkewMode -ecoRoute false
[11/09 21:10:07     19s] Summary for sequential cells idenfication: 
[11/09 21:10:07     19s] Identified SBFF number: 3
[11/09 21:10:07     19s] Identified MBFF number: 0
[11/09 21:10:07     19s] Not identified SBFF number: 0
[11/09 21:10:07     19s] Not identified MBFF number: 0
[11/09 21:10:07     19s] Number of sequential cells which are not FFs: 1
[11/09 21:10:07     19s] 
[11/09 21:10:07     19s] Start to check current routing status for nets...
[11/09 21:10:07     19s] Using hname+ instead name for net compare
[11/09 21:10:07     19s] All nets are already routed correctly.
[11/09 21:10:07     19s] End to check current routing status for nets (mem=847.1M)
[11/09 21:10:07     19s] ### Creating LA Mngr. totSessionCpu=0:00:20.0 mem=913.9M
[11/09 21:10:08     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.0 mem=913.9M
[11/09 21:10:08     20s] Compute RC Scale Done ...
[11/09 21:10:08     20s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:10:08     20s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:10:08     20s] *info: ------------------------------------------------------------------
[11/09 21:10:08     20s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:10:08     20s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:10:08     20s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:10:08     20s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:10:08     20s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:10:08     20s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:10:08     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.1 mem=960.6M
[11/09 21:10:08     20s] #spOpts: mergeVia=F 
[11/09 21:10:08     20s] Core basic site is core
[11/09 21:10:08     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:08     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.1 mem=960.6M
[11/09 21:10:08     20s] GigaOpt Hold Optimizer is used
[11/09 21:10:08     20s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:20.2 mem=960.6M ***
[11/09 21:10:08     20s] Effort level <high> specified for reg2reg path_group
[11/09 21:10:08     20s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:10:08     20s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:10:08     20s] #################################################################################
[11/09 21:10:08     20s] # Design Stage: PreRoute
[11/09 21:10:08     20s] # Design Name: layout_lab_design
[11/09 21:10:08     20s] # Design Mode: 90nm
[11/09 21:10:08     20s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:08     20s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:08     20s] # Signoff Settings: SI Off 
[11/09 21:10:08     20s] #################################################################################
[11/09 21:10:08     20s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:08     20s] Calculate delays in Single mode...
[11/09 21:10:08     20s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:10:08     20s] Total number of fetched objects 690
[11/09 21:10:08     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:08     20s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:10:08     20s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:10:08     20s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[11/09 21:10:08     20s] 
[11/09 21:10:08     20s] Active hold views:
[11/09 21:10:08     20s]  osu05
[11/09 21:10:08     20s]   Dominating endpoints: 0
[11/09 21:10:08     20s]   Dominating TNS: -0.000
[11/09 21:10:08     20s] 
[11/09 21:10:08     20s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[11/09 21:10:08     20s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[11/09 21:10:08     20s]  
_______________________________________________________________________
[11/09 21:10:08     20s] #################################################################################
[11/09 21:10:08     20s] # Design Stage: PreRoute
[11/09 21:10:08     20s] # Design Name: layout_lab_design
[11/09 21:10:08     20s] # Design Mode: 90nm
[11/09 21:10:08     20s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:08     20s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:08     20s] # Signoff Settings: SI Off 
[11/09 21:10:08     20s] #################################################################################
[11/09 21:10:08     20s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:08     20s] Calculate delays in Single mode...
[11/09 21:10:08     20s] Topological Sorting (CPU = 0:00:00.0, MEM = 958.6M, InitMEM = 958.6M)
[11/09 21:10:08     20s] Total number of fetched objects 690
[11/09 21:10:08     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:08     20s] End delay calculation. (MEM=958.746 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:10:08     20s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 958.7M) ***
[11/09 21:10:08     20s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:20.4 mem=958.7M)
[11/09 21:10:08     20s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:20.4 mem=958.7M ***
[11/09 21:10:08     20s] *info: category slack lower bound [L 0.0] default
[11/09 21:10:08     20s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s]          WNS    reg2regWNS
[11/09 21:10:08     20s]     4.451 ns      4.451 ns
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s] Restoring autoHoldViews:  osu05
[11/09 21:10:08     20s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.451  |  4.451  |  6.243  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.301  |  0.322  | -0.301  |
|           TNS (ns):| -4.644  |  0.000  | -4.644  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:10:08     20s] Identified SBFF number: 3
[11/09 21:10:08     20s] Identified MBFF number: 0
[11/09 21:10:08     20s] Not identified SBFF number: 0
[11/09 21:10:08     20s] Not identified MBFF number: 0
[11/09 21:10:08     20s] Number of sequential cells which are not FFs: 1
[11/09 21:10:08     20s] 
[11/09 21:10:08     20s] Summary for sequential cells idenfication: 
[11/09 21:10:08     20s] Identified SBFF number: 3
[11/09 21:10:08     20s] Identified MBFF number: 0
[11/09 21:10:08     20s] Not identified SBFF number: 0
[11/09 21:10:08     20s] Not identified MBFF number: 0
[11/09 21:10:08     20s] Number of sequential cells which are not FFs: 1
[11/09 21:10:08     20s] 
[11/09 21:10:08     20s] 
[11/09 21:10:08     20s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:10:08     20s] *Info: worst delay setup view: osu05
[11/09 21:10:08     20s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:10:08     20s] =================================================================
[11/09 21:10:08     20s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:10:08     20s] ------------------------------------------------------------------
[11/09 21:10:08     20s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:10:08     20s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:10:08     20s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:10:08     20s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:10:08     20s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:10:08     20s] =================================================================
[11/09 21:10:08     20s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 892.3M, totSessionCpu=0:00:21 **
[11/09 21:10:08     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.5 mem=892.3M
[11/09 21:10:08     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.5 mem=892.3M
[11/09 21:10:08     20s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:10:08     20s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:10:08     20s] Info: 16 io nets excluded
[11/09 21:10:08     20s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s]    Hold Timing Summary  - Initial 
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s]  Target slack: 0.000 ns
[11/09 21:10:08     20s] View: osu05 
[11/09 21:10:08     20s] 	WNS: 0.322 
[11/09 21:10:08     20s] 	TNS: 0.000 
[11/09 21:10:08     20s] 	VP: 0 
[11/09 21:10:08     20s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1]/D 
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s]    Setup Timing Summary  - Initial 
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s]  Target slack: 0.000 ns
[11/09 21:10:08     20s] View: osu05 
[11/09 21:10:08     20s] 	WNS: 4.451 
[11/09 21:10:08     20s] 	TNS: 0.000 
[11/09 21:10:08     20s] 	VP: 0 
[11/09 21:10:08     20s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/D 
[11/09 21:10:08     20s] --------------------------------------------------- 
[11/09 21:10:08     20s] *** Hold timing is met. Hold fixing is not needed 
[11/09 21:10:08     20s] Reported timing to dir ./timingReports
[11/09 21:10:08     20s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 892.3M, totSessionCpu=0:00:21 **
[11/09 21:10:08     20s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:10:08     20s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:10:08     20s] #################################################################################
[11/09 21:10:08     20s] # Design Stage: PreRoute
[11/09 21:10:08     20s] # Design Name: layout_lab_design
[11/09 21:10:08     20s] # Design Mode: 90nm
[11/09 21:10:08     20s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:10:08     20s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:10:08     20s] # Signoff Settings: SI Off 
[11/09 21:10:08     20s] #################################################################################
[11/09 21:10:08     20s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:08     20s] Calculate delays in Single mode...
[11/09 21:10:08     20s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:10:08     20s] Total number of fetched objects 690
[11/09 21:10:08     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:08     20s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:10:08     20s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:10:08     20s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[11/09 21:10:09     20s]  
_______________________________________________________________________
[11/09 21:10:09     20s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.451  |  4.451  |  6.243  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.301  |  0.322  | -0.301  |
|           TNS (ns):| -4.644  |  0.000  | -4.644  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.37% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=896.3M
[11/09 21:10:09     20s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 892.3M, totSessionCpu=0:00:21 **
[11/09 21:10:09     20s] *** Finished optDesign ***
[11/09 21:10:09     20s] 
[11/09 21:10:09     20s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.9 real=0:00:02.0)
[11/09 21:10:09     20s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:10:09     20s] <CMD> optDesign -postCTS -drv
[11/09 21:10:09     20s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:10:09     20s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:10:09     20s] Core basic site is core
[11/09 21:10:09     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:09     20s] #spOpts: mergeVia=F 
[11/09 21:10:09     20s] GigaOpt running with 1 threads.
[11/09 21:10:09     20s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:10:09     20s] #spOpts: mergeVia=F 
[11/09 21:10:10     20s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:10:10     20s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:10:10     20s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:10:10     20s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:10:10     20s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:10:10     20s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:10:10     20s] 	...
[11/09 21:10:10     20s] 	Reporting only the 20 first cells found...
[11/09 21:10:10     20s] 
[11/09 21:10:10     20s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 867.3M, totSessionCpu=0:00:21 **
[11/09 21:10:10     20s] *** optDesign -postCTS ***
[11/09 21:10:10     20s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:10:10     20s] Hold Target Slack: user slack 0
[11/09 21:10:10     20s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:10:10     20s] setUsefulSkewMode -ecoRoute false
[11/09 21:10:10     20s] Multi-VT timing optimization disabled based on library information.
[11/09 21:10:10     20s] Summary for sequential cells idenfication: 
[11/09 21:10:10     20s] Identified SBFF number: 3
[11/09 21:10:10     20s] Identified MBFF number: 0
[11/09 21:10:10     20s] Not identified SBFF number: 0
[11/09 21:10:10     20s] Not identified MBFF number: 0
[11/09 21:10:10     20s] Number of sequential cells which are not FFs: 1
[11/09 21:10:10     20s] 
[11/09 21:10:10     20s] Start to check current routing status for nets...
[11/09 21:10:10     20s] Using hname+ instead name for net compare
[11/09 21:10:10     20s] All nets are already routed correctly.
[11/09 21:10:10     20s] End to check current routing status for nets (mem=867.3M)
[11/09 21:10:10     20s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.451  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 861.3M, totSessionCpu=0:00:21 **
[11/09 21:10:10     20s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:10:10     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.9 mem=861.3M
[11/09 21:10:10     20s] #spOpts: mergeVia=F 
[11/09 21:10:10     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.9 mem=861.3M
[11/09 21:10:10     20s] *** Starting optimizing excluded clock nets MEM= 861.3M) ***
[11/09 21:10:10     20s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 861.3M) ***
[11/09 21:10:10     20s] *** Starting optimizing excluded clock nets MEM= 861.3M) ***
[11/09 21:10:10     20s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 861.3M) ***
[11/09 21:10:10     20s] Effort level <high> specified for reg2reg path_group
[11/09 21:10:10     20s] Reported timing to dir ./timingReports
[11/09 21:10:10     20s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 861.3M, totSessionCpu=0:00:21 **
[11/09 21:10:10     21s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.451  |  4.451  |  6.243  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
Routing Overflow: 0.00% H and 0.37% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 857.3M, totSessionCpu=0:00:21 **
[11/09 21:10:10     21s] *** Finished optDesign ***
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.3 real=0:00:00.6)
[11/09 21:10:10     21s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:10:10     21s] <CMD> all_hold_analysis_views
[11/09 21:10:10     21s] <CMD> all_setup_analysis_views
[11/09 21:10:10     21s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:10:10     21s] Checking spec file integrity...
[11/09 21:10:10     21s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:10:10     21s] a) clock tree synthesis is not yet run, or
[11/09 21:10:10     21s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:10:10     21s] c) clock specification file mis-spelled clock name
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] Please correct above error(s) before running CTS.
[11/09 21:10:10     21s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=857.3M) ***
[11/09 21:10:10     21s] <CMD> addFiller -cell FILL
[11/09 21:10:10     21s] Core basic site is core
[11/09 21:10:10     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:10     21s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:10:10     21s] *INFO: Adding fillers to top-module.
[11/09 21:10:10     21s] *INFO:   Added 3551 filler insts (cell FILL / prefix FILLER).
[11/09 21:10:10     21s] *INFO: Total 3551 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[11/09 21:10:10     21s] For 3551 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/09 21:10:10     21s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:10:10     21s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:10:10     21s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:10:10     21s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:10:10     21s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:10:10     21s] <CMD> sroute
[11/09 21:10:10     21s] #- Begin sroute (date=11/09 21:10:10, mem=857.3M)
[11/09 21:10:10     21s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:10:10 2019 ***
[11/09 21:10:10     21s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:10:10     21s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] Begin option processing ...
[11/09 21:10:10     21s] srouteConnectPowerBump set to false
[11/09 21:10:10     21s] routeSpecial set to true
[11/09 21:10:10     21s] srouteConnectConverterPin set to false
[11/09 21:10:10     21s] srouteFollowCorePinEnd set to 3
[11/09 21:10:10     21s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:10:10     21s] sroutePadPinAllPorts set to true
[11/09 21:10:10     21s] sroutePreserveExistingRoutes set to true
[11/09 21:10:10     21s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:10:10     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1737.00 megs.
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] Reading DB technology information...
[11/09 21:10:10     21s] Finished reading DB technology information.
[11/09 21:10:10     21s] Reading floorplan and netlist information...
[11/09 21:10:10     21s] Finished reading floorplan and netlist information.
[11/09 21:10:10     21s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:10:10     21s] Read in 38 macros, 22 used
[11/09 21:10:10     21s] Read in 4237 components
[11/09 21:10:10     21s]   4213 core components: 0 unplaced, 4213 placed, 0 fixed
[11/09 21:10:10     21s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:10:10     21s] Read in 16 logical pins
[11/09 21:10:10     21s] Read in 16 nets
[11/09 21:10:10     21s] Read in 2 special nets, 2 routed
[11/09 21:10:10     21s] Read in 8434 terminals
[11/09 21:10:10     21s] Begin power routing ...
[11/09 21:10:10     21s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:10:10     21s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:10:10     21s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:10:10     21s] CPU time for FollowPin 0 seconds
[11/09 21:10:10     21s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:10:10     21s] CPU time for FollowPin 0 seconds
[11/09 21:10:10     21s]   Number of IO ports routed: 6  open: 2
[11/09 21:10:10     21s]   Number of Block ports routed: 0
[11/09 21:10:10     21s]   Number of Stripe ports routed: 0
[11/09 21:10:10     21s]   Number of Core ports routed: 0
[11/09 21:10:10     21s]   Number of Pad ports routed: 0
[11/09 21:10:10     21s]   Number of Power Bump ports routed: 0
[11/09 21:10:10     21s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1749.00 megs.
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s]  Begin updating DB with routing results ...
[11/09 21:10:10     21s]  Updating DB with 8 via definition ...
[11/09 21:10:10     21s] 
sroute post-processing starts at Sat Nov  9 21:10:10 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:10:10     21s] sroute post-processing ends at Sat Nov  9 21:10:10 2019

sroute post-processing starts at Sat Nov  9 21:10:10 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:10:10     21s] sroute post-processing ends at Sat Nov  9 21:10:10 2019
sroute created 10 wires.
[11/09 21:10:10     21s] ViaGen created 6 vias and deleted 0 via to avoid violation.
[11/09 21:10:10     21s] +--------+----------------+----------------+
[11/09 21:10:10     21s] |  Layer |     Created    |     Deleted    |
[11/09 21:10:10     21s] +--------+----------------+----------------+
[11/09 21:10:10     21s] | metal1 |        8       |       NA       |
[11/09 21:10:10     21s] |   via  |        6       |        0       |
[11/09 21:10:10     21s] | metal2 |        2       |       NA       |
[11/09 21:10:10     21s] +--------+----------------+----------------+
[11/09 21:10:10     21s] #- End sroute (date=11/09 21:10:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=869.2M, current mem=869.2M)
[11/09 21:10:10     21s] <CMD> globalDetailRoute
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] globalDetailRoute
[11/09 21:10:10     21s] 
[11/09 21:10:10     21s] #Start globalDetailRoute on Sat Nov  9 21:10:10 2019
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] ### Net info: total nets: 699
[11/09 21:10:10     21s] ### Net info: dirty nets: 0
[11/09 21:10:10     21s] ### Net info: marked as disconnected nets: 0
[11/09 21:10:10     21s] ### Net info: fully routed nets: 0
[11/09 21:10:10     21s] ### Net info: trivial (single pin) nets: 0
[11/09 21:10:10     21s] ### Net info: unrouted nets: 699
[11/09 21:10:10     21s] ### Net info: re-extraction nets: 0
[11/09 21:10:10     21s] ### Net info: ignored nets: 0
[11/09 21:10:10     21s] ### Net info: skip routing nets: 0
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:10     21s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:10:10     21s] #Start routing data preparation.
[11/09 21:10:10     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
[11/09 21:10:10     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
[11/09 21:10:10     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
[11/09 21:10:10     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
[11/09 21:10:10     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
[11/09 21:10:10     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
[11/09 21:10:10     21s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
[11/09 21:10:10     21s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
[11/09 21:10:10     21s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:10:10     21s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:10:10     21s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:10:10     21s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:10:10     21s] #Voltage range [0.000 - 5.000] has 697 nets.
[11/09 21:10:10     21s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:10:10     21s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:10:10     21s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:10:10     21s] #Regenerating Ggrids automatically.
[11/09 21:10:10     21s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:10:10     21s] #Using automatically generated G-grids.
[11/09 21:10:10     21s] #Done routing data preparation.
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.21 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #Merging special wires...
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Connectivity extraction summary:
[11/09 21:10:10     21s] #675 (96.57%) nets are without wires.
[11/09 21:10:10     21s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:10:10     21s] #Total number of nets = 699.
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Number of eco nets is 0
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Start data preparation...
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Data preparation is done on Sat Nov  9 21:10:10 2019
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Analyzing routing resource...
[11/09 21:10:10     21s] #Routing resource analysis is done on Sat Nov  9 21:10:10 2019
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #  Resource Analysis:
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:10:10     21s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:10:10     21s] #  --------------------------------------------------------------
[11/09 21:10:10     21s] #  Metal 1        H         330         144         930    48.60%
[11/09 21:10:10     21s] #  Metal 2        V         376         249         930    36.02%
[11/09 21:10:10     21s] #  Metal 3        H         345         129         930    26.34%
[11/09 21:10:10     21s] #  --------------------------------------------------------------
[11/09 21:10:10     21s] #  Total                   1051      32.45%        2790    36.99%
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.68 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #start global routing iteration 1...
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.84 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #start global routing iteration 2...
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.34 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #start global routing iteration 3...
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.38 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #start global routing iteration 4...
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.38 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:10:10     21s] #Total number of routable nets = 675.
[11/09 21:10:10     21s] #Total number of nets in the design = 699.
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #675 routable nets have only global wires.
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Routed nets constraints summary:
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #        Rules   Unconstrained  
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #      Default             675  
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #        Total             675  
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Routing constraints summary of the whole design:
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #        Rules   Unconstrained  
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #      Default             675  
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #        Total             675  
[11/09 21:10:10     21s] #-----------------------------
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #                 OverCon       OverCon       OverCon          
[11/09 21:10:10     21s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:10:10     21s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[11/09 21:10:10     21s] #  ------------------------------------------------------------
[11/09 21:10:10     21s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:10:10     21s] #   Metal 2      7(1.18%)      1(0.17%)      3(0.51%)   (1.85%)
[11/09 21:10:10     21s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:10:10     21s] #  ------------------------------------------------------------
[11/09 21:10:10     21s] #     Total      7(0.37%)      1(0.05%)      3(0.16%)   (0.59%)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[11/09 21:10:10     21s] #  Overflow after GR: 0.00% H + 1.85% V
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Complete Global Routing.
[11/09 21:10:10     21s] #Total wire length = 98544 um.
[11/09 21:10:10     21s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:10     21s] #Total wire length on LAYER metal1 = 144 um.
[11/09 21:10:10     21s] #Total wire length on LAYER metal2 = 50064 um.
[11/09 21:10:10     21s] #Total wire length on LAYER metal3 = 48336 um.
[11/09 21:10:10     21s] #Total number of vias = 3302
[11/09 21:10:10     21s] #Up-Via Summary (total 3302):
[11/09 21:10:10     21s] #           
[11/09 21:10:10     21s] #-----------------------
[11/09 21:10:10     21s] #  Metal 1         2183
[11/09 21:10:10     21s] #  Metal 2         1119
[11/09 21:10:10     21s] #-----------------------
[11/09 21:10:10     21s] #                  3302 
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Max overcon = 6 tracks.
[11/09 21:10:10     21s] #Total overcon = 0.59%.
[11/09 21:10:10     21s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.44 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #Connectivity extraction summary:
[11/09 21:10:10     21s] #Total number of nets = 0.
[11/09 21:10:10     21s] #
[11/09 21:10:10     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 687.84 (MB), peak = 722.70 (MB)
[11/09 21:10:10     21s] #Start Track Assignment.
[11/09 21:10:10     21s] #Done with 833 horizontal wires in 1 hboxes and 909 vertical wires in 1 hboxes.
[11/09 21:10:11     21s] #Done with 235 horizontal wires in 1 hboxes and 257 vertical wires in 1 hboxes.
[11/09 21:10:11     21s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:10:11     21s] #
[11/09 21:10:11     21s] #Track assignment summary:
[11/09 21:10:11     21s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:10:11     21s] #----------------------------------------------------
[11/09 21:10:11     21s] #M1 	    150.30 	  0.00%  	  0.00%
[11/09 21:10:11     21s] #M2 	  48147.90 	  1.56%  	  0.00%
[11/09 21:10:11     21s] #M3 	  46293.30 	  0.20%  	  0.00%
[11/09 21:10:11     21s] #----------------------------------------------------
[11/09 21:10:11     21s] #All 	  94591.50  	  0.89% 	  0.00%
[11/09 21:10:11     21s] #Complete Track Assignment.
[11/09 21:10:11     21s] #Total wire length = 105929 um.
[11/09 21:10:11     21s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:11     21s] #Total wire length on LAYER metal1 = 7632 um.
[11/09 21:10:11     21s] #Total wire length on LAYER metal2 = 48623 um.
[11/09 21:10:11     21s] #Total wire length on LAYER metal3 = 49673 um.
[11/09 21:10:11     21s] #Total number of vias = 3302
[11/09 21:10:11     21s] #Up-Via Summary (total 3302):
[11/09 21:10:11     21s] #           
[11/09 21:10:11     21s] #-----------------------
[11/09 21:10:11     21s] #  Metal 1         2183
[11/09 21:10:11     21s] #  Metal 2         1119
[11/09 21:10:11     21s] #-----------------------
[11/09 21:10:11     21s] #                  3302 
[11/09 21:10:11     21s] #
[11/09 21:10:11     21s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.61 (MB), peak = 722.70 (MB)
[11/09 21:10:11     21s] #
[11/09 21:10:11     21s] #Cpu time = 00:00:00
[11/09 21:10:11     21s] #Elapsed time = 00:00:00
[11/09 21:10:11     21s] #Increased memory = 8.54 (MB)
[11/09 21:10:11     21s] #Total memory = 690.62 (MB)
[11/09 21:10:11     21s] #Peak memory = 722.70 (MB)
[11/09 21:10:11     21s] #
[11/09 21:10:11     21s] #Connectivity extraction summary:
[11/09 21:10:11     21s] #Total number of nets = 0.
[11/09 21:10:11     21s] #
[11/09 21:10:11     21s] #
[11/09 21:10:11     21s] #Start Detail Routing..
[11/09 21:10:11     21s] #start initial detail routing ...
[11/09 21:10:12     22s] #    number of violations = 0
[11/09 21:10:12     22s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 723.82 (MB), peak = 723.82 (MB)
[11/09 21:10:12     22s] #start 1st optimization iteration ...
[11/09 21:10:12     22s] #    number of violations = 0
[11/09 21:10:12     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.82 (MB), peak = 723.82 (MB)
[11/09 21:10:12     22s] #Complete Detail Routing.
[11/09 21:10:12     22s] #Total wire length = 100507 um.
[11/09 21:10:12     22s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal1 = 10325 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal2 = 49272 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal3 = 40910 um.
[11/09 21:10:12     22s] #Total number of vias = 3845
[11/09 21:10:12     22s] #Up-Via Summary (total 3845):
[11/09 21:10:12     22s] #           
[11/09 21:10:12     22s] #-----------------------
[11/09 21:10:12     22s] #  Metal 1         2277
[11/09 21:10:12     22s] #  Metal 2         1568
[11/09 21:10:12     22s] #-----------------------
[11/09 21:10:12     22s] #                  3845 
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Total number of DRC violations = 0
[11/09 21:10:12     22s] #Cpu time = 00:00:01
[11/09 21:10:12     22s] #Elapsed time = 00:00:01
[11/09 21:10:12     22s] #Increased memory = 2.19 (MB)
[11/09 21:10:12     22s] #Total memory = 692.82 (MB)
[11/09 21:10:12     22s] #Peak memory = 723.83 (MB)
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Connectivity extraction summary:
[11/09 21:10:12     22s] #Total number of nets = 0.
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Start Detail Routing..
[11/09 21:10:12     22s] #start 1st optimization iteration ...
[11/09 21:10:12     22s] #    number of violations = 0
[11/09 21:10:12     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.61 (MB), peak = 723.83 (MB)
[11/09 21:10:12     22s] #Complete Detail Routing.
[11/09 21:10:12     22s] #Total wire length = 100507 um.
[11/09 21:10:12     22s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal1 = 10325 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal2 = 49272 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal3 = 40910 um.
[11/09 21:10:12     22s] #Total number of vias = 3845
[11/09 21:10:12     22s] #Up-Via Summary (total 3845):
[11/09 21:10:12     22s] #           
[11/09 21:10:12     22s] #-----------------------
[11/09 21:10:12     22s] #  Metal 1         2277
[11/09 21:10:12     22s] #  Metal 2         1568
[11/09 21:10:12     22s] #-----------------------
[11/09 21:10:12     22s] #                  3845 
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Total number of DRC violations = 0
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #start routing for process antenna violation fix ...
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Connectivity extraction summary:
[11/09 21:10:12     22s] #Total number of nets = 0.
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 692.84 (MB), peak = 723.83 (MB)
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Total wire length = 100507 um.
[11/09 21:10:12     22s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal1 = 10325 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal2 = 49272 um.
[11/09 21:10:12     22s] #Total wire length on LAYER metal3 = 40910 um.
[11/09 21:10:12     22s] #Total number of vias = 3845
[11/09 21:10:12     22s] #Up-Via Summary (total 3845):
[11/09 21:10:12     22s] #           
[11/09 21:10:12     22s] #-----------------------
[11/09 21:10:12     22s] #  Metal 1         2277
[11/09 21:10:12     22s] #  Metal 2         1568
[11/09 21:10:12     22s] #-----------------------
[11/09 21:10:12     22s] #                  3845 
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #Total number of DRC violations = 0
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #detailRoute Statistics:
[11/09 21:10:12     22s] #Cpu time = 00:00:01
[11/09 21:10:12     22s] #Elapsed time = 00:00:01
[11/09 21:10:12     22s] #Increased memory = 2.64 (MB)
[11/09 21:10:12     22s] #Total memory = 693.26 (MB)
[11/09 21:10:12     22s] #Peak memory = 723.83 (MB)
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] #globalDetailRoute statistics:
[11/09 21:10:12     22s] #Cpu time = 00:00:02
[11/09 21:10:12     22s] #Elapsed time = 00:00:02
[11/09 21:10:12     22s] #Increased memory = -12.76 (MB)
[11/09 21:10:12     22s] #Total memory = 677.29 (MB)
[11/09 21:10:12     22s] #Peak memory = 723.83 (MB)
[11/09 21:10:12     22s] #Number of warnings = 25
[11/09 21:10:12     22s] #Total number of warnings = 25
[11/09 21:10:12     22s] #Number of fails = 0
[11/09 21:10:12     22s] #Total number of fails = 0
[11/09 21:10:12     22s] #Complete globalDetailRoute on Sat Nov  9 21:10:12 2019
[11/09 21:10:12     22s] #
[11/09 21:10:12     22s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:10:12     22s] <CMD> extractRC
[11/09 21:10:12     22s] Extraction called for design 'layout_lab_design' of instances=4237 and nets=699 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:10:12     22s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:12     22s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:12     22s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:10:12     22s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:12     22s] Process corner(s) are loaded.
[11/09 21:10:12     22s]  Corner: osu05
[11/09 21:10:12     22s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d  -extended -newAssumeMetFill
[11/09 21:10:12     22s] Assumed metal fill uses the following parameters:
[11/09 21:10:12     22s]               Active Spacing      Min. Width
[11/09 21:10:12     22s]                 [microns]         [microns]
[11/09 21:10:12     22s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:10:12     22s]   Layer M1        0.600             0.400 
[11/09 21:10:12     22s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:10:12     22s]   Layer M2        0.600             0.400 
[11/09 21:10:12     22s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:10:12     22s]   Layer M3        0.600             0.400 
[11/09 21:10:12     22s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:10:12     22s]       RC Corner Indexes            0   
[11/09 21:10:12     22s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:12     22s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:10:12     22s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:12     22s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:12     22s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:12     22s] Shrink Factor                : 1.00000
[11/09 21:10:12     22s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:10:12     22s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:12     22s] Initializing multi-corner resistance tables ...
[11/09 21:10:12     22s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 868.3M)
[11/09 21:10:12     22s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:10:12     22s] Extracted 10.0313% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 20.0417% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 30.0313% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 40.0417% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 50.0313% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 60.0417% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 70.0313% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 80.0417% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 90.0313% (CPU Time= 0:00:00.0  MEM= 940.4M)
[11/09 21:10:12     22s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 940.4M)
[11/09 21:10:12     22s] Number of Extracted Resistors     : 8641
[11/09 21:10:12     22s] Number of Extracted Ground Cap.   : 9299
[11/09 21:10:12     22s] Number of Extracted Coupling Cap. : 10560
[11/09 21:10:12     22s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:12     22s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:10:12     22s]  Corner: osu05
[11/09 21:10:12     22s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 908.3M)
[11/09 21:10:12     22s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:10:12     22s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 690 times net's RC data read were performed.
[11/09 21:10:12     22s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=912.348M)
[11/09 21:10:12     22s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:12     22s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=912.348M)
[11/09 21:10:12     22s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 912.348M)
[11/09 21:10:12     22s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:10:12     22s] <CMD> setOptMode -yieldEffort none
[11/09 21:10:12     22s] <CMD> setOptMode -effort high
[11/09 21:10:12     22s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:10:12     22s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:10:12     22s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:10:12     22s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:10:12     22s] <CMD> setOptMode -usefulSkew false
[11/09 21:10:12     22s] <CMD> optDesign -postRoute -incr
[11/09 21:10:12     22s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:10:12     22s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:10:12     22s] #spOpts: mergeVia=F 
[11/09 21:10:12     22s] Core basic site is core
[11/09 21:10:12     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:12     22s] Summary for sequential cells idenfication: 
[11/09 21:10:12     22s] Identified SBFF number: 3
[11/09 21:10:12     22s] Identified MBFF number: 0
[11/09 21:10:12     22s] Not identified SBFF number: 0
[11/09 21:10:12     22s] Not identified MBFF number: 0
[11/09 21:10:12     22s] Number of sequential cells which are not FFs: 1
[11/09 21:10:12     22s] 
[11/09 21:10:12     22s] #spOpts: mergeVia=F 
[11/09 21:10:12     22s] Switching SI Aware to true by default in postroute mode   
[11/09 21:10:12     22s] GigaOpt running with 1 threads.
[11/09 21:10:12     22s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:10:12     22s] #spOpts: mergeVia=F 
[11/09 21:10:12     22s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:12     22s] Initializing multi-corner resistance tables ...
[11/09 21:10:12     23s] Effort level <high> specified for reg2reg path_group
[11/09 21:10:12     23s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:10:12     23s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:10:12     23s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:10:12     23s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:10:12     23s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:10:12     23s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:10:12     23s] 	...
[11/09 21:10:12     23s] 	Reporting only the 20 first cells found...
[11/09 21:10:12     23s] 
[11/09 21:10:12     23s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.3M, totSessionCpu=0:00:23 **
[11/09 21:10:12     23s] **INFO: DRVs not fixed with -incr option
[11/09 21:10:12     23s] #Created 41 library cell signatures
[11/09 21:10:12     23s] #Created 699 NETS and 0 SPECIALNETS signatures
[11/09 21:10:12     23s] #Created 4237 instance signatures
[11/09 21:10:12     23s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 683.73 (MB), peak = 723.83 (MB)
[11/09 21:10:12     23s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 683.75 (MB), peak = 723.83 (MB)
[11/09 21:10:12     23s] Begin checking placement ... (start mem=910.4M, init mem=910.3M)
[11/09 21:10:12     23s] *info: Placed = 4213          
[11/09 21:10:12     23s] *info: Unplaced = 0           
[11/09 21:10:12     23s] Placement Density:100.00%(575424/575424)
[11/09 21:10:12     23s] Placement Density (including fixed std cells):100.00%(575424/575424)
[11/09 21:10:12     23s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=910.3M)
[11/09 21:10:12     23s]  Initial DC engine is -> aae
[11/09 21:10:12     23s]  
[11/09 21:10:12     23s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:10:12     23s]  
[11/09 21:10:12     23s]  
[11/09 21:10:12     23s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:10:12     23s]  
[11/09 21:10:12     23s] Reset EOS DB
[11/09 21:10:12     23s] Ignoring AAE DB Resetting ...
[11/09 21:10:12     23s]  Set Options for AAE Based Opt flow 
[11/09 21:10:12     23s] *** optDesign -postRoute ***
[11/09 21:10:12     23s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:10:12     23s] Setup Target Slack: user slack 0
[11/09 21:10:12     23s] Hold Target Slack: user slack 0
[11/09 21:10:12     23s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:10:12     23s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:12     23s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 910.3M)
[11/09 21:10:12     23s] Multi-VT timing optimization disabled based on library information.
[11/09 21:10:12     23s] Summary for sequential cells idenfication: 
[11/09 21:10:12     23s] Identified SBFF number: 3
[11/09 21:10:12     23s] Identified MBFF number: 0
[11/09 21:10:12     23s] Not identified SBFF number: 0
[11/09 21:10:12     23s] Not identified MBFF number: 0
[11/09 21:10:12     23s] Number of sequential cells which are not FFs: 1
[11/09 21:10:12     23s] 
[11/09 21:10:12     23s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:10:12     23s] Extraction called for design 'layout_lab_design' of instances=4237 and nets=699 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:10:12     23s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:12     23s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:12     23s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:10:12     23s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:12     23s] Process corner(s) are loaded.
[11/09 21:10:12     23s]  Corner: osu05
[11/09 21:10:12     23s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:10:12     23s] Assumed metal fill uses the following parameters:
[11/09 21:10:12     23s]               Active Spacing      Min. Width
[11/09 21:10:12     23s]                 [microns]         [microns]
[11/09 21:10:12     23s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:10:12     23s]   Layer M1        0.600             0.400 
[11/09 21:10:12     23s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:10:12     23s]   Layer M2        0.600             0.400 
[11/09 21:10:12     23s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:10:12     23s]   Layer M3        0.600             0.400 
[11/09 21:10:12     23s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:10:12     23s]       RC Corner Indexes            0   
[11/09 21:10:12     23s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:12     23s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:10:12     23s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:12     23s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:12     23s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:12     23s] Shrink Factor                : 1.00000
[11/09 21:10:12     23s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:10:12     23s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:12     23s] Initializing multi-corner resistance tables ...
[11/09 21:10:12     23s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 902.3M)
[11/09 21:10:12     23s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:10:12     23s] Extracted 10.0313% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 20.0417% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 30.0313% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 40.0417% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 50.0313% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 60.0417% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 70.0313% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 80.0417% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 90.0313% (CPU Time= 0:00:00.0  MEM= 958.4M)
[11/09 21:10:12     23s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 958.4M)
[11/09 21:10:12     23s] Number of Extracted Resistors     : 8641
[11/09 21:10:12     23s] Number of Extracted Ground Cap.   : 9299
[11/09 21:10:12     23s] Number of Extracted Coupling Cap. : 10560
[11/09 21:10:12     23s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:12     23s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:10:12     23s]  Corner: osu05
[11/09 21:10:12     23s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 920.3M)
[11/09 21:10:12     23s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:10:12     23s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 690 times net's RC data read were performed.
[11/09 21:10:12     23s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=924.332M)
[11/09 21:10:12     23s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:12     23s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=924.332M)
[11/09 21:10:12     23s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 924.332M)
[11/09 21:10:12     23s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:12     23s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 924.3M)
[11/09 21:10:12     23s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:12     23s] Initializing multi-corner resistance tables ...
[11/09 21:10:12     23s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:10:12     23s] #################################################################################
[11/09 21:10:12     23s] # Design Stage: PostRoute
[11/09 21:10:12     23s] # Design Name: layout_lab_design
[11/09 21:10:12     23s] # Design Mode: 90nm
[11/09 21:10:12     23s] # Analysis Mode: MMMC OCV 
[11/09 21:10:12     23s] # Parasitics Mode: SPEF/RCDB
[11/09 21:10:12     23s] # Signoff Settings: SI On 
[11/09 21:10:12     23s] #################################################################################
[11/09 21:10:12     23s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:12     23s] Setting infinite Tws ...
[11/09 21:10:12     23s] First Iteration Infinite Tw... 
[11/09 21:10:12     23s] Calculate early delays in OCV mode...
[11/09 21:10:12     23s] Calculate late delays in OCV mode...
[11/09 21:10:12     23s] Topological Sorting (CPU = 0:00:00.0, MEM = 922.3M, InitMEM = 922.3M)
[11/09 21:10:13     23s] Total number of fetched objects 690
[11/09 21:10:13     23s] AAE_INFO-618: Total number of nets in the design is 699,  98.6 percent of the nets selected for SI analysis
[11/09 21:10:13     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:13     23s] End delay calculation. (MEM=975.25 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:10:13     23s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:10:13     23s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 975.2M) ***
[11/09 21:10:13     23s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 975.2M)
[11/09 21:10:13     23s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:10:13     23s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 975.2M)
[11/09 21:10:13     23s] 
[11/09 21:10:13     23s] Executing IPO callback for view pruning ..
[11/09 21:10:13     23s] Starting SI iteration 2
[11/09 21:10:13     23s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:13     23s] Calculate early delays in OCV mode...
[11/09 21:10:13     23s] Calculate late delays in OCV mode...
[11/09 21:10:13     23s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:10:13     23s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 690. 
[11/09 21:10:13     23s] Total number of fetched objects 690
[11/09 21:10:13     23s] AAE_INFO-618: Total number of nets in the design is 699,  0.0 percent of the nets selected for SI analysis
[11/09 21:10:13     23s] End delay calculation. (MEM=983.297 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:10:13     23s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 983.3M) ***
[11/09 21:10:13     23s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:23.6 mem=983.3M)
[11/09 21:10:13     23s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.324  |  4.324  |  6.272  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 888.5M, totSessionCpu=0:00:24 **
[11/09 21:10:13     23s] Setting latch borrow mode to budget during optimization.
[11/09 21:10:13     23s] *** Timing Is met
[11/09 21:10:13     23s] *** Check timing (0:00:00.0)
[11/09 21:10:13     23s] *** Setup timing is met (target slack 0ns)
[11/09 21:10:13     23s]   Timing/DRV Snapshot: (REF)
[11/09 21:10:13     23s]      Weighted WNS: 0.000
[11/09 21:10:13     23s]       All  PG WNS: 0.000
[11/09 21:10:13     23s]       High PG WNS: 0.000
[11/09 21:10:13     23s]       All  PG TNS: 0.000
[11/09 21:10:13     23s]       High PG TNS: 0.000
[11/09 21:10:13     23s]          Tran DRV: 0
[11/09 21:10:13     23s]           Cap DRV: 0
[11/09 21:10:13     23s]        Fanout DRV: 0
[11/09 21:10:13     23s]            Glitch: 0
[11/09 21:10:13     23s]    Category Slack: { [L, 4.324] [H, 4.324] }
[11/09 21:10:13     23s] 
[11/09 21:10:13     23s] Summary for sequential cells idenfication: 
[11/09 21:10:13     23s] Identified SBFF number: 3
[11/09 21:10:13     23s] Identified MBFF number: 0
[11/09 21:10:13     23s] Not identified SBFF number: 0
[11/09 21:10:13     23s] Not identified MBFF number: 0
[11/09 21:10:13     23s] Number of sequential cells which are not FFs: 1
[11/09 21:10:13     23s] 
[11/09 21:10:13     23s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:10:13     23s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:10:13     23s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.324  |  4.324  |  6.272  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 910.5M, totSessionCpu=0:00:24 **
[11/09 21:10:13     23s] -routeWithEco false                      # bool, default=false
[11/09 21:10:13     23s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:10:13     23s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:10:13     23s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:10:13     23s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:10:13     23s] 
[11/09 21:10:13     23s] globalDetailRoute
[11/09 21:10:13     23s] 
[11/09 21:10:13     23s] #setNanoRouteMode -routeWithEco true
[11/09 21:10:13     23s] #Start globalDetailRoute on Sat Nov  9 21:10:13 2019
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 690 times net's RC data read were performed.
[11/09 21:10:13     23s] ### Net info: total nets: 699
[11/09 21:10:13     23s] ### Net info: dirty nets: 0
[11/09 21:10:13     23s] ### Net info: marked as disconnected nets: 0
[11/09 21:10:13     23s] ### Net info: fully routed nets: 675
[11/09 21:10:13     23s] ### Net info: trivial (single pin) nets: 0
[11/09 21:10:13     23s] ### Net info: unrouted nets: 24
[11/09 21:10:13     23s] ### Net info: re-extraction nets: 0
[11/09 21:10:13     23s] ### Net info: ignored nets: 0
[11/09 21:10:13     23s] ### Net info: skip routing nets: 0
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:13     23s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:10:13     23s] #Loading the last recorded routing design signature
[11/09 21:10:13     23s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:10:13     23s] #No placement changes detected since last routing
[11/09 21:10:13     23s] #Start routing data preparation.
[11/09 21:10:13     23s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:10:13     23s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:10:13     23s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:10:13     23s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:10:13     23s] #Voltage range [0.000 - 5.000] has 697 nets.
[11/09 21:10:13     23s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:10:13     23s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:10:13     23s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:10:13     23s] #Regenerating Ggrids automatically.
[11/09 21:10:13     23s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:10:13     23s] #Using automatically generated G-grids.
[11/09 21:10:13     23s] #Done routing data preparation.
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.20 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #Merging special wires...
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #66 routed nets are extracted.
[11/09 21:10:13     23s] #609 routed net(s) are imported.
[11/09 21:10:13     23s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:10:13     23s] #Total number of nets = 699.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:10:13     23s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #Total number of nets = 0.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Cpu time = 00:00:00
[11/09 21:10:13     23s] #Elapsed time = 00:00:00
[11/09 21:10:13     23s] #Increased memory = 0.63 (MB)
[11/09 21:10:13     23s] #Total memory = 718.23 (MB)
[11/09 21:10:13     23s] #Peak memory = 732.24 (MB)
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #Total number of nets = 0.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Start Detail Routing..
[11/09 21:10:13     23s] #start initial detail routing ...
[11/09 21:10:13     23s] #    number of violations = 0
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.03 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #start 1st optimization iteration ...
[11/09 21:10:13     23s] #    number of violations = 0
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.03 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #Complete Detail Routing.
[11/09 21:10:13     23s] #Total wire length = 100507 um.
[11/09 21:10:13     23s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal1 = 10325 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal2 = 49272 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal3 = 40910 um.
[11/09 21:10:13     23s] #Total number of vias = 3845
[11/09 21:10:13     23s] #Up-Via Summary (total 3845):
[11/09 21:10:13     23s] #           
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #  Metal 1         2277
[11/09 21:10:13     23s] #  Metal 2         1568
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #                  3845 
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Total number of DRC violations = 0
[11/09 21:10:13     23s] #Cpu time = 00:00:00
[11/09 21:10:13     23s] #Elapsed time = 00:00:00
[11/09 21:10:13     23s] #Increased memory = 0.02 (MB)
[11/09 21:10:13     23s] #Total memory = 718.25 (MB)
[11/09 21:10:13     23s] #Peak memory = 732.24 (MB)
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #Total number of nets = 0.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Start Post Route wire spreading..
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #Total number of nets = 0.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Start data preparation for wire spreading...
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Data preparation is done on Sat Nov  9 21:10:13 2019
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Start Post Route Wire Spread.
[11/09 21:10:13     23s] #Done with 287 horizontal wires in 1 hboxes and 356 vertical wires in 1 hboxes.
[11/09 21:10:13     23s] #Complete Post Route Wire Spread.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Total wire length = 103483 um.
[11/09 21:10:13     23s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:13     23s] #Total number of vias = 3845
[11/09 21:10:13     23s] #Up-Via Summary (total 3845):
[11/09 21:10:13     23s] #           
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #  Metal 1         2277
[11/09 21:10:13     23s] #  Metal 2         1568
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #                  3845 
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #    number of violations = 0
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.72 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #CELL_VIEW layout_lab_design,init has no DRC violation.
[11/09 21:10:13     23s] #Total number of DRC violations = 0
[11/09 21:10:13     23s] #Post Route wire spread is done.
[11/09 21:10:13     23s] #Total wire length = 103483 um.
[11/09 21:10:13     23s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:13     23s] #Total number of vias = 3845
[11/09 21:10:13     23s] #Up-Via Summary (total 3845):
[11/09 21:10:13     23s] #           
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #  Metal 1         2277
[11/09 21:10:13     23s] #  Metal 2         1568
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #                  3845 
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #Total number of nets = 0.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Start Detail Routing..
[11/09 21:10:13     23s] #start initial detail routing ...
[11/09 21:10:13     23s] #    number of violations = 0
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.24 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #start 1st optimization iteration ...
[11/09 21:10:13     23s] #    number of violations = 0
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.24 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #Complete Detail Routing.
[11/09 21:10:13     23s] #Total wire length = 103483 um.
[11/09 21:10:13     23s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:13     23s] #Total number of vias = 3845
[11/09 21:10:13     23s] #Up-Via Summary (total 3845):
[11/09 21:10:13     23s] #           
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #  Metal 1         2277
[11/09 21:10:13     23s] #  Metal 2         1568
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #                  3845 
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Total number of DRC violations = 0
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #start routing for process antenna violation fix ...
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Connectivity extraction summary:
[11/09 21:10:13     23s] #Total number of nets = 0.
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.47 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Total wire length = 103483 um.
[11/09 21:10:13     23s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:13     23s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:13     23s] #Total number of vias = 3845
[11/09 21:10:13     23s] #Up-Via Summary (total 3845):
[11/09 21:10:13     23s] #           
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #  Metal 1         2277
[11/09 21:10:13     23s] #  Metal 2         1568
[11/09 21:10:13     23s] #-----------------------
[11/09 21:10:13     23s] #                  3845 
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #Total number of DRC violations = 0
[11/09 21:10:13     23s] #
[11/09 21:10:13     23s] #detailRoute Statistics:
[11/09 21:10:13     23s] #Cpu time = 00:00:00
[11/09 21:10:13     23s] #Elapsed time = 00:00:00
[11/09 21:10:13     23s] #Increased memory = 0.66 (MB)
[11/09 21:10:13     23s] #Total memory = 718.89 (MB)
[11/09 21:10:13     23s] #Peak memory = 732.24 (MB)
[11/09 21:10:13     23s] #Updating routing design signature
[11/09 21:10:13     23s] #Created 41 library cell signatures
[11/09 21:10:13     23s] #Created 699 NETS and 0 SPECIALNETS signatures
[11/09 21:10:13     23s] #Created 4237 instance signatures
[11/09 21:10:13     23s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.89 (MB), peak = 732.24 (MB)
[11/09 21:10:13     23s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.90 (MB), peak = 732.24 (MB)
[11/09 21:10:13     24s] #
[11/09 21:10:13     24s] #globalDetailRoute statistics:
[11/09 21:10:13     24s] #Cpu time = 00:00:00
[11/09 21:10:13     24s] #Elapsed time = 00:00:00
[11/09 21:10:13     24s] #Increased memory = -23.09 (MB)
[11/09 21:10:13     24s] #Total memory = 695.77 (MB)
[11/09 21:10:13     24s] #Peak memory = 732.24 (MB)
[11/09 21:10:13     24s] #Number of warnings = 18
[11/09 21:10:13     24s] #Total number of warnings = 43
[11/09 21:10:13     24s] #Number of fails = 0
[11/09 21:10:13     24s] #Total number of fails = 0
[11/09 21:10:13     24s] #Complete globalDetailRoute on Sat Nov  9 21:10:13 2019
[11/09 21:10:13     24s] #
[11/09 21:10:13     24s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 879.6M, totSessionCpu=0:00:24 **
[11/09 21:10:13     24s] -routeWithEco false                      # bool, default=false
[11/09 21:10:13     24s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:10:13     24s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:10:13     24s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:10:13     24s] Extraction called for design 'layout_lab_design' of instances=4237 and nets=699 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:10:13     24s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:10:13     24s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:10:13     24s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:10:13     24s] RC Extraction called in multi-corner(1) mode.
[11/09 21:10:13     24s] Process corner(s) are loaded.
[11/09 21:10:13     24s]  Corner: osu05
[11/09 21:10:13     24s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:10:13     24s] Assumed metal fill uses the following parameters:
[11/09 21:10:13     24s]               Active Spacing      Min. Width
[11/09 21:10:13     24s]                 [microns]         [microns]
[11/09 21:10:13     24s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:10:13     24s]   Layer M1        0.600             0.400 
[11/09 21:10:13     24s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:10:13     24s]   Layer M2        0.600             0.400 
[11/09 21:10:13     24s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:10:13     24s]   Layer M3        0.600             0.400 
[11/09 21:10:13     24s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:10:13     24s]       RC Corner Indexes            0   
[11/09 21:10:13     24s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:10:13     24s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:10:13     24s] Resistance Scaling Factor    : 1.00000 
[11/09 21:10:13     24s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:10:13     24s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:10:13     24s] Shrink Factor                : 1.00000
[11/09 21:10:13     24s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:10:13     24s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:13     24s] Initializing multi-corner resistance tables ...
[11/09 21:10:13     24s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 879.6M)
[11/09 21:10:13     24s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:10:13     24s] Extracted 10.0275% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 20.026% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 30.0246% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 40.0231% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 50.0217% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 60.0202% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 70.0188% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 80.0173% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 90.0159% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 956.6M)
[11/09 21:10:13     24s] Number of Extracted Resistors     : 10759
[11/09 21:10:13     24s] Number of Extracted Ground Cap.   : 11417
[11/09 21:10:13     24s] Number of Extracted Coupling Cap. : 11248
[11/09 21:10:13     24s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:13     24s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:10:13     24s]  Corner: osu05
[11/09 21:10:13     24s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 924.6M)
[11/09 21:10:13     24s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:10:13     24s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 690 times net's RC data read were performed.
[11/09 21:10:13     24s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=922.566M)
[11/09 21:10:13     24s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:13     24s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=922.566M)
[11/09 21:10:13     24s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 922.566M)
[11/09 21:10:13     24s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 893.6M, totSessionCpu=0:00:24 **
[11/09 21:10:13     24s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:10:13     24s] Begin IPO call back ...
[11/09 21:10:14     24s] End IPO call back ...
[11/09 21:10:14     24s] #################################################################################
[11/09 21:10:14     24s] # Design Stage: PostRoute
[11/09 21:10:14     24s] # Design Name: layout_lab_design
[11/09 21:10:14     24s] # Design Mode: 90nm
[11/09 21:10:14     24s] # Analysis Mode: MMMC OCV 
[11/09 21:10:14     24s] # Parasitics Mode: SPEF/RCDB
[11/09 21:10:14     24s] # Signoff Settings: SI On 
[11/09 21:10:14     24s] #################################################################################
[11/09 21:10:14     24s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:14     24s] Setting infinite Tws ...
[11/09 21:10:14     24s] First Iteration Infinite Tw... 
[11/09 21:10:14     24s] Calculate early delays in OCV mode...
[11/09 21:10:14     24s] Calculate late delays in OCV mode...
[11/09 21:10:14     24s] Topological Sorting (CPU = 0:00:00.0, MEM = 894.6M, InitMEM = 894.6M)
[11/09 21:10:14     24s] Initializing multi-corner capacitance tables ... 
[11/09 21:10:14     24s] Initializing multi-corner resistance tables ...
[11/09 21:10:14     24s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:10:14     24s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 913.7M)
[11/09 21:10:14     24s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:14     24s] Total number of fetched objects 690
[11/09 21:10:14     24s] AAE_INFO-618: Total number of nets in the design is 699,  98.6 percent of the nets selected for SI analysis
[11/09 21:10:14     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:10:14     24s] End delay calculation. (MEM=950.5 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:10:14     24s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:10:14     24s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 950.5M) ***
[11/09 21:10:14     24s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 950.5M)
[11/09 21:10:14     24s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:10:14     24s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 950.5M)
[11/09 21:10:14     24s] Starting SI iteration 2
[11/09 21:10:14     24s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:10:14     24s] Calculate early delays in OCV mode...
[11/09 21:10:14     24s] Calculate late delays in OCV mode...
[11/09 21:10:14     24s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:10:14     24s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 690. 
[11/09 21:10:14     24s] Total number of fetched objects 690
[11/09 21:10:14     24s] AAE_INFO-618: Total number of nets in the design is 699,  0.0 percent of the nets selected for SI analysis
[11/09 21:10:14     24s] End delay calculation. (MEM=958.547 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:10:14     24s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 958.5M) ***
[11/09 21:10:14     24s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:24.7 mem=958.5M)
[11/09 21:10:14     24s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 893.8M, totSessionCpu=0:00:25 **
[11/09 21:10:14     24s] *** Timing Is met
[11/09 21:10:14     24s] *** Check timing (0:00:00.0)
[11/09 21:10:14     24s] Running postRoute recovery in postEcoRoute mode
[11/09 21:10:14     24s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 893.8M, totSessionCpu=0:00:25 **
[11/09 21:10:14     24s]   Timing/DRV Snapshot: (TGT)
[11/09 21:10:14     24s]      Weighted WNS: 0.000
[11/09 21:10:14     24s]       All  PG WNS: 0.000
[11/09 21:10:14     24s]       High PG WNS: 0.000
[11/09 21:10:14     24s]       All  PG TNS: 0.000
[11/09 21:10:14     24s]       High PG TNS: 0.000
[11/09 21:10:14     24s]          Tran DRV: 0
[11/09 21:10:14     24s]           Cap DRV: 0
[11/09 21:10:14     24s]        Fanout DRV: 0
[11/09 21:10:14     24s]            Glitch: 0
[11/09 21:10:14     24s]    Category Slack: { [L, 4.279] [H, 4.279] }
[11/09 21:10:14     24s] 
[11/09 21:10:14     24s] Checking setup slack degradation ...
[11/09 21:10:14     24s] 
[11/09 21:10:14     24s] Recovery Manager:
[11/09 21:10:14     24s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:10:14     24s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:10:14     24s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:10:14     24s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:10:14     24s] 
[11/09 21:10:14     24s] Checking DRV degradation...
[11/09 21:10:14     24s] 
[11/09 21:10:14     24s] Recovery Manager:
[11/09 21:10:14     24s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:10:14     24s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:10:14     24s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:10:14     24s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:10:14     24s] 
[11/09 21:10:14     24s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:10:14     24s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=893.77M, totSessionCpu=0:00:25).
[11/09 21:10:14     24s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 893.8M, totSessionCpu=0:00:25 **
[11/09 21:10:14     24s] 
[11/09 21:10:14     24s] Latch borrow mode reset to max_borrow
[11/09 21:10:14     24s] Reported timing to dir ./timingReports
[11/09 21:10:14     24s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 893.8M, totSessionCpu=0:00:25 **
[11/09 21:10:14     24s] Begin: glitch net info
[11/09 21:10:14     24s] glitch slack range: number of glitch nets
[11/09 21:10:14     24s] glitch slack < -0.32 : 0
[11/09 21:10:14     24s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:10:14     24s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:10:14     24s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:10:14     24s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:10:14     24s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:10:14     24s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:10:14     24s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:10:14     24s] -0.04 < glitch slack : 0
[11/09 21:10:14     24s] End: glitch net info
[11/09 21:10:15     24s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.279  |  4.279  |  6.224  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.568%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 893.8M, totSessionCpu=0:00:25 **
[11/09 21:10:15     24s]  ReSet Options after AAE Based Opt flow 
[11/09 21:10:15     24s] *** Finished optDesign ***
[11/09 21:10:15     24s] 
[11/09 21:10:15     24s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.1 real=0:00:03.2)
[11/09 21:10:15     24s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:10:15     24s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.4)
[11/09 21:10:15     24s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:10:15     24s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:10:15     24s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:10:15     24s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:10:15     24s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:10:15     24s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:10:15     24s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:10:15     24s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:10:15     24s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:10:15     24s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:10:15     24s] Type 'man IMPSP-5217' for more detail.
[11/09 21:10:15     24s] Core basic site is core
[11/09 21:10:15     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:10:15     24s]   Signal wire search tree: 10875 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:10:15     24s] *INFO: Adding fillers to top-module.
[11/09 21:10:15     24s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:10:15     24s] <CMD> ecoRoute
[11/09 21:10:15     24s] 
[11/09 21:10:15     24s] globalDetailRoute
[11/09 21:10:15     24s] 
[11/09 21:10:15     24s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:10:15     24s] #setNanoRouteMode -routeWithEco true
[11/09 21:10:15     24s] #Start globalDetailRoute on Sat Nov  9 21:10:15 2019
[11/09 21:10:15     24s] #
[11/09 21:10:15     24s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 690 times net's RC data read were performed.
[11/09 21:10:15     24s] ### Net info: total nets: 699
[11/09 21:10:15     24s] ### Net info: dirty nets: 0
[11/09 21:10:15     24s] ### Net info: marked as disconnected nets: 0
[11/09 21:10:15     25s] ### Net info: fully routed nets: 675
[11/09 21:10:15     25s] ### Net info: trivial (single pin) nets: 0
[11/09 21:10:15     25s] ### Net info: unrouted nets: 24
[11/09 21:10:15     25s] ### Net info: re-extraction nets: 0
[11/09 21:10:15     25s] ### Net info: ignored nets: 0
[11/09 21:10:15     25s] ### Net info: skip routing nets: 0
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:10:15     25s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:10:15     25s] #Start routing data preparation.
[11/09 21:10:15     25s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:10:15     25s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:10:15     25s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:10:15     25s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:10:15     25s] #Voltage range [0.000 - 5.000] has 697 nets.
[11/09 21:10:15     25s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:10:15     25s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:10:15     25s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:10:15     25s] #Regenerating Ggrids automatically.
[11/09 21:10:15     25s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:10:15     25s] #Using automatically generated G-grids.
[11/09 21:10:15     25s] #Done routing data preparation.
[11/09 21:10:15     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.92 (MB), peak = 740.94 (MB)
[11/09 21:10:15     25s] #Merging special wires...
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Connectivity extraction summary:
[11/09 21:10:15     25s] #Total number of nets = 0.
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Connectivity extraction summary:
[11/09 21:10:15     25s] #Total number of nets = 0.
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Cpu time = 00:00:00
[11/09 21:10:15     25s] #Elapsed time = 00:00:00
[11/09 21:10:15     25s] #Increased memory = 0.62 (MB)
[11/09 21:10:15     25s] #Total memory = 710.92 (MB)
[11/09 21:10:15     25s] #Peak memory = 740.94 (MB)
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Connectivity extraction summary:
[11/09 21:10:15     25s] #Total number of nets = 0.
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Start Detail Routing..
[11/09 21:10:15     25s] #start initial detail routing ...
[11/09 21:10:15     25s] #    number of violations = 0
[11/09 21:10:15     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.72 (MB), peak = 740.94 (MB)
[11/09 21:10:15     25s] #start 1st optimization iteration ...
[11/09 21:10:15     25s] #    number of violations = 0
[11/09 21:10:15     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.72 (MB), peak = 740.94 (MB)
[11/09 21:10:15     25s] #Complete Detail Routing.
[11/09 21:10:15     25s] #Total wire length = 103483 um.
[11/09 21:10:15     25s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:15     25s] #Total number of vias = 3845
[11/09 21:10:15     25s] #Up-Via Summary (total 3845):
[11/09 21:10:15     25s] #           
[11/09 21:10:15     25s] #-----------------------
[11/09 21:10:15     25s] #  Metal 1         2277
[11/09 21:10:15     25s] #  Metal 2         1568
[11/09 21:10:15     25s] #-----------------------
[11/09 21:10:15     25s] #                  3845 
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Total number of DRC violations = 0
[11/09 21:10:15     25s] #Cpu time = 00:00:00
[11/09 21:10:15     25s] #Elapsed time = 00:00:00
[11/09 21:10:15     25s] #Increased memory = 0.03 (MB)
[11/09 21:10:15     25s] #Total memory = 710.95 (MB)
[11/09 21:10:15     25s] #Peak memory = 740.94 (MB)
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Connectivity extraction summary:
[11/09 21:10:15     25s] #Total number of nets = 0.
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Start Detail Routing..
[11/09 21:10:15     25s] #start initial detail routing ...
[11/09 21:10:15     25s] #    number of violations = 0
[11/09 21:10:15     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.72 (MB), peak = 740.94 (MB)
[11/09 21:10:15     25s] #start 1st optimization iteration ...
[11/09 21:10:15     25s] #    number of violations = 0
[11/09 21:10:15     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 711.72 (MB), peak = 740.94 (MB)
[11/09 21:10:15     25s] #Complete Detail Routing.
[11/09 21:10:15     25s] #Total wire length = 103483 um.
[11/09 21:10:15     25s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:15     25s] #Total number of vias = 3845
[11/09 21:10:15     25s] #Up-Via Summary (total 3845):
[11/09 21:10:15     25s] #           
[11/09 21:10:15     25s] #-----------------------
[11/09 21:10:15     25s] #  Metal 1         2277
[11/09 21:10:15     25s] #  Metal 2         1568
[11/09 21:10:15     25s] #-----------------------
[11/09 21:10:15     25s] #                  3845 
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Total number of DRC violations = 0
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #start routing for process antenna violation fix ...
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Connectivity extraction summary:
[11/09 21:10:15     25s] #Total number of nets = 0.
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.95 (MB), peak = 740.94 (MB)
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Total wire length = 103483 um.
[11/09 21:10:15     25s] #Total half perimeter of net bounding box = 76463 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal1 = 10337 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal2 = 50628 um.
[11/09 21:10:15     25s] #Total wire length on LAYER metal3 = 42518 um.
[11/09 21:10:15     25s] #Total number of vias = 3845
[11/09 21:10:15     25s] #Up-Via Summary (total 3845):
[11/09 21:10:15     25s] #           
[11/09 21:10:15     25s] #-----------------------
[11/09 21:10:15     25s] #  Metal 1         2277
[11/09 21:10:15     25s] #  Metal 2         1568
[11/09 21:10:15     25s] #-----------------------
[11/09 21:10:15     25s] #                  3845 
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #Total number of DRC violations = 0
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #detailRoute Statistics:
[11/09 21:10:15     25s] #Cpu time = 00:00:00
[11/09 21:10:15     25s] #Elapsed time = 00:00:00
[11/09 21:10:15     25s] #Increased memory = 0.45 (MB)
[11/09 21:10:15     25s] #Total memory = 711.37 (MB)
[11/09 21:10:15     25s] #Peak memory = 740.94 (MB)
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] #globalDetailRoute statistics:
[11/09 21:10:15     25s] #Cpu time = 00:00:00
[11/09 21:10:15     25s] #Elapsed time = 00:00:00
[11/09 21:10:15     25s] #Increased memory = -28.27 (MB)
[11/09 21:10:15     25s] #Total memory = 688.25 (MB)
[11/09 21:10:15     25s] #Peak memory = 740.94 (MB)
[11/09 21:10:15     25s] #Number of warnings = 18
[11/09 21:10:15     25s] #Total number of warnings = 61
[11/09 21:10:15     25s] #Number of fails = 0
[11/09 21:10:15     25s] #Total number of fails = 0
[11/09 21:10:15     25s] #Complete globalDetailRoute on Sat Nov  9 21:10:15 2019
[11/09 21:10:15     25s] #
[11/09 21:10:15     25s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:10:15     25s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:10:15     25s] Start Time: Sat Nov  9 21:10:15 2019
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s] Design Name: layout_lab_design
[11/09 21:10:15     25s] Database Units: 1000
[11/09 21:10:15     25s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1422.0000)
[11/09 21:10:15     25s] Error Limit = 1000; Warning Limit = 50
[11/09 21:10:15     25s] Check all nets
[11/09 21:10:15     25s] Net gnd: has an unconnected terminal, has special routes with opens.
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s] Begin Summary 
[11/09 21:10:15     25s]     2 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[11/09 21:10:15     25s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/09 21:10:15     25s]     3 total info(s) created.
[11/09 21:10:15     25s] End Summary
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s] End Time: Sat Nov  9 21:10:15 2019
[11/09 21:10:15     25s] Time Elapsed: 0:00:00.0
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:10:15     25s]   Verification Complete : 3 Viols.  0 Wrngs.
[11/09 21:10:15     25s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s] <CMD> verify_drc
[11/09 21:10:15     25s]  *** Starting Verify DRC (MEM: 865.6) ***
[11/09 21:10:15     25s] 
[11/09 21:10:15     25s]   VERIFY DRC ...... Starting Verification
[11/09 21:10:15     25s]   VERIFY DRC ...... Initializing
[11/09 21:10:15     25s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:10:15     25s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:10:15     25s]   VERIFY DRC ...... Using new threading
[11/09 21:10:15     25s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/09 21:10:16     25s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s]   Verification Complete : 0 Viols.
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 58.3M) ***
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:10:16     25s] Parse map file...
[11/09 21:10:16     25s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:10:16     25s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:10:16     25s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:10:16     25s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:10:16     25s] Writing GDSII file ...
[11/09 21:10:16     25s] 	****** db unit per micron = 1000 ******
[11/09 21:10:16     25s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:10:16     25s] 	****** unit scaling factor = 1 ******
[11/09 21:10:16     25s] Output for instance
[11/09 21:10:16     25s] Output for bump
[11/09 21:10:16     25s] Output for physical terminals
[11/09 21:10:16     25s] Output for logical terminals
[11/09 21:10:16     25s] Output for regular nets
[11/09 21:10:16     25s] Output for special nets and metal fills
[11/09 21:10:16     25s] Output for via structure generation
[11/09 21:10:16     25s] Statistics for GDS generated (version 3)
[11/09 21:10:16     25s] ----------------------------------------
[11/09 21:10:16     25s] Stream Out Layer Mapping Information:
[11/09 21:10:16     25s] GDS Layer Number          GDS Layer Name
[11/09 21:10:16     25s] ----------------------------------------
[11/09 21:10:16     25s]     49                            metal1
[11/09 21:10:16     25s]     50                               via
[11/09 21:10:16     25s]     51                            metal2
[11/09 21:10:16     25s]     61                              via2
[11/09 21:10:16     25s]     62                            metal3
[11/09 21:10:16     25s]     49                            metal1
[11/09 21:10:16     25s]     51                            metal2
[11/09 21:10:16     25s]     62                            metal3
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Stream Out Information Processed for GDS version 3:
[11/09 21:10:16     25s] Units: 1000 DBU
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Object                             Count
[11/09 21:10:16     25s] ----------------------------------------
[11/09 21:10:16     25s] Instances                           4237
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Ports/Pins                             0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Nets                                7027
[11/09 21:10:16     25s]     metal layer metal1              1320
[11/09 21:10:16     25s]     metal layer metal2              3720
[11/09 21:10:16     25s]     metal layer metal3              1987
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s]     Via Instances                   3845
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Special Nets                          91
[11/09 21:10:16     25s]     metal layer metal1                86
[11/09 21:10:16     25s]     metal layer metal2                 5
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s]     Via Instances                     62
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Metal Fills                            0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s]     Via Instances                      0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Metal FillOPCs                         0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s]     Via Instances                      0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Text                                  15
[11/09 21:10:16     25s]     metal layer metal3                15
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Blockages                              0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Custom Text                            0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Custom Box                             0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Trim Metal                             0
[11/09 21:10:16     25s] 
[11/09 21:10:16     25s] Output for cells
[11/09 21:10:16     25s] **WARN: (IMPOGDS-1176):	There are 22 empty cells. Check innovus.log# for the details.
[11/09 21:10:16     25s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:10:16     25s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:10:16     25s] ######Streamout is finished!
[11/09 21:10:16     25s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:10:16     25s] Writing Netlist "final.v" ...
[11/09 21:10:16     25s] <CMD> rcOut -spf final.dspf
[11/09 21:10:16     25s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:10:16     25s] Type 'man IMPDC-495' for more detail.
[11/09 21:10:16     25s] 
[11/09 21:10:35     27s] <CMD> pan 338.825 -366.327
[11/09 21:10:42     29s] <CMD> pan 128.900 -143.588
[11/09 21:10:49     30s] <CMD> pan -250.810 202.440
[11/09 21:21:26     95s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:21:26     95s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:21:26     95s] <CMD> getDrawView
[11/09 21:21:26     95s] <CMD> loadWorkspace -name Physical
[11/09 21:21:26     95s] <CMD> win
[11/09 21:21:26     95s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:21:26     95s] <CMD> set conf_qxconf_file NULL
[11/09 21:21:26     95s] <CMD> set conf_qxlib_file NULL
[11/09 21:21:26     95s] <CMD> set defHierChar /
[11/09 21:21:26     95s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:21:26     95s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:21:26     95s] <CMD> set distributed_client_message_echo 1
[11/09 21:21:26     95s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:21:26     95s] <CMD> set floorplan_default_site core
[11/09 21:21:26     95s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:21:26     95s] <CMD> set init_gnd_net gnd
[11/09 21:21:26     95s] <CMD> set init_io_file innovus.io
[11/09 21:21:26     95s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:21:26     95s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:21:26     95s] <CMD> set init_oa_search_lib {}
[11/09 21:21:26     95s] <CMD> set init_pwr_net vdd
[11/09 21:21:26     95s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:21:26     95s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:21:26     95s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:21:26     95s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:21:26     95s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:21:26     95s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:21:26     95s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:21:26     95s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:21:26     95s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:21:26     95s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:21:26     95s] <CMD> init_design
[11/09 21:21:26     95s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:21:26     95s] 
[11/09 21:21:26     95s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:21:26     95s] Severity  ID               Count  Summary                                  
[11/09 21:21:26     95s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:21:26     95s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:21:26     95s] 
[11/09 21:21:26     95s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:21:26     95s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:21:26     95s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:21:26     95s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:21:26     95s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:21:26     95s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:21:26     95s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:21:26     95s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:21:26     95s] <CMD> unfixAllIos
[11/09 21:21:26     95s] <CMD> legalizePin
[11/09 21:21:26     95s] #- Begin legalizePin (date=11/09 21:21:26, mem=1052.5M)
[11/09 21:21:26     95s] 
[11/09 21:21:26     95s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:21:26     95s] Summary report for top level: [layout_lab_design] 
[11/09 21:21:26     95s] 	Total Pads                         : 16
[11/09 21:21:26     95s] 	Total Pins                         : 0
[11/09 21:21:26     95s] 	Legally Assigned Pins              : 0
[11/09 21:21:26     95s] 	Illegally Assigned Pins            : 0
[11/09 21:21:26     95s] 	Unplaced Pins                      : 0
[11/09 21:21:26     95s] 	Constant/Spl Net Pins              : 0
[11/09 21:21:26     95s] 	Internal Pins                      : 0
[11/09 21:21:26     95s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:21:26     95s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:21:26     95s] End of Summary report
[11/09 21:21:26     95s] End pin legalization for the partition [layout_lab_design].
[11/09 21:21:26     95s] 
[11/09 21:21:26     95s] #- End legalizePin (date=11/09 21:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.5M, current mem=1052.5M)
[11/09 21:21:26     95s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:21:26     95s] #- Begin addRing (date=11/09 21:21:26, mem=1052.5M)
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:21:26     95s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:21:26     95s] 
[11/09 21:21:26     95s] Ring generation is complete; vias are now being generated.
[11/09 21:21:26     95s] addRing created 8 wires.
[11/09 21:21:26     95s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:21:26     95s] +--------+----------------+----------------+
[11/09 21:21:26     95s] |  Layer |     Created    |     Deleted    |
[11/09 21:21:26     95s] +--------+----------------+----------------+
[11/09 21:21:26     95s] | metal1 |        4       |       NA       |
[11/09 21:21:26     95s] |   via  |        8       |        0       |
[11/09 21:21:26     95s] | metal2 |        4       |       NA       |
[11/09 21:21:26     95s] +--------+----------------+----------------+
[11/09 21:21:26     95s] #- End addRing (date=11/09 21:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.5M, current mem=1052.5M)
[11/09 21:21:26     95s] <CMD> setPlaceMode -congEffort medium
[11/09 21:21:26     95s] <CMD> placeDesign -inPlaceOpt
[11/09 21:21:26     95s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:21:26     95s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:21:26     95s] *** Starting placeDesign concurrent flow ***
[11/09 21:21:26     95s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:21:26     95s] Set Using Default Delay Limit as 101.
[11/09 21:21:26     95s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:21:26     95s] Set Default Net Delay as 0 ps.
[11/09 21:21:26     95s] Set Default Net Load as 0 pF. 
[11/09 21:21:26     95s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:21:26     95s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:21:26     95s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:21:26     95s] Begin IPO call back ...
[11/09 21:21:26     96s] End IPO call back ...
[11/09 21:21:26     96s] #################################################################################
[11/09 21:21:26     96s] # Design Stage: PostRoute
[11/09 21:21:26     96s] # Design Name: layout_lab_design
[11/09 21:21:26     96s] # Design Mode: 90nm
[11/09 21:21:26     96s] # Analysis Mode: MMMC OCV 
[11/09 21:21:26     96s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:26     96s] # Signoff Settings: SI On 
[11/09 21:21:26     96s] #################################################################################
[11/09 21:21:26     96s] Setting infinite Tws ...
[11/09 21:21:26     96s] First Iteration Infinite Tw... 
[11/09 21:21:26     96s] Calculate early delays in OCV mode...
[11/09 21:21:26     96s] Calculate late delays in OCV mode...
[11/09 21:21:26     96s] Topological Sorting (CPU = 0:00:00.0, MEM = 1056.8M, InitMEM = 1056.8M)
[11/09 21:21:26     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:21:26     96s] Updating RC grid for preRoute extraction ...
[11/09 21:21:26     96s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:26     96s] Initializing multi-corner resistance tables ...
[11/09 21:21:27     96s] Total number of fetched objects 690
[11/09 21:21:27     96s] AAE_INFO-618: Total number of nets in the design is 699,  98.6 percent of the nets selected for SI analysis
[11/09 21:21:27     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:27     96s] End delay calculation. (MEM=1139.74 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 21:21:27     96s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:21:27     96s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1139.7M) ***
[11/09 21:21:27     96s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1139.7M)
[11/09 21:21:27     96s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:21:27     96s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1139.7M)
[11/09 21:21:27     96s] Starting SI iteration 2
[11/09 21:21:27     96s] Calculate early delays in OCV mode...
[11/09 21:21:27     96s] Calculate late delays in OCV mode...
[11/09 21:21:27     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:21:27     96s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:27     96s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 690. 
[11/09 21:21:27     96s] Total number of fetched objects 690
[11/09 21:21:27     96s] AAE_INFO-618: Total number of nets in the design is 699,  0.0 percent of the nets selected for SI analysis
[11/09 21:21:27     96s] End delay calculation. (MEM=1147.79 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:21:27     96s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1147.8M) ***
[11/09 21:21:27     96s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:21:27     96s] Set Using Default Delay Limit as 1000.
[11/09 21:21:27     96s] Set Default Net Delay as 1000 ps.
[11/09 21:21:27     96s] Set Default Net Load as 0.5 pF. 
[11/09 21:21:27     96s] *** Start deleteBufferTree ***
[11/09 21:21:27     96s] Info: Detect buffers to remove automatically.
[11/09 21:21:27     96s] Analyzing netlist ...
[11/09 21:21:27     96s] Updating netlist
[11/09 21:21:27     96s] 
[11/09 21:21:27     96s] *summary: 24 instances (buffers/inverters) removed
[11/09 21:21:27     96s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:21:27     96s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:21:27     96s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:21:27     96s] Deleted 3551 physical insts (cell - / prefix -).
[11/09 21:21:27     96s] *** Starting "NanoPlace(TM) placement v#1 (mem=1125.6M)" ...
[11/09 21:21:27     96s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:21:27     96s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:21:27     96s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:21:27     96s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:21:27     96s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:21:27     96s] Core basic site is core
[11/09 21:21:27     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:27     96s] Apply auto density screen in pre-place stage.
[11/09 21:21:27     96s] Auto density screen increases utilization from 0.327 to 0.327
[11/09 21:21:27     96s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1125.6M
[11/09 21:21:27     96s] Average module density = 0.327.
[11/09 21:21:27     96s] Density for the design = 0.327.
[11/09 21:21:27     96s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 13344 sites (960768 um^2).
[11/09 21:21:27     96s] Pin Density = 0.1681.
[11/09 21:21:27     96s]             = total # of pins 2243 / total area 13344.
[11/09 21:21:27     96s] Initial padding reaches pin density 0.413 for top
[11/09 21:21:27     96s] Initial padding increases density from 0.327 to 0.535 for top
[11/09 21:21:27     96s] === lastAutoLevel = 6 
[11/09 21:21:27     96s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:21:27     96s] Iteration  1: Total net bbox = 2.611e+04 (1.14e+04 1.47e+04)
[11/09 21:21:27     96s]               Est.  stn bbox = 3.075e+04 (1.37e+04 1.71e+04)
[11/09 21:21:27     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1125.6M
[11/09 21:21:27     96s] Iteration  2: Total net bbox = 2.611e+04 (1.14e+04 1.47e+04)
[11/09 21:21:27     96s]               Est.  stn bbox = 3.075e+04 (1.37e+04 1.71e+04)
[11/09 21:21:27     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1125.6M
[11/09 21:21:27     96s] Iteration  3: Total net bbox = 2.576e+04 (1.23e+04 1.35e+04)
[11/09 21:21:27     96s]               Est.  stn bbox = 3.230e+04 (1.55e+04 1.68e+04)
[11/09 21:21:27     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:27     96s] Iteration  4: Total net bbox = 4.108e+04 (1.89e+04 2.21e+04)
[11/09 21:21:27     96s]               Est.  stn bbox = 5.091e+04 (2.47e+04 2.62e+04)
[11/09 21:21:27     96s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:27     96s] Iteration  5: Total net bbox = 5.305e+04 (2.69e+04 2.62e+04)
[11/09 21:21:27     96s]               Est.  stn bbox = 6.757e+04 (3.53e+04 3.23e+04)
[11/09 21:21:27     96s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:27     97s] Iteration  6: Total net bbox = 6.363e+04 (3.28e+04 3.08e+04)
[11/09 21:21:27     97s]               Est.  stn bbox = 7.991e+04 (4.17e+04 3.82e+04)
[11/09 21:21:27     97s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:28     97s] Iteration  7: Total net bbox = 6.904e+04 (3.57e+04 3.34e+04)
[11/09 21:21:28     97s]               Est.  stn bbox = 8.582e+04 (4.50e+04 4.08e+04)
[11/09 21:21:28     97s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1141.6M
[11/09 21:21:28     98s] Iteration  8: Total net bbox = 7.884e+04 (4.00e+04 3.88e+04)
[11/09 21:21:28     98s]               Est.  stn bbox = 9.572e+04 (4.94e+04 4.63e+04)
[11/09 21:21:28     98s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:28     98s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:21:28     98s] Congestion driven padding in post-place stage.
[11/09 21:21:28     98s] Congestion driven padding increases utilization from 0.535 to 0.744
[11/09 21:21:28     98s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:30     99s] Iteration  9: Total net bbox = 9.800e+04 (5.57e+04 4.23e+04)
[11/09 21:21:30     99s]               Est.  stn bbox = 1.187e+05 (6.85e+04 5.03e+04)
[11/09 21:21:30     99s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1141.6M
[11/09 21:21:30     99s] Iteration 10: Total net bbox = 9.800e+04 (5.57e+04 4.23e+04)
[11/09 21:21:30     99s]               Est.  stn bbox = 1.187e+05 (6.85e+04 5.03e+04)
[11/09 21:21:30     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:30     99s] Iteration 11: Total net bbox = 9.800e+04 (5.57e+04 4.23e+04)
[11/09 21:21:30     99s]               Est.  stn bbox = 1.187e+05 (6.85e+04 5.03e+04)
[11/09 21:21:30     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.6M
[11/09 21:21:30     99s] *** cost = 9.800e+04 (5.57e+04 4.23e+04) (cpu for global=0:00:03.2) real=0:00:03.0***
[11/09 21:21:30     99s] Core Placement runtime cpu: 0:00:03.2 real: 0:00:03.0
[11/09 21:21:30     99s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:21:30     99s] Type 'man IMPSP-9025' for more detail.
[11/09 21:21:30     99s] #spOpts: mergeVia=F 
[11/09 21:21:30     99s] Core basic site is core
[11/09 21:21:30     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:30     99s] *** Starting refinePlace (0:01:40 mem=1141.6M) ***
[11/09 21:21:30     99s] Total net bbox length = 9.800e+04 (5.567e+04 4.233e+04) (ext = 5.641e+03)
[11/09 21:21:30     99s] Starting refinePlace ...
[11/09 21:21:30     99s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:30     99s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[11/09 21:21:30     99s] Density distribution unevenness ratio = 7.306%
[11/09 21:21:30     99s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:21:30     99s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1141.6MB) @(0:01:40 - 0:01:40).
[11/09 21:21:30     99s] Move report: preRPlace moves 638 insts, mean move: 7.56 um, max move: 23.16 um
[11/09 21:21:30     99s] 	Max move on inst (I0/LD/TIM/U11): (394.39, 1236.65) --> (403.20, 1251.00)
[11/09 21:21:30     99s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:21:30     99s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:21:30     99s] Placement tweakage begins.
[11/09 21:21:30     99s] wire length = 1.345e+05
[11/09 21:21:30     99s] wire length = 1.297e+05
[11/09 21:21:30     99s] Placement tweakage ends.
[11/09 21:21:30     99s] Move report: tweak moves 98 insts, mean move: 39.43 um, max move: 106.80 um
[11/09 21:21:30     99s] 	Max move on inst (I0/LD/U9): (506.40, 861.00) --> (429.60, 831.00)
[11/09 21:21:30     99s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:30     99s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1141.6MB) @(0:01:40 - 0:01:40).
[11/09 21:21:30     99s] Move report: Detail placement moves 638 insts, mean move: 13.11 um, max move: 99.90 um
[11/09 21:21:30     99s] 	Max move on inst (I0/LD/U9): (506.07, 854.43) --> (429.60, 831.00)
[11/09 21:21:30     99s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1141.6MB
[11/09 21:21:30     99s] Statistics of distance of Instance movement in refine placement:
[11/09 21:21:30     99s]   maximum (X+Y) =        99.90 um
[11/09 21:21:30     99s]   inst (I0/LD/U9) with max move: (506.07, 854.426) -> (429.6, 831)
[11/09 21:21:30     99s]   mean    (X+Y) =        13.11 um
[11/09 21:21:30     99s] Total instances flipped for WireLenOpt: 27
[11/09 21:21:30     99s] Summary Report:
[11/09 21:21:30     99s] Instances move: 638 (out of 638 movable)
[11/09 21:21:30     99s] Instances flipped: 0
[11/09 21:21:30     99s] Mean displacement: 13.11 um
[11/09 21:21:30     99s] Max displacement: 99.90 um (Instance: I0/LD/U9) (506.07, 854.426) -> (429.6, 831)
[11/09 21:21:30     99s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[11/09 21:21:30     99s] Total instances moved : 638
[11/09 21:21:30     99s] Total net bbox length = 9.472e+04 (5.211e+04 4.261e+04) (ext = 5.531e+03)
[11/09 21:21:30     99s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1141.6MB
[11/09 21:21:30     99s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1141.6MB) @(0:01:40 - 0:01:40).
[11/09 21:21:30     99s] *** Finished refinePlace (0:01:40 mem=1141.6M) ***
[11/09 21:21:30     99s] *** End of Placement (cpu=0:00:03.3, real=0:00:03.0, mem=1141.6M) ***
[11/09 21:21:30     99s] #spOpts: mergeVia=F 
[11/09 21:21:30     99s] Core basic site is core
[11/09 21:21:30     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:30     99s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[11/09 21:21:30     99s] Density distribution unevenness ratio = 7.306%
[11/09 21:21:30     99s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:21:30     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:21:30     99s] Core basic site is core
[11/09 21:21:30     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:30     99s] #spOpts: mergeVia=F 
[11/09 21:21:30     99s] GigaOpt running with 1 threads.
[11/09 21:21:30     99s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:21:30     99s] #spOpts: mergeVia=F 
[11/09 21:21:30     99s] Summary for sequential cells idenfication: 
[11/09 21:21:30     99s] Identified SBFF number: 3
[11/09 21:21:30     99s] Identified MBFF number: 0
[11/09 21:21:30     99s] Not identified SBFF number: 0
[11/09 21:21:30     99s] Not identified MBFF number: 0
[11/09 21:21:30     99s] Number of sequential cells which are not FFs: 1
[11/09 21:21:30     99s] 
[11/09 21:21:30     99s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:21:30     99s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:21:30     99s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:21:30     99s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:21:30     99s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:21:30     99s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:21:30     99s] 	...
[11/09 21:21:30     99s] 	Reporting only the 20 first cells found...
[11/09 21:21:30     99s] 
[11/09 21:21:30     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1078.8M, totSessionCpu=0:01:40 **
[11/09 21:21:30     99s] *** optDesign -preCTS ***
[11/09 21:21:30     99s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:21:30     99s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:21:30     99s] Hold Target Slack: user slack 0
[11/09 21:21:30     99s] Summary for sequential cells idenfication: 
[11/09 21:21:30     99s] Identified SBFF number: 3
[11/09 21:21:30     99s] Identified MBFF number: 0
[11/09 21:21:30     99s] Not identified SBFF number: 0
[11/09 21:21:30     99s] Not identified MBFF number: 0
[11/09 21:21:30     99s] Number of sequential cells which are not FFs: 1
[11/09 21:21:30     99s] 
[11/09 21:21:30     99s] Start to check current routing status for nets...
[11/09 21:21:30     99s] Using hname+ instead name for net compare
[11/09 21:21:30     99s] All nets will be re-routed.
[11/09 21:21:30     99s] End to check current routing status for nets (mem=1078.8M)
[11/09 21:21:30     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1078.8M
[11/09 21:21:30     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1078.8M
[11/09 21:21:30     99s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:21:30     99s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:21:30     99s] [PSP] Initial Peak syMemory usage = 1078.8 MB
[11/09 21:21:30     99s] (I)       Reading DB...
[11/09 21:21:30     99s] (I)       congestionReportName   : 
[11/09 21:21:30     99s] (I)       layerRangeFor2DCongestion : 
[11/09 21:21:30     99s] (I)       buildTerm2TermWires    : 1
[11/09 21:21:30     99s] (I)       doTrackAssignment      : 1
[11/09 21:21:30     99s] (I)       dumpBookshelfFiles     : 0
[11/09 21:21:30     99s] (I)       numThreads             : 1
[11/09 21:21:30     99s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:21:30     99s] (I)       honorPin               : false
[11/09 21:21:30     99s] (I)       honorPinGuide          : true
[11/09 21:21:30     99s] (I)       honorPartition         : false
[11/09 21:21:30     99s] (I)       allowPartitionCrossover: false
[11/09 21:21:30     99s] (I)       honorSingleEntry       : true
[11/09 21:21:30     99s] (I)       honorSingleEntryStrong : true
[11/09 21:21:30     99s] (I)       handleViaSpacingRule   : false
[11/09 21:21:30     99s] (I)       handleEolSpacingRule   : false
[11/09 21:21:30     99s] (I)       PDConstraint           : none
[11/09 21:21:30     99s] (I)       expBetterNDRHandling   : false
[11/09 21:21:30     99s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:21:30     99s] (I)       routingEffortLevel     : 3
[11/09 21:21:30     99s] (I)       effortLevel            : standard
[11/09 21:21:30     99s] [NR-eGR] minRouteLayer          : 2
[11/09 21:21:30     99s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:21:30     99s] (I)       numRowsPerGCell        : 1
[11/09 21:21:30     99s] (I)       speedUpLargeDesign     : 0
[11/09 21:21:30     99s] (I)       speedUpBlkViolationClean: 1
[11/09 21:21:30     99s] (I)       multiThreadingTA       : 1
[11/09 21:21:30     99s] (I)       blockedPinEscape       : 1
[11/09 21:21:30     99s] (I)       blkAwareLayerSwitching : 1
[11/09 21:21:30     99s] (I)       betterClockWireModeling: 1
[11/09 21:21:30     99s] (I)       congestionCleanMode    : 0
[11/09 21:21:30     99s] (I)       optimizationMode       : false
[11/09 21:21:30     99s] (I)       routeSecondPG          : false
[11/09 21:21:30     99s] (I)       punchThroughDistance   : 500.00
[11/09 21:21:30     99s] (I)       scenicBound            : 1.15
[11/09 21:21:30     99s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:21:30     99s] (I)       source-to-sink ratio   : 0.00
[11/09 21:21:30     99s] (I)       targetCongestionRatioH : 1.00
[11/09 21:21:30     99s] (I)       targetCongestionRatioV : 1.00
[11/09 21:21:30     99s] (I)       layerCongestionRatio   : 0.70
[11/09 21:21:30     99s] (I)       m1CongestionRatio      : 0.10
[11/09 21:21:30     99s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:21:30     99s] (I)       localRouteEffort       : 1.00
[11/09 21:21:30     99s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:21:30     99s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:21:30     99s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:21:30     99s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:21:30     99s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:21:30     99s] (I)       blockTrack             : 
[11/09 21:21:30     99s] (I)       routeVias              : 
[11/09 21:21:30     99s] (I)       readTROption           : true
[11/09 21:21:30     99s] (I)       extraSpacingFactor     : 1.00
[11/09 21:21:30     99s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:21:30     99s] (I)       routeSelectedNetsOnly  : false
[11/09 21:21:30     99s] (I)       before initializing RouteDB syMemory usage = 1078.8 MB
[11/09 21:21:30     99s] (I)       starting read tracks
[11/09 21:21:30     99s] (I)       build grid graph
[11/09 21:21:30     99s] (I)       build grid graph start
[11/09 21:21:30     99s] [NR-eGR] Layer1 has no routable track
[11/09 21:21:30     99s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:21:30     99s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:21:30     99s] (I)       build grid graph end
[11/09 21:21:30     99s] (I)       numViaLayers=2
[11/09 21:21:30     99s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:21:30     99s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:21:30     99s] (I)       end build via table
[11/09 21:21:30     99s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:21:30     99s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:21:30     99s] (I)       readDataFromPlaceDB
[11/09 21:21:30     99s] (I)       Read net information..
[11/09 21:21:30     99s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:21:30     99s] (I)       Read testcase time = 0.000 seconds
[11/09 21:21:30     99s] 
[11/09 21:21:30     99s] (I)       build grid graph start
[11/09 21:21:30     99s] (I)       build grid graph end
[11/09 21:21:30     99s] (I)       Model blockage into capacity
[11/09 21:21:30     99s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:21:30     99s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:21:30     99s] (I)       blocked area on Layer2 : 2948217570000  (104.25%)
[11/09 21:21:30     99s] (I)       blocked area on Layer3 : 1775168010000  (62.77%)
[11/09 21:21:30     99s] (I)       Modeling time = 0.000 seconds
[11/09 21:21:30     99s] 
[11/09 21:21:30     99s] (I)       totalPins=2211  totalGlobalPin=2178 (98.51%)
[11/09 21:21:30     99s] (I)       Number of ignored nets = 16
[11/09 21:21:30     99s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:21:30     99s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:21:30     99s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:21:30     99s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:21:30     99s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:21:30     99s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:21:30     99s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:21:30     99s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:21:30     99s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:21:30     99s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:21:30     99s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1078.8 MB
[11/09 21:21:30     99s] (I)       Layer1  viaCost=200.00
[11/09 21:21:30     99s] (I)       Layer2  viaCost=100.00
[11/09 21:21:30     99s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:21:30     99s] (I)       routing area        :  (0, 0) - (1701600, 1662000)
[11/09 21:21:30     99s] (I)       core area           :  (350400, 351000) - (1351200, 1311000)
[11/09 21:21:30     99s] (I)       Site Width          :  2400  (dbu)
[11/09 21:21:30     99s] (I)       Row Height          : 30000  (dbu)
[11/09 21:21:30     99s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:21:30     99s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:21:30     99s] (I)       grid                :    57    55     3
[11/09 21:21:30     99s] (I)       vertical capacity   :     0 30000     0
[11/09 21:21:30     99s] (I)       horizontal capacity :     0     0 30000
[11/09 21:21:30     99s] (I)       Default wire width  :   900   900  1500
[11/09 21:21:30     99s] (I)       Default wire space  :   900   900   900
[11/09 21:21:30     99s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:21:30     99s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:21:30     99s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:21:30     99s] (I)       Total num of tracks :     0   709   554
[11/09 21:21:30     99s] (I)       Num of masks        :     1     1     1
[11/09 21:21:30     99s] (I)       Num of trim masks   :     0     0     0
[11/09 21:21:30     99s] (I)       --------------------------------------------------------
[11/09 21:21:30     99s] 
[11/09 21:21:30     99s] [NR-eGR] ============ Routing rule table ============
[11/09 21:21:30     99s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:21:30     99s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:21:30     99s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:21:30     99s] [NR-eGR] ========================================
[11/09 21:21:30     99s] [NR-eGR] 
[11/09 21:21:30     99s] (I)       After initializing earlyGlobalRoute syMemory usage = 1078.8 MB
[11/09 21:21:30     99s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:21:30     99s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:21:30     99s] (I)       ============= Initialization =============
[11/09 21:21:30     99s] (I)       total 2D Cap : 47955 = (22658 H, 25297 V)
[11/09 21:21:30     99s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:21:30     99s] (I)       ============  Phase 1a Route ============
[11/09 21:21:30     99s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:21:30     99s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:21:30     99s] (I)       Usage: 4135 = (2091 H, 2044 V) = (9.23% H, 8.08% V) = (6.273e+04um H, 6.132e+04um V)
[11/09 21:21:30     99s] (I)       
[11/09 21:21:30     99s] (I)       ============  Phase 1b Route ============
[11/09 21:21:30     99s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:21:30     99s] (I)       Usage: 4135 = (2091 H, 2044 V) = (9.23% H, 8.08% V) = (6.273e+04um H, 6.132e+04um V)
[11/09 21:21:30     99s] (I)       
[11/09 21:21:30     99s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.240500e+05um
[11/09 21:21:30     99s] (I)       ============  Phase 1c Route ============
[11/09 21:21:30     99s] (I)       Level2 Grid: 12 x 11
[11/09 21:21:30     99s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:21:30     99s] (I)       Usage: 4135 = (2091 H, 2044 V) = (9.23% H, 8.08% V) = (6.273e+04um H, 6.132e+04um V)
[11/09 21:21:30     99s] (I)       
[11/09 21:21:30     99s] (I)       ============  Phase 1d Route ============
[11/09 21:21:30     99s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:21:30     99s] (I)       Usage: 4135 = (2091 H, 2044 V) = (9.23% H, 8.08% V) = (6.273e+04um H, 6.132e+04um V)
[11/09 21:21:30     99s] (I)       
[11/09 21:21:30     99s] (I)       ============  Phase 1e Route ============
[11/09 21:21:30     99s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:21:30     99s] (I)       Usage: 4135 = (2091 H, 2044 V) = (9.23% H, 8.08% V) = (6.273e+04um H, 6.132e+04um V)
[11/09 21:21:30     99s] (I)       
[11/09 21:21:30     99s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.240500e+05um
[11/09 21:21:30     99s] [NR-eGR] 
[11/09 21:21:30     99s] (I)       ============  Phase 1l Route ============
[11/09 21:21:30     99s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:21:30     99s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:21:30     99s] (I)       total 2D Cap : 48319 = (22716 H, 25603 V)
[11/09 21:21:30     99s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:21:30     99s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:21:30     99s] (I)       ============= track Assignment ============
[11/09 21:21:30     99s] (I)       extract Global 3D Wires
[11/09 21:21:30     99s] (I)       Extract Global WL : time=0.00
[11/09 21:21:30     99s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:21:30     99s] (I)       Initialization real time=0.00 seconds
[11/09 21:21:30    100s] (I)       Kernel real time=0.01 seconds
[11/09 21:21:30    100s] (I)       End Greedy Track Assignment
[11/09 21:21:30    100s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:21:30    100s] [NR-eGR] Layer2(metal2)(V) length: 6.492420e+04um, number of vias: 3491
[11/09 21:21:30    100s] [NR-eGR] Layer3(metal3)(H) length: 6.510000e+04um, number of vias: 0
[11/09 21:21:30    100s] [NR-eGR] Total length: 1.300242e+05um, number of vias: 5686
[11/09 21:21:30    100s] [NR-eGR] End Peak syMemory usage = 1074.8 MB
[11/09 21:21:30    100s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:21:30    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1074.8M
[11/09 21:21:30    100s] Updating RC grid for preRoute extraction ...
[11/09 21:21:30    100s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:30    100s] Initializing multi-corner resistance tables ...
[11/09 21:21:30    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1074.8M
[11/09 21:21:30    100s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:21:30    100s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:30    100s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:30    100s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:30    100s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:30    100s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:30    100s]       RC Corner Indexes            0   
[11/09 21:21:30    100s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:30    100s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:30    100s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:30    100s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:30    100s] Shrink Factor                : 1.00000
[11/09 21:21:30    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:30    100s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:30    100s] Using capacitance table file ...
[11/09 21:21:30    100s] Updating RC grid for preRoute extraction ...
[11/09 21:21:30    100s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:30    100s] Initializing multi-corner resistance tables ...
[11/09 21:21:30    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1074.816M)
[11/09 21:21:30    100s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:21:30    100s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:30    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=1074.8M
[11/09 21:21:30    100s] #spOpts: mergeVia=F 
[11/09 21:21:30    100s] Core basic site is core
[11/09 21:21:30    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:30    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=1074.8M
[11/09 21:21:30    100s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:30    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=1074.8M
[11/09 21:21:30    100s] #spOpts: mergeVia=F 
[11/09 21:21:30    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=1074.8M
[11/09 21:21:30    100s] *** Starting optimizing excluded clock nets MEM= 1074.8M) ***
[11/09 21:21:30    100s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1074.8M) ***
[11/09 21:21:30    100s] #################################################################################
[11/09 21:21:30    100s] # Design Stage: PreRoute
[11/09 21:21:30    100s] # Design Name: layout_lab_design
[11/09 21:21:30    100s] # Design Mode: 90nm
[11/09 21:21:30    100s] # Analysis Mode: MMMC OCV 
[11/09 21:21:30    100s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:30    100s] # Signoff Settings: SI Off 
[11/09 21:21:30    100s] #################################################################################
[11/09 21:21:30    100s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:30    100s] Calculate early delays in OCV mode...
[11/09 21:21:30    100s] Calculate late delays in OCV mode...
[11/09 21:21:30    100s] Topological Sorting (CPU = 0:00:00.0, MEM = 1072.8M, InitMEM = 1072.8M)
[11/09 21:21:31    100s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:31    100s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:31    100s] Total number of fetched objects 666
[11/09 21:21:31    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:31    100s] End delay calculation. (MEM=1138.25 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:21:31    100s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1138.2M) ***
[11/09 21:21:31    100s] The useful skew maximum allowed delay is: 0.3
[11/09 21:21:31    100s] Begin: GigaOpt high fanout net optimization
[11/09 21:21:31    100s] Info: 16 io nets excluded
[11/09 21:21:31    100s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:31    100s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:31    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1154.3M
[11/09 21:21:31    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1154.3M
[11/09 21:21:31    100s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1154.3M
[11/09 21:21:31    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1154.3M
[11/09 21:21:31    100s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1179.3M
[11/09 21:21:31    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1179.3M
[11/09 21:21:31    100s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:31    100s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:21:31    100s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:31    100s] |    32.74%|        -|   0.100|   0.000|   0:00:00.0| 1274.6M|
[11/09 21:21:31    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:31    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:31    100s] |    32.74%|        -|   0.100|   0.000|   0:00:00.0| 1274.6M|
[11/09 21:21:31    100s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:31    100s] 
[11/09 21:21:31    100s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1274.6M) ***
[11/09 21:21:31    100s] End: GigaOpt high fanout net optimization
[11/09 21:21:31    100s] Begin: GigaOpt DRV Optimization
[11/09 21:21:31    100s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:21:31    100s] Info: 16 io nets excluded
[11/09 21:21:31    100s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:31    100s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:31    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1255.6M
[11/09 21:21:31    100s] #spOpts: mergeVia=F 
[11/09 21:21:31    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1255.6M
[11/09 21:21:31    100s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1255.6M
[11/09 21:21:31    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1255.6M
[11/09 21:21:31    100s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:31    100s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:21:31    100s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:31    100s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:21:31    100s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:31    100s] Info: violation cost 29.025234 (cap = 29.025234, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:31    100s] |     0   |     0   |    36   |     36  |     0   |     0   |     0   |     0   | 3.86 |          0|          0|          0|  32.74  |            |           |
[11/09 21:21:31    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:31    101s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.14 |         34|          0|          2|  33.53  |   0:00:00.0|    1274.6M|
[11/09 21:21:31    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:31    101s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.14 |          0|          0|          0|  33.53  |   0:00:00.0|    1274.6M|
[11/09 21:21:31    101s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:31    101s] 
[11/09 21:21:31    101s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1274.6M) ***
[11/09 21:21:31    101s] 
[11/09 21:21:31    101s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:21:31    101s] End: GigaOpt DRV Optimization
[11/09 21:21:31    101s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1132.9M, totSessionCpu=0:01:41 **
[11/09 21:21:31    101s] Begin: GigaOpt Global Optimization
[11/09 21:21:31    101s] *info: use new DP (enabled)
[11/09 21:21:31    101s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:21:31    101s] Info: 16 io nets excluded
[11/09 21:21:31    101s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:31    101s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:21:31    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1132.9M
[11/09 21:21:31    101s] #spOpts: mergeVia=F 
[11/09 21:21:31    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1132.9M
[11/09 21:21:31    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1132.9M
[11/09 21:21:31    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1132.9M
[11/09 21:21:31    101s] *info: 16 io nets excluded
[11/09 21:21:31    101s] *info: 2 clock nets excluded
[11/09 21:21:31    101s] *info: 2 special nets excluded.
[11/09 21:21:31    101s] *info: 9 no-driver nets excluded.
[11/09 21:21:32    101s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:21:32    101s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:21:32    101s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:21:32    101s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:21:32    101s] |   0.000|   0.000|    33.53%|   0:00:00.0| 1282.5M|     osu05|       NA| NA                                                 |
[11/09 21:21:32    101s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1282.5M) ***
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1282.5M) ***
[11/09 21:21:32    101s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:21:32    101s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:21:32    101s] End: GigaOpt Global Optimization
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] Active setup views:
[11/09 21:21:32    101s]  osu05
[11/09 21:21:32    101s]   Dominating endpoints: 0
[11/09 21:21:32    101s]   Dominating TNS: -0.000
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] *** Timing Is met
[11/09 21:21:32    101s] *** Check timing (0:00:00.0)
[11/09 21:21:32    101s] Info: 16 io nets excluded
[11/09 21:21:32    101s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:32    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1146.9M
[11/09 21:21:32    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1146.9M
[11/09 21:21:32    101s] Begin: Area Reclaim Optimization
[11/09 21:21:32    101s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:32    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] #spOpts: mergeVia=F 
[11/09 21:21:32    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 33.53
[11/09 21:21:32    101s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:32    101s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:21:32    101s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:32    101s] |    33.53%|        -|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] |    33.53%|        0|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] |    33.53%|        0|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] |    33.53%|        0|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:32    101s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 33.53
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:21:32    101s] --------------------------------------------------------------
[11/09 21:21:32    101s] |                                   | Total     | Sequential |
[11/09 21:21:32    101s] --------------------------------------------------------------
[11/09 21:21:32    101s] | Num insts resized                 |       0  |       0    |
[11/09 21:21:32    101s] | Num insts undone                  |       0  |       0    |
[11/09 21:21:32    101s] | Num insts Downsized               |       0  |       0    |
[11/09 21:21:32    101s] | Num insts Samesized               |       0  |       0    |
[11/09 21:21:32    101s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:21:32    101s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:21:32    101s] --------------------------------------------------------------
[11/09 21:21:32    101s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:21:32    101s] Executing incremental physical updates
[11/09 21:21:32    101s] Executing incremental physical updates
[11/09 21:21:32    101s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1148.95M, totSessionCpu=0:01:42).
[11/09 21:21:32    101s] **INFO: Flow update: Design is easy to close.
[11/09 21:21:32    101s] *** Timing Is met
[11/09 21:21:32    101s] *** Check timing (0:00:00.0)
[11/09 21:21:32    101s] *** Timing Is met
[11/09 21:21:32    101s] *** Check timing (0:00:00.0)
[11/09 21:21:32    101s] Info: 16 io nets excluded
[11/09 21:21:32    101s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:32    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1148.9M
[11/09 21:21:32    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1148.9M
[11/09 21:21:32    101s] Begin: Area Reclaim Optimization
[11/09 21:21:32    101s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:32    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1282.5M
[11/09 21:21:32    101s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 33.53
[11/09 21:21:32    101s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:32    101s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:21:32    101s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:32    101s] |    33.53%|        -|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] |    33.53%|        0|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] |    33.53%|        0|   0.000|   0.000|   0:00:00.0| 1282.5M|
[11/09 21:21:32    101s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:32    101s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 33.53
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:21:32    101s] --------------------------------------------------------------
[11/09 21:21:32    101s] |                                   | Total     | Sequential |
[11/09 21:21:32    101s] --------------------------------------------------------------
[11/09 21:21:32    101s] | Num insts resized                 |       0  |       0    |
[11/09 21:21:32    101s] | Num insts undone                  |       0  |       0    |
[11/09 21:21:32    101s] | Num insts Downsized               |       0  |       0    |
[11/09 21:21:32    101s] | Num insts Samesized               |       0  |       0    |
[11/09 21:21:32    101s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:21:32    101s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:21:32    101s] --------------------------------------------------------------
[11/09 21:21:32    101s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.0) (real = 0:00:00.0) **
[11/09 21:21:32    101s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1148.95M, totSessionCpu=0:01:42).
[11/09 21:21:32    101s] *** Steiner Routed Nets: 12.286%; Threshold: 100; Threshold for Hold: 100
[11/09 21:21:32    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1148.9M
[11/09 21:21:32    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1148.9M
[11/09 21:21:32    101s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:21:32    101s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:21:32    101s] [NR-eGR] Initial Peak syMemory usage = 1148.9 MB
[11/09 21:21:32    101s] (I)       Reading DB...
[11/09 21:21:32    101s] (I)       congestionReportName   : 
[11/09 21:21:32    101s] (I)       layerRangeFor2DCongestion : 
[11/09 21:21:32    101s] (I)       buildTerm2TermWires    : 1
[11/09 21:21:32    101s] (I)       doTrackAssignment      : 1
[11/09 21:21:32    101s] (I)       dumpBookshelfFiles     : 0
[11/09 21:21:32    101s] (I)       numThreads             : 1
[11/09 21:21:32    101s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:21:32    101s] (I)       honorPin               : false
[11/09 21:21:32    101s] (I)       honorPinGuide          : true
[11/09 21:21:32    101s] (I)       honorPartition         : false
[11/09 21:21:32    101s] (I)       allowPartitionCrossover: false
[11/09 21:21:32    101s] (I)       honorSingleEntry       : true
[11/09 21:21:32    101s] (I)       honorSingleEntryStrong : true
[11/09 21:21:32    101s] (I)       handleViaSpacingRule   : false
[11/09 21:21:32    101s] (I)       handleEolSpacingRule   : false
[11/09 21:21:32    101s] (I)       PDConstraint           : none
[11/09 21:21:32    101s] (I)       expBetterNDRHandling   : false
[11/09 21:21:32    101s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:21:32    101s] (I)       routingEffortLevel     : 3
[11/09 21:21:32    101s] (I)       effortLevel            : standard
[11/09 21:21:32    101s] [NR-eGR] minRouteLayer          : 2
[11/09 21:21:32    101s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:21:32    101s] (I)       numRowsPerGCell        : 1
[11/09 21:21:32    101s] (I)       speedUpLargeDesign     : 0
[11/09 21:21:32    101s] (I)       speedUpBlkViolationClean: 1
[11/09 21:21:32    101s] (I)       multiThreadingTA       : 1
[11/09 21:21:32    101s] (I)       blockedPinEscape       : 1
[11/09 21:21:32    101s] (I)       blkAwareLayerSwitching : 1
[11/09 21:21:32    101s] (I)       betterClockWireModeling: 1
[11/09 21:21:32    101s] (I)       congestionCleanMode    : 0
[11/09 21:21:32    101s] (I)       optimizationMode       : false
[11/09 21:21:32    101s] (I)       routeSecondPG          : false
[11/09 21:21:32    101s] (I)       punchThroughDistance   : 500.00
[11/09 21:21:32    101s] (I)       scenicBound            : 1.15
[11/09 21:21:32    101s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:21:32    101s] (I)       source-to-sink ratio   : 0.00
[11/09 21:21:32    101s] (I)       targetCongestionRatioH : 1.00
[11/09 21:21:32    101s] (I)       targetCongestionRatioV : 1.00
[11/09 21:21:32    101s] (I)       layerCongestionRatio   : 0.70
[11/09 21:21:32    101s] (I)       m1CongestionRatio      : 0.10
[11/09 21:21:32    101s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:21:32    101s] (I)       localRouteEffort       : 1.00
[11/09 21:21:32    101s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:21:32    101s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:21:32    101s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:21:32    101s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:21:32    101s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:21:32    101s] (I)       blockTrack             : 
[11/09 21:21:32    101s] (I)       routeVias              : 
[11/09 21:21:32    101s] (I)       readTROption           : true
[11/09 21:21:32    101s] (I)       extraSpacingFactor     : 1.00
[11/09 21:21:32    101s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:21:32    101s] (I)       routeSelectedNetsOnly  : false
[11/09 21:21:32    101s] (I)       before initializing RouteDB syMemory usage = 1148.9 MB
[11/09 21:21:32    101s] (I)       starting read tracks
[11/09 21:21:32    101s] (I)       build grid graph
[11/09 21:21:32    101s] (I)       build grid graph start
[11/09 21:21:32    101s] [NR-eGR] Layer1 has no routable track
[11/09 21:21:32    101s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:21:32    101s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:21:32    101s] (I)       build grid graph end
[11/09 21:21:32    101s] (I)       numViaLayers=2
[11/09 21:21:32    101s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:21:32    101s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:21:32    101s] (I)       end build via table
[11/09 21:21:32    101s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:21:32    101s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:21:32    101s] (I)       readDataFromPlaceDB
[11/09 21:21:32    101s] (I)       Read net information..
[11/09 21:21:32    101s] [NR-eGR] Read numTotalNets=700  numIgnoredNets=18
[11/09 21:21:32    101s] (I)       Read testcase time = 0.000 seconds
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] (I)       build grid graph start
[11/09 21:21:32    101s] (I)       build grid graph end
[11/09 21:21:32    101s] (I)       Model blockage into capacity
[11/09 21:21:32    101s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:21:32    101s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:21:32    101s] (I)       blocked area on Layer2 : 2948217570000  (104.25%)
[11/09 21:21:32    101s] (I)       blocked area on Layer3 : 1775168010000  (62.77%)
[11/09 21:21:32    101s] (I)       Modeling time = 0.000 seconds
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] (I)       totalPins=2275  totalGlobalPin=2185 (96.04%)
[11/09 21:21:32    101s] (I)       Number of ignored nets = 18
[11/09 21:21:32    101s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:21:32    101s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:21:32    101s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:21:32    101s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:21:32    101s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:21:32    101s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:21:32    101s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:21:32    101s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:21:32    101s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:21:32    101s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:21:32    101s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1148.9 MB
[11/09 21:21:32    101s] (I)       Layer1  viaCost=200.00
[11/09 21:21:32    101s] (I)       Layer2  viaCost=100.00
[11/09 21:21:32    101s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:21:32    101s] (I)       routing area        :  (0, 0) - (1701600, 1662000)
[11/09 21:21:32    101s] (I)       core area           :  (350400, 351000) - (1351200, 1311000)
[11/09 21:21:32    101s] (I)       Site Width          :  2400  (dbu)
[11/09 21:21:32    101s] (I)       Row Height          : 30000  (dbu)
[11/09 21:21:32    101s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:21:32    101s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:21:32    101s] (I)       grid                :    57    55     3
[11/09 21:21:32    101s] (I)       vertical capacity   :     0 30000     0
[11/09 21:21:32    101s] (I)       horizontal capacity :     0     0 30000
[11/09 21:21:32    101s] (I)       Default wire width  :   900   900  1500
[11/09 21:21:32    101s] (I)       Default wire space  :   900   900   900
[11/09 21:21:32    101s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:21:32    101s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:21:32    101s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:21:32    101s] (I)       Total num of tracks :     0   709   554
[11/09 21:21:32    101s] (I)       Num of masks        :     1     1     1
[11/09 21:21:32    101s] (I)       Num of trim masks   :     0     0     0
[11/09 21:21:32    101s] (I)       --------------------------------------------------------
[11/09 21:21:32    101s] 
[11/09 21:21:32    101s] [NR-eGR] ============ Routing rule table ============
[11/09 21:21:32    101s] [NR-eGR] Rule id 0. Nets 682 
[11/09 21:21:32    101s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:21:32    101s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:21:32    101s] [NR-eGR] ========================================
[11/09 21:21:32    101s] [NR-eGR] 
[11/09 21:21:32    101s] (I)       After initializing earlyGlobalRoute syMemory usage = 1148.9 MB
[11/09 21:21:32    101s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:21:32    101s] (I)       ============= Initialization =============
[11/09 21:21:32    101s] (I)       total 2D Cap : 47955 = (22658 H, 25297 V)
[11/09 21:21:32    101s] [NR-eGR] Layer group 1: route 682 net(s) in layer range [2, 3]
[11/09 21:21:32    101s] (I)       ============  Phase 1a Route ============
[11/09 21:21:32    101s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:21:32    101s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:21:32    101s] (I)       Usage: 4133 = (2101 H, 2032 V) = (9.27% H, 8.03% V) = (6.303e+04um H, 6.096e+04um V)
[11/09 21:21:32    101s] (I)       
[11/09 21:21:32    101s] (I)       ============  Phase 1b Route ============
[11/09 21:21:32    101s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:21:32    101s] (I)       Usage: 4133 = (2101 H, 2032 V) = (9.27% H, 8.03% V) = (6.303e+04um H, 6.096e+04um V)
[11/09 21:21:32    101s] (I)       
[11/09 21:21:32    101s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.239900e+05um
[11/09 21:21:32    101s] (I)       ============  Phase 1c Route ============
[11/09 21:21:32    101s] (I)       Level2 Grid: 12 x 11
[11/09 21:21:32    101s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:21:32    101s] (I)       Usage: 4133 = (2101 H, 2032 V) = (9.27% H, 8.03% V) = (6.303e+04um H, 6.096e+04um V)
[11/09 21:21:32    101s] (I)       
[11/09 21:21:32    101s] (I)       ============  Phase 1d Route ============
[11/09 21:21:32    101s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:21:32    101s] (I)       Usage: 4133 = (2101 H, 2032 V) = (9.27% H, 8.03% V) = (6.303e+04um H, 6.096e+04um V)
[11/09 21:21:32    101s] (I)       
[11/09 21:21:32    101s] (I)       ============  Phase 1e Route ============
[11/09 21:21:32    101s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:21:32    101s] (I)       Usage: 4133 = (2101 H, 2032 V) = (9.27% H, 8.03% V) = (6.303e+04um H, 6.096e+04um V)
[11/09 21:21:32    101s] (I)       
[11/09 21:21:32    101s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.239900e+05um
[11/09 21:21:32    101s] [NR-eGR] 
[11/09 21:21:32    101s] (I)       ============  Phase 1l Route ============
[11/09 21:21:32    101s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:21:32    101s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:21:32    101s] (I)       total 2D Cap : 48319 = (22716 H, 25603 V)
[11/09 21:21:32    101s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:21:32    101s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:21:32    101s] (I)       ============= track Assignment ============
[11/09 21:21:32    101s] (I)       extract Global 3D Wires
[11/09 21:21:32    101s] (I)       Extract Global WL : time=0.00
[11/09 21:21:32    101s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:21:32    101s] (I)       Initialization real time=0.00 seconds
[11/09 21:21:32    101s] (I)       Kernel real time=0.01 seconds
[11/09 21:21:32    101s] (I)       End Greedy Track Assignment
[11/09 21:21:32    101s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2259
[11/09 21:21:32    101s] [NR-eGR] Layer2(metal2)(V) length: 6.474420e+04um, number of vias: 3491
[11/09 21:21:32    101s] [NR-eGR] Layer3(metal3)(H) length: 6.542640e+04um, number of vias: 0
[11/09 21:21:32    101s] [NR-eGR] Total length: 1.301706e+05um, number of vias: 5750
[11/09 21:21:32    101s] [NR-eGR] End Peak syMemory usage = 1126.7 MB
[11/09 21:21:32    101s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:21:32    101s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:21:32    101s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:32    101s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:32    101s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:32    101s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:32    101s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:32    101s]       RC Corner Indexes            0   
[11/09 21:21:32    101s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:32    101s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:32    101s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:32    101s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:32    101s] Shrink Factor                : 1.00000
[11/09 21:21:32    101s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:32    101s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:32    101s] Using capacitance table file ...
[11/09 21:21:32    101s] Updating RC grid for preRoute extraction ...
[11/09 21:21:32    101s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:32    101s] Initializing multi-corner resistance tables ...
[11/09 21:21:32    101s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1126.742M)
[11/09 21:21:32    101s] Compute RC Scale Done ...
[11/09 21:21:32    101s] #################################################################################
[11/09 21:21:32    101s] # Design Stage: PreRoute
[11/09 21:21:32    101s] # Design Name: layout_lab_design
[11/09 21:21:32    101s] # Design Mode: 90nm
[11/09 21:21:32    101s] # Analysis Mode: MMMC OCV 
[11/09 21:21:32    101s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:32    101s] # Signoff Settings: SI Off 
[11/09 21:21:32    101s] #################################################################################
[11/09 21:21:32    101s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:32    101s] Calculate early delays in OCV mode...
[11/09 21:21:32    101s] Calculate late delays in OCV mode...
[11/09 21:21:32    101s] Topological Sorting (CPU = 0:00:00.0, MEM = 1182.0M, InitMEM = 1182.0M)
[11/09 21:21:32    102s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:32    102s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:32    102s] Total number of fetched objects 700
[11/09 21:21:32    102s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:32    102s] End delay calculation. (MEM=1174.17 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:21:32    102s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1174.2M) ***
[11/09 21:21:33    102s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:21:33    102s] Info: 16 io nets excluded
[11/09 21:21:33    102s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:33    102s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:33    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1174.2M
[11/09 21:21:33    102s] Core basic site is core
[11/09 21:21:33    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:33    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1174.2M
[11/09 21:21:33    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1174.2M
[11/09 21:21:33    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1174.2M
[11/09 21:21:33    102s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:33    102s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:21:33    102s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:33    102s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:21:33    102s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:33    102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:33    102s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.14 |          0|          0|          0|  33.53  |            |           |
[11/09 21:21:33    102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:33    102s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.14 |          0|          0|          0|  33.53  |   0:00:00.0|    1265.7M|
[11/09 21:21:33    102s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:33    102s] 
[11/09 21:21:33    102s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1265.7M) ***
[11/09 21:21:33    102s] 
[11/09 21:21:33    102s] End: GigaOpt postEco DRV Optimization
[11/09 21:21:33    102s] **INFO: Flow update: Design timing is met.
[11/09 21:21:33    102s] **INFO: Flow update: Design timing is met.
[11/09 21:21:33    102s] **INFO: Flow update: Design timing is met.
[11/09 21:21:33    102s] *** Steiner Routed Nets: 2.571%; Threshold: 100; Threshold for Hold: 100
[11/09 21:21:33    102s] Start to check current routing status for nets...
[11/09 21:21:33    102s] Using hname+ instead name for net compare
[11/09 21:21:33    102s] All nets are already routed correctly.
[11/09 21:21:33    102s] End to check current routing status for nets (mem=1246.7M)
[11/09 21:21:33    102s] doiPBLastSyncSlave
[11/09 21:21:33    102s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:21:33    102s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:33    102s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:33    102s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:33    102s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:33    102s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:33    102s]       RC Corner Indexes            0   
[11/09 21:21:33    102s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:33    102s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:33    102s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:33    102s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:33    102s] Shrink Factor                : 1.00000
[11/09 21:21:33    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:33    102s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:33    102s] Using capacitance table file ...
[11/09 21:21:33    102s] Updating RC grid for preRoute extraction ...
[11/09 21:21:33    102s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:33    102s] Initializing multi-corner resistance tables ...
[11/09 21:21:33    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1109.996M)
[11/09 21:21:33    102s] #################################################################################
[11/09 21:21:33    102s] # Design Stage: PreRoute
[11/09 21:21:33    102s] # Design Name: layout_lab_design
[11/09 21:21:33    102s] # Design Mode: 90nm
[11/09 21:21:33    102s] # Analysis Mode: MMMC OCV 
[11/09 21:21:33    102s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:33    102s] # Signoff Settings: SI Off 
[11/09 21:21:33    102s] #################################################################################
[11/09 21:21:33    102s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:33    102s] Calculate early delays in OCV mode...
[11/09 21:21:33    102s] Calculate late delays in OCV mode...
[11/09 21:21:33    102s] Topological Sorting (CPU = 0:00:00.0, MEM = 1108.0M, InitMEM = 1108.0M)
[11/09 21:21:33    102s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:33    102s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:33    102s] Total number of fetched objects 700
[11/09 21:21:33    102s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:33    102s] End delay calculation. (MEM=1155.09 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:21:33    102s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1155.1M) ***
[11/09 21:21:33    102s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1116.9M, totSessionCpu=0:01:43 **
[11/09 21:21:33    102s] *** Finished optDesign ***
[11/09 21:21:33    102s] 
[11/09 21:21:33    102s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.3 real=0:00:04.3)
[11/09 21:21:33    102s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:21:33    102s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:21:33    102s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:21:33    102s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:21:33    102s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:21:33    102s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:21:33    102s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:21:33    102s] *** Starting "NanoPlace(TM) placement v#1 (mem=1094.7M)" ...
[11/09 21:21:33    102s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:21:33    102s] #std cell=672 (0 fixed + 672 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:21:33    102s] #ioInst=24 #net=700 #term=2311 #term/net=3.30, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:21:33    102s] stdCell: 672 single + 0 double + 0 multi
[11/09 21:21:33    102s] Total standard cell length = 10.7376 (mm), area = 0.3221 (mm^2)
[11/09 21:21:33    102s] Core basic site is core
[11/09 21:21:33    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:33    103s] Apply auto density screen in pre-place stage.
[11/09 21:21:33    103s] Auto density screen increases utilization from 0.335 to 0.335
[11/09 21:21:33    103s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.7M
[11/09 21:21:33    103s] Average module density = 0.335.
[11/09 21:21:33    103s] Density for the design = 0.335.
[11/09 21:21:33    103s]        = stdcell_area 4474 sites (322128 um^2) / alloc_area 13344 sites (960768 um^2).
[11/09 21:21:33    103s] Pin Density = 0.1732.
[11/09 21:21:33    103s]             = total # of pins 2311 / total area 13344.
[11/09 21:21:33    103s] Initial padding reaches pin density 0.410 for top
[11/09 21:21:33    103s] Initial padding increases density from 0.335 to 0.562 for top
[11/09 21:21:33    103s] === lastAutoLevel = 6 
[11/09 21:21:33    103s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:21:33    103s] Iteration  6: Total net bbox = 7.539e+04 (4.24e+04 3.29e+04)
[11/09 21:21:33    103s]               Est.  stn bbox = 9.276e+04 (5.32e+04 3.96e+04)
[11/09 21:21:33    103s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1110.7M
[11/09 21:21:33    103s] Iteration  7: Total net bbox = 7.267e+04 (3.89e+04 3.38e+04)
[11/09 21:21:33    103s]               Est.  stn bbox = 8.889e+04 (4.83e+04 4.06e+04)
[11/09 21:21:33    103s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1110.7M
[11/09 21:21:34    103s] Iteration  8: Total net bbox = 8.318e+04 (4.29e+04 4.03e+04)
[11/09 21:21:34    103s]               Est.  stn bbox = 9.964e+04 (5.23e+04 4.74e+04)
[11/09 21:21:34    103s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1110.7M
[11/09 21:21:34    103s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:21:34    103s] Congestion driven padding in post-place stage.
[11/09 21:21:34    103s] Congestion driven padding increases utilization from 0.562 to 0.743
[11/09 21:21:34    103s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.7M
[11/09 21:21:35    105s] Iteration  9: Total net bbox = 1.001e+05 (5.56e+04 4.45e+04)
[11/09 21:21:35    105s]               Est.  stn bbox = 1.197e+05 (6.76e+04 5.21e+04)
[11/09 21:21:35    105s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1110.7M
[11/09 21:21:35    105s] Iteration 10: Total net bbox = 1.001e+05 (5.56e+04 4.45e+04)
[11/09 21:21:35    105s]               Est.  stn bbox = 1.197e+05 (6.76e+04 5.21e+04)
[11/09 21:21:35    105s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.7M
[11/09 21:21:35    105s] Iteration 11: Total net bbox = 1.001e+05 (5.56e+04 4.45e+04)
[11/09 21:21:35    105s]               Est.  stn bbox = 1.197e+05 (6.76e+04 5.21e+04)
[11/09 21:21:35    105s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.7M
[11/09 21:21:35    105s] *** cost = 1.001e+05 (5.56e+04 4.45e+04) (cpu for global=0:00:02.3) real=0:00:02.0***
[11/09 21:21:35    105s] Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
[11/09 21:21:35    105s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:21:35    105s] Type 'man IMPSP-9025' for more detail.
[11/09 21:21:35    105s] #spOpts: mergeVia=F 
[11/09 21:21:35    105s] Core basic site is core
[11/09 21:21:35    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:35    105s] *** Starting refinePlace (0:01:45 mem=1110.7M) ***
[11/09 21:21:35    105s] Total net bbox length = 1.001e+05 (5.563e+04 4.452e+04) (ext = 5.691e+03)
[11/09 21:21:35    105s] Starting refinePlace ...
[11/09 21:21:35    105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:35    105s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[11/09 21:21:35    105s] Density distribution unevenness ratio = 6.607%
[11/09 21:21:35    105s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:21:35    105s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1110.7MB) @(0:01:45 - 0:01:45).
[11/09 21:21:35    105s] Move report: preRPlace moves 672 insts, mean move: 7.58 um, max move: 17.44 um
[11/09 21:21:35    105s] 	Max move on inst (I0/LD/ENC/U3): (426.14, 1029.42) --> (432.00, 1041.00)
[11/09 21:21:35    105s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:21:35    105s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:21:35    105s] Placement tweakage begins.
[11/09 21:21:35    105s] wire length = 1.339e+05
[11/09 21:21:35    105s] wire length = 1.285e+05
[11/09 21:21:35    105s] Placement tweakage ends.
[11/09 21:21:35    105s] Move report: tweak moves 153 insts, mean move: 40.58 um, max move: 129.60 um
[11/09 21:21:35    105s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n250): (1250.40, 681.00) --> (1320.00, 621.00)
[11/09 21:21:35    105s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:35    105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1110.7MB) @(0:01:45 - 0:01:45).
[11/09 21:21:35    105s] Move report: Detail placement moves 672 insts, mean move: 15.85 um, max move: 132.16 um
[11/09 21:21:35    105s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n250): (1251.53, 684.70) --> (1320.00, 621.00)
[11/09 21:21:35    105s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1110.7MB
[11/09 21:21:35    105s] Statistics of distance of Instance movement in refine placement:
[11/09 21:21:35    105s]   maximum (X+Y) =       132.16 um
[11/09 21:21:35    105s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n250) with max move: (1251.53, 684.695) -> (1320, 621)
[11/09 21:21:35    105s]   mean    (X+Y) =        15.85 um
[11/09 21:21:35    105s] Total instances flipped for WireLenOpt: 38
[11/09 21:21:35    105s] Summary Report:
[11/09 21:21:35    105s] Instances move: 672 (out of 672 movable)
[11/09 21:21:35    105s] Instances flipped: 0
[11/09 21:21:35    105s] Mean displacement: 15.85 um
[11/09 21:21:35    105s] Max displacement: 132.16 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n250) (1251.53, 684.695) -> (1320, 621)
[11/09 21:21:35    105s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:21:35    105s] Total instances moved : 672
[11/09 21:21:35    105s] Total net bbox length = 9.576e+04 (5.126e+04 4.450e+04) (ext = 5.618e+03)
[11/09 21:21:35    105s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1110.7MB
[11/09 21:21:35    105s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1110.7MB) @(0:01:45 - 0:01:45).
[11/09 21:21:35    105s] *** Finished refinePlace (0:01:45 mem=1110.7M) ***
[11/09 21:21:35    105s] *** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=1110.7M) ***
[11/09 21:21:35    105s] #spOpts: mergeVia=F 
[11/09 21:21:35    105s] Core basic site is core
[11/09 21:21:35    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:35    105s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[11/09 21:21:35    105s] Density distribution unevenness ratio = 6.142%
[11/09 21:21:35    105s] *** Finishing placeDesign concurrent flow ***
[11/09 21:21:35    105s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 1076.7M **
[11/09 21:21:35    105s] Command spTest is not supported.
[11/09 21:21:35    105s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:21:35    105s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:21:35    105s] Severity  ID               Count  Summary                                  
[11/09 21:21:35    105s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:21:35    105s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/09 21:21:35    105s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:21:35    105s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:21:35    105s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:21:35    105s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:21:35    105s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:21:35    105s] *** Message Summary: 12 warning(s), 0 error(s)
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s] <CMD> checkPlace
[11/09 21:21:35    105s] Core basic site is core
[11/09 21:21:35    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:35    105s] Begin checking placement ... (start mem=1076.7M, init mem=1076.7M)
[11/09 21:21:35    105s] *info: Placed = 672           
[11/09 21:21:35    105s] *info: Unplaced = 0           
[11/09 21:21:35    105s] Placement Density:33.53%(322128/960768)
[11/09 21:21:35    105s] Placement Density (including fixed std cells):33.53%(322128/960768)
[11/09 21:21:35    105s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1076.7M)
[11/09 21:21:35    105s] <CMD> sroute
[11/09 21:21:35    105s] #- Begin sroute (date=11/09 21:21:35, mem=1076.7M)
[11/09 21:21:35    105s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:21:35 2019 ***
[11/09 21:21:35    105s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:21:35    105s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 2.40Ghz)
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s] Begin option processing ...
[11/09 21:21:35    105s] srouteConnectPowerBump set to false
[11/09 21:21:35    105s] routeSpecial set to true
[11/09 21:21:35    105s] srouteConnectConverterPin set to false
[11/09 21:21:35    105s] srouteFollowCorePinEnd set to 3
[11/09 21:21:35    105s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:21:35    105s] sroutePadPinAllPorts set to true
[11/09 21:21:35    105s] sroutePreserveExistingRoutes set to true
[11/09 21:21:35    105s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:21:35    105s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1957.00 megs.
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s] Reading DB technology information...
[11/09 21:21:35    105s] Finished reading DB technology information.
[11/09 21:21:35    105s] Reading floorplan and netlist information...
[11/09 21:21:35    105s] Finished reading floorplan and netlist information.
[11/09 21:21:35    105s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:21:35    105s] Read in 38 macros, 22 used
[11/09 21:21:35    105s] Read in 696 components
[11/09 21:21:35    105s]   672 core components: 0 unplaced, 672 placed, 0 fixed
[11/09 21:21:35    105s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:21:35    105s] Read in 16 logical pins
[11/09 21:21:35    105s] Read in 16 nets
[11/09 21:21:35    105s] Read in 2 special nets, 2 routed
[11/09 21:21:35    105s] Read in 1352 terminals
[11/09 21:21:35    105s] Begin power routing ...
[11/09 21:21:35    105s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:21:35    105s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:21:35    105s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:21:35    105s] CPU time for FollowPin 0 seconds
[11/09 21:21:35    105s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:21:35    105s] CPU time for FollowPin 0 seconds
[11/09 21:21:35    105s]   Number of IO ports routed: 8
[11/09 21:21:35    105s]   Number of Block ports routed: 0
[11/09 21:21:35    105s]   Number of Stripe ports routed: 0
[11/09 21:21:35    105s]   Number of Core ports routed: 66
[11/09 21:21:35    105s]   Number of Pad ports routed: 0
[11/09 21:21:35    105s]   Number of Power Bump ports routed: 0
[11/09 21:21:35    105s]   Number of Followpin connections: 33
[11/09 21:21:35    105s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1960.00 megs.
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s] 
[11/09 21:21:35    105s]  Begin updating DB with routing results ...
[11/09 21:21:35    105s]  Updating DB with 15 via definition ...
[11/09 21:21:35    105s] 
sroute post-processing starts at Sat Nov  9 21:21:35 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:21:35    105s] sroute post-processing ends at Sat Nov  9 21:21:35 2019

sroute post-processing starts at Sat Nov  9 21:21:35 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:21:35    105s] sroute post-processing ends at Sat Nov  9 21:21:35 2019
sroute created 111 wires.
[11/09 21:21:35    105s] ViaGen created 72 vias and deleted 0 via to avoid violation.
[11/09 21:21:35    105s] +--------+----------------+----------------+
[11/09 21:21:35    105s] |  Layer |     Created    |     Deleted    |
[11/09 21:21:35    105s] +--------+----------------+----------------+
[11/09 21:21:35    105s] | metal1 |       109      |       NA       |
[11/09 21:21:35    105s] |   via  |       72       |        0       |
[11/09 21:21:35    105s] | metal2 |        2       |       NA       |
[11/09 21:21:35    105s] +--------+----------------+----------------+
[11/09 21:21:36    105s] #- End sroute (date=11/09 21:21:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=1079.0M, current mem=1079.0M)
[11/09 21:21:36    105s] <CMD> trialRoute
[11/09 21:21:36    105s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:21:36    105s] Set wireMPool w/ noThreadCheck
[11/09 21:21:36    105s] *** Starting trialRoute (mem=1076.7M) ***
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Using hname+ instead name for net compare
[11/09 21:21:36    105s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:21:36    105s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:21:36    105s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:21:36    105s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1076.7M)
[11/09 21:21:36    105s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Nr of prerouted/Fixed nets = 16
[11/09 21:21:36    105s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:21:36    105s] routingBox: (1200 1500) (1700400 1660500)
[11/09 21:21:36    105s] coreBox:    (350400 351000) (1351200 1311000)
[11/09 21:21:36    105s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/18
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M):
[11/09 21:21:36    105s] Est net length = 1.222e+05um = 6.070e+04H + 6.150e+04V
[11/09 21:21:36    105s] Usage: (14.2%H 15.1%V) = (7.182e+04um 1.195e+05um) = (5913 3982)
[11/09 21:21:36    105s] Obstruct: 1146 = 568 (12.7%H) + 578 (12.9%V)
[11/09 21:21:36    105s] Overflow: 41 = 0 (0.00% H) + 41 (1.06% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M):
[11/09 21:21:36    105s] Usage: (14.1%H 15.1%V) = (7.152e+04um 1.195e+05um) = (5888 3982)
[11/09 21:21:36    105s] Overflow: 40 = 0 (0.00% H) + 40 (1.03% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M):
[11/09 21:21:36    105s] Usage: (14.0%H 15.2%V) = (7.122e+04um 1.199e+05um) = (5864 3993)
[11/09 21:21:36    105s] Overflow: 35 = 0 (0.00% H) + 35 (0.90% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M):
[11/09 21:21:36    105s] Usage: (14.0%H 15.2%V) = (7.128e+04um 1.200e+05um) = (5869 3999)
[11/09 21:21:36    105s] Overflow: 29 = 0 (0.00% H) + 29 (0.74% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1a-1d Overflow: 0.00% H + 0.74% V (0:00:00.0 1076.7M)

[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M):
[11/09 21:21:36    105s] Usage: (14.1%H 15.2%V) = (7.138e+04um 1.202e+05um) = (5877 4005)
[11/09 21:21:36    105s] Overflow: 21 = 0 (0.00% H) + 21 (0.55% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M):
[11/09 21:21:36    105s] Usage: (14.1%H 15.3%V) = (7.156e+04um 1.205e+05um) = (5892 4015)
[11/09 21:21:36    105s] Overflow: 12 = 0 (0.00% H) + 12 (0.31% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Congestion distribution:
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Remain	cntH		cntV
[11/09 21:21:36    105s] --------------------------------------
[11/09 21:21:36    105s]  -1:	0	 0.00%	12	 0.31%
[11/09 21:21:36    105s] --------------------------------------
[11/09 21:21:36    105s]   0:	0	 0.00%	186	 4.79%
[11/09 21:21:36    105s]   1:	11	 0.28%	221	 5.69%
[11/09 21:21:36    105s]   2:	49	 1.26%	371	 9.55%
[11/09 21:21:36    105s]   3:	75	 1.93%	682	17.55%
[11/09 21:21:36    105s]   4:	34	 0.87%	742	19.09%
[11/09 21:21:36    105s]   5:	3727	95.66%	1672	43.03%
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1e-1f Overflow: 0.00% H + 0.31% V (0:00:00.0 1076.7M)

[11/09 21:21:36    105s] Global route (cpu=0.0s real=0.0s 1076.7M)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] *** After '-updateRemainTrks' operation: 
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Usage: (14.1%H 15.3%V) = (7.156e+04um 1.205e+05um) = (5892 4015)
[11/09 21:21:36    105s] Overflow: 12 = 0 (0.00% H) + 12 (0.31% V)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Phase 1l Overflow: 0.00% H + 0.31% V (0:00:00.0 1076.7M)

[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Congestion distribution:
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Remain	cntH		cntV
[11/09 21:21:36    105s] --------------------------------------
[11/09 21:21:36    105s]  -1:	0	 0.00%	12	 0.31%
[11/09 21:21:36    105s] --------------------------------------
[11/09 21:21:36    105s]   0:	0	 0.00%	186	 4.79%
[11/09 21:21:36    105s]   1:	11	 0.28%	221	 5.69%
[11/09 21:21:36    105s]   2:	49	 1.26%	371	 9.55%
[11/09 21:21:36    105s]   3:	75	 1.93%	682	17.55%
[11/09 21:21:36    105s]   4:	34	 0.87%	742	19.09%
[11/09 21:21:36    105s]   5:	3727	95.66%	1672	43.03%
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1076.7M) ***
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Using trMTFlushLazyWireDel= 1
[11/09 21:21:36    105s] Not using mpools for CRoute
[11/09 21:21:36    105s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:21:36    105s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M)
[11/09 21:21:36    105s] Not using mpools for CRoute
[11/09 21:21:36    105s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M)
[11/09 21:21:36    105s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:21:36    105s] Cleanup real= 0:00:00.0
[11/09 21:21:36    105s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1076.7M)
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Total length: 1.247e+05um, number of vias: 4433
[11/09 21:21:36    105s] M1(H) length: 0.000e+00um, number of vias: 2263
[11/09 21:21:36    105s] M2(V) length: 6.479e+04um, number of vias: 2170
[11/09 21:21:36    105s] M3(H) length: 5.992e+04um
[11/09 21:21:36    105s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1076.7M) ***
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Skipping QALenRecalc
[11/09 21:21:36    105s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:21:36    105s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:21:36    105s] *** Finished all Phases (cpu=0:00:00.0 mem=1076.7M) ***
[11/09 21:21:36    105s] trMTFlushLazyWireDel was already disabled
[11/09 21:21:36    105s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:21:36    105s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:21:36    105s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:21:36    105s] Peak Memory Usage was 1076.7M 
[11/09 21:21:36    105s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.1
[11/09 21:21:36    105s]   TrialRoute full (called 3x) runtime= 0:00:00.1
[11/09 21:21:36    105s]   GlbRouteEst (called 4x) runtime= 0:00:00.0
[11/09 21:21:36    105s] *** Finished trialRoute (cpu=0:00:00.0 mem=1076.7M) ***
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Set wireMPool w/ threadCheck
[11/09 21:21:36    105s] <CMD> timeDesign -preCTS
[11/09 21:21:36    105s] Start to check current routing status for nets...
[11/09 21:21:36    105s] Using hname+ instead name for net compare
[11/09 21:21:36    105s] All nets are already routed correctly.
[11/09 21:21:36    105s] End to check current routing status for nets (mem=1076.7M)
[11/09 21:21:36    105s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:21:36    105s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:36    105s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:36    105s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:36    105s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:36    105s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:36    105s]       RC Corner Indexes            0   
[11/09 21:21:36    105s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:36    105s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:36    105s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:36    105s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:36    105s] Shrink Factor                : 1.00000
[11/09 21:21:36    105s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:36    105s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:36    105s] Using capacitance table file ...
[11/09 21:21:36    105s] Updating RC grid for preRoute extraction ...
[11/09 21:21:36    105s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:36    105s] Initializing multi-corner resistance tables ...
[11/09 21:21:36    105s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1076.723M)
[11/09 21:21:36    105s] Effort level <high> specified for reg2reg path_group
[11/09 21:21:36    105s] #################################################################################
[11/09 21:21:36    105s] # Design Stage: PreRoute
[11/09 21:21:36    105s] # Design Name: layout_lab_design
[11/09 21:21:36    105s] # Design Mode: 90nm
[11/09 21:21:36    105s] # Analysis Mode: MMMC OCV 
[11/09 21:21:36    105s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:36    105s] # Signoff Settings: SI On 
[11/09 21:21:36    105s] #################################################################################
[11/09 21:21:36    105s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:36    105s] Calculate early delays in OCV mode...
[11/09 21:21:36    105s] Calculate late delays in OCV mode...
[11/09 21:21:36    105s] Topological Sorting (CPU = 0:00:00.0, MEM = 1077.7M, InitMEM = 1077.7M)
[11/09 21:21:36    105s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:36    105s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:36    105s] Total number of fetched objects 700
[11/09 21:21:36    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:36    105s] End delay calculation. (MEM=1143.16 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:21:36    105s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1143.2M) ***
[11/09 21:21:36    105s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:46 mem=1143.2M)
[11/09 21:21:36    105s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.038  |  4.038  |  5.852  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.528%
Routing Overflow: 0.00% H and 0.31% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:21:36    105s] Total CPU time: 0.37 sec
[11/09 21:21:36    105s] Total Real time: 0.0 sec
[11/09 21:21:36    105s] Total Memory Usage: 1082.921875 Mbytes
[11/09 21:21:36    105s] <CMD> setOptMode -yieldEffort none
[11/09 21:21:36    105s] <CMD> setOptMode -highEffort
[11/09 21:21:36    105s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:21:36    105s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:21:36    105s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:21:36    105s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:21:36    105s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:21:36    105s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:21:36    105s] <CMD> optDesign -preCTS -drv
[11/09 21:21:36    105s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:21:36    105s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:21:36    105s] #spOpts: mergeVia=F 
[11/09 21:21:36    105s] Core basic site is core
[11/09 21:21:36    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:36    105s] #spOpts: mergeVia=F 
[11/09 21:21:36    105s] GigaOpt running with 1 threads.
[11/09 21:21:36    105s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:21:36    105s] #spOpts: mergeVia=F 
[11/09 21:21:36    105s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:21:36    105s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:21:36    105s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:21:36    105s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:21:36    105s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:21:36    105s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:21:36    105s] 	...
[11/09 21:21:36    105s] 	Reporting only the 20 first cells found...
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1080.7M, totSessionCpu=0:01:46 **
[11/09 21:21:36    105s] *** optDesign -preCTS ***
[11/09 21:21:36    105s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:21:36    105s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:21:36    105s] Hold Target Slack: user slack 0
[11/09 21:21:36    105s] Multi-VT timing optimization disabled based on library information.
[11/09 21:21:36    105s] Summary for sequential cells idenfication: 
[11/09 21:21:36    105s] Identified SBFF number: 3
[11/09 21:21:36    105s] Identified MBFF number: 0
[11/09 21:21:36    105s] Not identified SBFF number: 0
[11/09 21:21:36    105s] Not identified MBFF number: 0
[11/09 21:21:36    105s] Number of sequential cells which are not FFs: 1
[11/09 21:21:36    105s] 
[11/09 21:21:36    105s] Start to check current routing status for nets...
[11/09 21:21:36    105s] Using hname+ instead name for net compare
[11/09 21:21:36    105s] All nets are already routed correctly.
[11/09 21:21:36    105s] End to check current routing status for nets (mem=1080.7M)
[11/09 21:21:36    106s] #################################################################################
[11/09 21:21:36    106s] # Design Stage: PreRoute
[11/09 21:21:36    106s] # Design Name: layout_lab_design
[11/09 21:21:36    106s] # Design Mode: 90nm
[11/09 21:21:36    106s] # Analysis Mode: MMMC OCV 
[11/09 21:21:36    106s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:36    106s] # Signoff Settings: SI Off 
[11/09 21:21:36    106s] #################################################################################
[11/09 21:21:36    106s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:36    106s] Calculate early delays in OCV mode...
[11/09 21:21:36    106s] Calculate late delays in OCV mode...
[11/09 21:21:36    106s] Topological Sorting (CPU = 0:00:00.0, MEM = 1078.7M, InitMEM = 1078.7M)
[11/09 21:21:37    106s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:37    106s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:37    106s] Total number of fetched objects 700
[11/09 21:21:37    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:37    106s] End delay calculation. (MEM=1144.17 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 21:21:37    106s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1144.2M) ***
[11/09 21:21:37    106s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:46 mem=1144.2M)
[11/09 21:21:37    106s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.038  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.528%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1080.9M, totSessionCpu=0:01:46 **
[11/09 21:21:37    106s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:21:37    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1080.9M
[11/09 21:21:37    106s] #spOpts: mergeVia=F 
[11/09 21:21:37    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1080.9M
[11/09 21:21:37    106s] *** Starting optimizing excluded clock nets MEM= 1080.9M) ***
[11/09 21:21:37    106s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1080.9M) ***
[11/09 21:21:37    106s] Begin: GigaOpt high fanout net optimization
[11/09 21:21:37    106s] Info: 16 io nets excluded
[11/09 21:21:37    106s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:37    106s] Summary for sequential cells idenfication: 
[11/09 21:21:37    106s] Identified SBFF number: 3
[11/09 21:21:37    106s] Identified MBFF number: 0
[11/09 21:21:37    106s] Not identified SBFF number: 0
[11/09 21:21:37    106s] Not identified MBFF number: 0
[11/09 21:21:37    106s] Number of sequential cells which are not FFs: 1
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:21:37    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1090.9M
[11/09 21:21:37    106s] #spOpts: mergeVia=F 
[11/09 21:21:37    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1090.9M
[11/09 21:21:37    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1090.9M
[11/09 21:21:37    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1106.9M
[11/09 21:21:37    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1158.5M
[11/09 21:21:37    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1158.5M
[11/09 21:21:37    106s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:37    106s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:21:37    106s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:37    106s] |    33.53%|        -|   0.100|   0.000|   0:00:00.0| 1273.0M|
[11/09 21:21:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] |    33.53%|        -|   0.100|   0.000|   0:00:00.0| 1273.0M|
[11/09 21:21:37    106s] +----------+---------+--------+--------+------------+--------+
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1273.0M) ***
[11/09 21:21:37    106s] End: GigaOpt high fanout net optimization
[11/09 21:21:37    106s] Begin: GigaOpt DRV Optimization
[11/09 21:21:37    106s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:21:37    106s] Info: 16 io nets excluded
[11/09 21:21:37    106s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:37    106s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:21:37    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1253.9M
[11/09 21:21:37    106s] #spOpts: mergeVia=F 
[11/09 21:21:37    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1253.9M
[11/09 21:21:37    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1253.9M
[11/09 21:21:37    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1253.9M
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] Info: violation cost 0.043258 (cap = 0.043258, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] |     0   |     0   |     4   |      4  |     0   |     0   |     0   |     0   | 4.04 |          0|          0|          0|  33.53  |            |           |
[11/09 21:21:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.04 |          2|          0|          2|  33.59  |   0:00:00.0|    1273.0M|
[11/09 21:21:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.04 |          0|          0|          0|  33.59  |   0:00:00.0|    1273.0M|
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1273.0M) ***
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] *** Starting refinePlace (0:01:46 mem=1289.0M) ***
[11/09 21:21:37    106s] Total net bbox length = 9.577e+04 (5.127e+04 4.450e+04) (ext = 5.618e+03)
[11/09 21:21:37    106s] Starting refinePlace ...
[11/09 21:21:37    106s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:37    106s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[11/09 21:21:37    106s] Density distribution unevenness ratio = 6.098%
[11/09 21:21:37    106s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:21:37    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1289.0MB) @(0:01:46 - 0:01:46).
[11/09 21:21:37    106s] Move report: preRPlace moves 4 insts, mean move: 4.20 um, max move: 7.20 um
[11/09 21:21:37    106s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271): (1111.20, 381.00) --> (1104.00, 381.00)
[11/09 21:21:37    106s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:21:37    106s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:21:37    106s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:37    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1289.0MB) @(0:01:46 - 0:01:46).
[11/09 21:21:37    106s] Move report: Detail placement moves 4 insts, mean move: 4.20 um, max move: 7.20 um
[11/09 21:21:37    106s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271): (1111.20, 381.00) --> (1104.00, 381.00)
[11/09 21:21:37    106s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1289.0MB
[11/09 21:21:37    106s] Statistics of distance of Instance movement in refine placement:
[11/09 21:21:37    106s]   maximum (X+Y) =         7.20 um
[11/09 21:21:37    106s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271) with max move: (1111.2, 381) -> (1104, 381)
[11/09 21:21:37    106s]   mean    (X+Y) =         4.20 um
[11/09 21:21:37    106s] Summary Report:
[11/09 21:21:37    106s] Instances move: 4 (out of 674 movable)
[11/09 21:21:37    106s] Instances flipped: 0
[11/09 21:21:37    106s] Mean displacement: 4.20 um
[11/09 21:21:37    106s] Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271) (1111.2, 381) -> (1104, 381)
[11/09 21:21:37    106s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:21:37    106s] Total instances moved : 4
[11/09 21:21:37    106s] Total net bbox length = 9.579e+04 (5.129e+04 4.450e+04) (ext = 5.611e+03)
[11/09 21:21:37    106s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1289.0MB
[11/09 21:21:37    106s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1289.0MB) @(0:01:46 - 0:01:46).
[11/09 21:21:37    106s] *** Finished refinePlace (0:01:46 mem=1289.0M) ***
[11/09 21:21:37    106s] *** maximum move = 7.20 um ***
[11/09 21:21:37    106s] *** Finished re-routing un-routed nets (1289.0M) ***
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1289.0M) ***
[11/09 21:21:37    106s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:21:37    106s] End: GigaOpt DRV Optimization
[11/09 21:21:37    106s] GigaOpt: Cleaning up trial route
[11/09 21:21:37    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1269.9M
[11/09 21:21:37    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1269.9M
[11/09 21:21:37    106s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:21:37    106s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:21:37    106s] [PSP] Initial Peak syMemory usage = 1269.9 MB
[11/09 21:21:37    106s] (I)       Reading DB...
[11/09 21:21:37    106s] (I)       congestionReportName   : 
[11/09 21:21:37    106s] (I)       layerRangeFor2DCongestion : 
[11/09 21:21:37    106s] (I)       buildTerm2TermWires    : 1
[11/09 21:21:37    106s] (I)       doTrackAssignment      : 1
[11/09 21:21:37    106s] (I)       dumpBookshelfFiles     : 0
[11/09 21:21:37    106s] (I)       numThreads             : 1
[11/09 21:21:37    106s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:21:37    106s] (I)       honorPin               : false
[11/09 21:21:37    106s] (I)       honorPinGuide          : true
[11/09 21:21:37    106s] (I)       honorPartition         : false
[11/09 21:21:37    106s] (I)       allowPartitionCrossover: false
[11/09 21:21:37    106s] (I)       honorSingleEntry       : true
[11/09 21:21:37    106s] (I)       honorSingleEntryStrong : true
[11/09 21:21:37    106s] (I)       handleViaSpacingRule   : false
[11/09 21:21:37    106s] (I)       handleEolSpacingRule   : false
[11/09 21:21:37    106s] (I)       PDConstraint           : none
[11/09 21:21:37    106s] (I)       expBetterNDRHandling   : false
[11/09 21:21:37    106s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:21:37    106s] (I)       routingEffortLevel     : 3
[11/09 21:21:37    106s] (I)       effortLevel            : standard
[11/09 21:21:37    106s] [NR-eGR] minRouteLayer          : 2
[11/09 21:21:37    106s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:21:37    106s] (I)       numRowsPerGCell        : 1
[11/09 21:21:37    106s] (I)       speedUpLargeDesign     : 0
[11/09 21:21:37    106s] (I)       speedUpBlkViolationClean: 1
[11/09 21:21:37    106s] (I)       multiThreadingTA       : 1
[11/09 21:21:37    106s] (I)       blockedPinEscape       : 1
[11/09 21:21:37    106s] (I)       blkAwareLayerSwitching : 1
[11/09 21:21:37    106s] (I)       betterClockWireModeling: 1
[11/09 21:21:37    106s] (I)       congestionCleanMode    : 0
[11/09 21:21:37    106s] (I)       optimizationMode       : false
[11/09 21:21:37    106s] (I)       routeSecondPG          : false
[11/09 21:21:37    106s] (I)       punchThroughDistance   : 500.00
[11/09 21:21:37    106s] (I)       scenicBound            : 1.15
[11/09 21:21:37    106s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:21:37    106s] (I)       source-to-sink ratio   : 0.00
[11/09 21:21:37    106s] (I)       targetCongestionRatioH : 1.00
[11/09 21:21:37    106s] (I)       targetCongestionRatioV : 1.00
[11/09 21:21:37    106s] (I)       layerCongestionRatio   : 0.70
[11/09 21:21:37    106s] (I)       m1CongestionRatio      : 0.10
[11/09 21:21:37    106s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:21:37    106s] (I)       localRouteEffort       : 1.00
[11/09 21:21:37    106s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:21:37    106s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:21:37    106s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:21:37    106s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:21:37    106s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:21:37    106s] (I)       blockTrack             : 
[11/09 21:21:37    106s] (I)       routeVias              : 
[11/09 21:21:37    106s] (I)       readTROption           : true
[11/09 21:21:37    106s] (I)       extraSpacingFactor     : 1.00
[11/09 21:21:37    106s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:21:37    106s] (I)       routeSelectedNetsOnly  : false
[11/09 21:21:37    106s] (I)       before initializing RouteDB syMemory usage = 1269.9 MB
[11/09 21:21:37    106s] (I)       starting read tracks
[11/09 21:21:37    106s] (I)       build grid graph
[11/09 21:21:37    106s] (I)       build grid graph start
[11/09 21:21:37    106s] [NR-eGR] Layer1 has no routable track
[11/09 21:21:37    106s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:21:37    106s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:21:37    106s] (I)       build grid graph end
[11/09 21:21:37    106s] (I)       numViaLayers=2
[11/09 21:21:37    106s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:21:37    106s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:21:37    106s] (I)       end build via table
[11/09 21:21:37    106s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=86 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:21:37    106s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:21:37    106s] (I)       readDataFromPlaceDB
[11/09 21:21:37    106s] (I)       Read net information..
[11/09 21:21:37    106s] [NR-eGR] Read numTotalNets=702  numIgnoredNets=16
[11/09 21:21:37    106s] (I)       Read testcase time = 0.000 seconds
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] (I)       build grid graph start
[11/09 21:21:37    106s] (I)       build grid graph end
[11/09 21:21:37    106s] (I)       Model blockage into capacity
[11/09 21:21:37    106s] (I)       Read numBlocks=1616  numPreroutedWires=0  numCapScreens=0
[11/09 21:21:37    106s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:21:37    106s] (I)       blocked area on Layer2 : 2956263300000  (104.53%)
[11/09 21:21:37    106s] (I)       blocked area on Layer3 : 1775168010000  (62.77%)
[11/09 21:21:37    106s] (I)       Modeling time = 0.000 seconds
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] (I)       totalPins=2283  totalGlobalPin=2235 (97.90%)
[11/09 21:21:37    106s] (I)       Number of ignored nets = 16
[11/09 21:21:37    106s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:21:37    106s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:21:37    106s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:21:37    106s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:21:37    106s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:21:37    106s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:21:37    106s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:21:37    106s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:21:37    106s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:21:37    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:21:37    106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1269.9 MB
[11/09 21:21:37    106s] (I)       Layer1  viaCost=200.00
[11/09 21:21:37    106s] (I)       Layer2  viaCost=100.00
[11/09 21:21:37    106s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:21:37    106s] (I)       routing area        :  (0, 0) - (1701600, 1662000)
[11/09 21:21:37    106s] (I)       core area           :  (350400, 351000) - (1351200, 1311000)
[11/09 21:21:37    106s] (I)       Site Width          :  2400  (dbu)
[11/09 21:21:37    106s] (I)       Row Height          : 30000  (dbu)
[11/09 21:21:37    106s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:21:37    106s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:21:37    106s] (I)       grid                :    57    55     3
[11/09 21:21:37    106s] (I)       vertical capacity   :     0 30000     0
[11/09 21:21:37    106s] (I)       horizontal capacity :     0     0 30000
[11/09 21:21:37    106s] (I)       Default wire width  :   900   900  1500
[11/09 21:21:37    106s] (I)       Default wire space  :   900   900   900
[11/09 21:21:37    106s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:21:37    106s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:21:37    106s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:21:37    106s] (I)       Total num of tracks :     0   709   554
[11/09 21:21:37    106s] (I)       Num of masks        :     1     1     1
[11/09 21:21:37    106s] (I)       Num of trim masks   :     0     0     0
[11/09 21:21:37    106s] (I)       --------------------------------------------------------
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] [NR-eGR] ============ Routing rule table ============
[11/09 21:21:37    106s] [NR-eGR] Rule id 0. Nets 686 
[11/09 21:21:37    106s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:21:37    106s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:21:37    106s] [NR-eGR] ========================================
[11/09 21:21:37    106s] [NR-eGR] 
[11/09 21:21:37    106s] (I)       After initializing earlyGlobalRoute syMemory usage = 1269.9 MB
[11/09 21:21:37    106s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:21:37    106s] (I)       ============= Initialization =============
[11/09 21:21:37    106s] (I)       total 2D Cap : 47951 = (22658 H, 25293 V)
[11/09 21:21:37    106s] [NR-eGR] Layer group 1: route 686 net(s) in layer range [2, 3]
[11/09 21:21:37    106s] (I)       ============  Phase 1a Route ============
[11/09 21:21:37    106s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:21:37    106s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:21:37    106s] (I)       Usage: 4088 = (2042 H, 2046 V) = (9.01% H, 8.09% V) = (6.126e+04um H, 6.138e+04um V)
[11/09 21:21:37    106s] (I)       
[11/09 21:21:37    106s] (I)       ============  Phase 1b Route ============
[11/09 21:21:37    106s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:21:37    106s] (I)       Usage: 4088 = (2042 H, 2046 V) = (9.01% H, 8.09% V) = (6.126e+04um H, 6.138e+04um V)
[11/09 21:21:37    106s] (I)       
[11/09 21:21:37    106s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.226400e+05um
[11/09 21:21:37    106s] (I)       ============  Phase 1c Route ============
[11/09 21:21:37    106s] (I)       Usage: 4088 = (2042 H, 2046 V) = (9.01% H, 8.09% V) = (6.126e+04um H, 6.138e+04um V)
[11/09 21:21:37    106s] (I)       
[11/09 21:21:37    106s] (I)       ============  Phase 1d Route ============
[11/09 21:21:37    106s] (I)       Usage: 4088 = (2042 H, 2046 V) = (9.01% H, 8.09% V) = (6.126e+04um H, 6.138e+04um V)
[11/09 21:21:37    106s] (I)       
[11/09 21:21:37    106s] (I)       ============  Phase 1e Route ============
[11/09 21:21:37    106s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:21:37    106s] (I)       Usage: 4088 = (2042 H, 2046 V) = (9.01% H, 8.09% V) = (6.126e+04um H, 6.138e+04um V)
[11/09 21:21:37    106s] (I)       
[11/09 21:21:37    106s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.226400e+05um
[11/09 21:21:37    106s] [NR-eGR] 
[11/09 21:21:37    106s] (I)       ============  Phase 1l Route ============
[11/09 21:21:37    106s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:21:37    106s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:21:37    106s] (I)       total 2D Cap : 48281 = (22716 H, 25565 V)
[11/09 21:21:37    106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:21:37    106s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:21:37    106s] (I)       ============= track Assignment ============
[11/09 21:21:37    106s] (I)       extract Global 3D Wires
[11/09 21:21:37    106s] (I)       Extract Global WL : time=0.00
[11/09 21:21:37    106s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:21:37    106s] (I)       Initialization real time=0.00 seconds
[11/09 21:21:37    106s] (I)       Kernel real time=0.01 seconds
[11/09 21:21:37    106s] (I)       End Greedy Track Assignment
[11/09 21:21:37    106s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2267
[11/09 21:21:37    106s] [NR-eGR] Layer2(metal2)(V) length: 6.467100e+04um, number of vias: 3515
[11/09 21:21:37    106s] [NR-eGR] Layer3(metal3)(H) length: 6.368400e+04um, number of vias: 0
[11/09 21:21:37    106s] [NR-eGR] Total length: 1.283550e+05um, number of vias: 5782
[11/09 21:21:37    106s] [NR-eGR] End Peak syMemory usage = 1125.1 MB
[11/09 21:21:37    106s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:21:37    106s] GigaOpt: Cleaning up extraction
[11/09 21:21:37    106s] Extraction called for design 'layout_lab_design' of instances=698 and nets=711 using extraction engine 'preRoute' .
[11/09 21:21:37    106s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:37    106s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:37    106s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:37    106s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:37    106s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:37    106s]       RC Corner Indexes            0   
[11/09 21:21:37    106s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:37    106s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:37    106s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:37    106s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:37    106s] Shrink Factor                : 1.00000
[11/09 21:21:37    106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:37    106s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:37    106s] Using capacitance table file ...
[11/09 21:21:37    106s] Updating RC grid for preRoute extraction ...
[11/09 21:21:37    106s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:37    106s] Initializing multi-corner resistance tables ...
[11/09 21:21:37    106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1125.055M)
[11/09 21:21:37    106s] GigaOpt: Cleaning up delay & timing
[11/09 21:21:37    106s] #################################################################################
[11/09 21:21:37    106s] # Design Stage: PreRoute
[11/09 21:21:37    106s] # Design Name: layout_lab_design
[11/09 21:21:37    106s] # Design Mode: 90nm
[11/09 21:21:37    106s] # Analysis Mode: MMMC OCV 
[11/09 21:21:37    106s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:37    106s] # Signoff Settings: SI Off 
[11/09 21:21:37    106s] #################################################################################
[11/09 21:21:37    106s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:37    106s] Calculate early delays in OCV mode...
[11/09 21:21:37    106s] Calculate late delays in OCV mode...
[11/09 21:21:37    106s] Topological Sorting (CPU = 0:00:00.0, MEM = 1123.1M, InitMEM = 1123.1M)
[11/09 21:21:37    106s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:37    106s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:37    106s] Total number of fetched objects 702
[11/09 21:21:37    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:37    106s] End delay calculation. (MEM=1172.48 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:21:37    106s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1172.5M) ***
[11/09 21:21:37    106s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:21:37    106s] Info: 16 io nets excluded
[11/09 21:21:37    106s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:37    106s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:21:37    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=1172.5M
[11/09 21:21:37    106s] Core basic site is core
[11/09 21:21:37    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:37    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1172.5M
[11/09 21:21:37    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=1172.5M
[11/09 21:21:37    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=1172.5M
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.02 |          0|          0|          0|  33.59  |            |           |
[11/09 21:21:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:21:37    106s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.02 |          0|          0|          0|  33.59  |   0:00:00.0|    1264.1M|
[11/09 21:21:37    106s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1264.1M) ***
[11/09 21:21:37    106s] 
[11/09 21:21:37    106s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:21:37    106s] GigaOpt: Cleaning up delay & timing
[11/09 21:21:37    106s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=1130.5M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.019  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.588%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1130.5M, totSessionCpu=0:01:47 **
[11/09 21:21:37    106s] Effort level <high> specified for reg2reg path_group
[11/09 21:21:37    106s] Reported timing to dir ./timingReports
[11/09 21:21:37    106s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1132.5M, totSessionCpu=0:01:47 **
[11/09 21:21:38    107s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.019  |  4.019  |  5.805  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.588%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1130.5M, totSessionCpu=0:01:47 **
[11/09 21:21:38    107s] *** Finished optDesign ***
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.2 real=0:00:01.4)
[11/09 21:21:38    107s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:21:38    107s] <CMD> clockDesign
[11/09 21:21:38    107s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:21:38    107s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:21:38    107s] <clockDesign CMD> ccopt_design -cts
[11/09 21:21:38    107s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:21:38    107s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:21:38    107s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:21:38    107s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:21:38    107s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:21:38    107s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:21:38    107s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:21:38    107s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:21:38    107s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:21:38    107s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:21:38    107s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:21:38    107s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:21:38    107s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:21:38    107s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:21:38    107s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:21:38    107s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:21:38    107s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:21:38    107s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1074.7M, totSessionCpu=0:01:47 **
[11/09 21:21:38    107s] **ERROR: (IMPCK-9000):	
[11/09 21:21:38    107s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:21:38    107s] Severity  ID               Count  Summary                                  
[11/09 21:21:38    107s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:21:38    107s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:21:38    107s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:21:38    107s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:21:38    107s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:21:38    107s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:21:38    107s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] <CMD> trialRoute
[11/09 21:21:38    107s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:21:38    107s] Set wireMPool w/ noThreadCheck
[11/09 21:21:38    107s] *** Starting trialRoute (mem=1074.7M) ***
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Using hname+ instead name for net compare
[11/09 21:21:38    107s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:21:38    107s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:21:38    107s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:21:38    107s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1074.7M)
[11/09 21:21:38    107s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Nr of prerouted/Fixed nets = 16
[11/09 21:21:38    107s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:21:38    107s] routingBox: (1200 1500) (1700400 1660500)
[11/09 21:21:38    107s] coreBox:    (350400 351000) (1351200 1311000)
[11/09 21:21:38    107s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/18
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M):
[11/09 21:21:38    107s] Est net length = 1.223e+05um = 6.094e+04H + 6.132e+04V
[11/09 21:21:38    107s] Usage: (14.2%H 15.1%V) = (7.211e+04um 1.194e+05um) = (5937 3979)
[11/09 21:21:38    107s] Obstruct: 1146 = 568 (12.7%H) + 578 (12.9%V)
[11/09 21:21:38    107s] Overflow: 39 = 0 (0.00% H) + 39 (1.01% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M):
[11/09 21:21:38    107s] Usage: (14.2%H 15.1%V) = (7.180e+04um 1.194e+05um) = (5912 3979)
[11/09 21:21:38    107s] Overflow: 37 = 0 (0.00% H) + 37 (0.95% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M):
[11/09 21:21:38    107s] Usage: (14.1%H 15.2%V) = (7.147e+04um 1.198e+05um) = (5885 3990)
[11/09 21:21:38    107s] Overflow: 35 = 0 (0.00% H) + 35 (0.90% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M):
[11/09 21:21:38    107s] Usage: (14.1%H 15.2%V) = (7.153e+04um 1.199e+05um) = (5890 3996)
[11/09 21:21:38    107s] Overflow: 29 = 0 (0.00% H) + 29 (0.74% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1a-1d Overflow: 0.00% H + 0.74% V (0:00:00.0 1074.7M)

[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M):
[11/09 21:21:38    107s] Usage: (14.1%H 15.2%V) = (7.163e+04um 1.201e+05um) = (5898 4002)
[11/09 21:21:38    107s] Overflow: 21 = 0 (0.00% H) + 21 (0.55% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M):
[11/09 21:21:38    107s] Usage: (14.2%H 15.3%V) = (7.181e+04um 1.204e+05um) = (5913 4012)
[11/09 21:21:38    107s] Overflow: 12 = 0 (0.00% H) + 12 (0.31% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Congestion distribution:
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Remain	cntH		cntV
[11/09 21:21:38    107s] --------------------------------------
[11/09 21:21:38    107s]  -1:	0	 0.00%	12	 0.31%
[11/09 21:21:38    107s] --------------------------------------
[11/09 21:21:38    107s]   0:	0	 0.00%	187	 4.81%
[11/09 21:21:38    107s]   1:	11	 0.28%	222	 5.71%
[11/09 21:21:38    107s]   2:	47	 1.21%	370	 9.52%
[11/09 21:21:38    107s]   3:	78	 2.00%	684	17.60%
[11/09 21:21:38    107s]   4:	44	 1.13%	729	18.76%
[11/09 21:21:38    107s]   5:	3716	95.38%	1682	43.28%
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1e-1f Overflow: 0.00% H + 0.31% V (0:00:00.0 1074.7M)

[11/09 21:21:38    107s] Global route (cpu=0.0s real=0.0s 1074.7M)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] *** After '-updateRemainTrks' operation: 
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Usage: (14.2%H 15.3%V) = (7.181e+04um 1.204e+05um) = (5913 4012)
[11/09 21:21:38    107s] Overflow: 12 = 0 (0.00% H) + 12 (0.31% V)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Phase 1l Overflow: 0.00% H + 0.31% V (0:00:00.0 1074.7M)

[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Congestion distribution:
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Remain	cntH		cntV
[11/09 21:21:38    107s] --------------------------------------
[11/09 21:21:38    107s]  -1:	0	 0.00%	12	 0.31%
[11/09 21:21:38    107s] --------------------------------------
[11/09 21:21:38    107s]   0:	0	 0.00%	187	 4.81%
[11/09 21:21:38    107s]   1:	11	 0.28%	222	 5.71%
[11/09 21:21:38    107s]   2:	47	 1.21%	370	 9.52%
[11/09 21:21:38    107s]   3:	78	 2.00%	684	17.60%
[11/09 21:21:38    107s]   4:	44	 1.13%	729	18.76%
[11/09 21:21:38    107s]   5:	3716	95.38%	1682	43.28%
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1074.7M) ***
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Using trMTFlushLazyWireDel= 1
[11/09 21:21:38    107s] Not using mpools for CRoute
[11/09 21:21:38    107s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:21:38    107s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M)
[11/09 21:21:38    107s] Not using mpools for CRoute
[11/09 21:21:38    107s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M)
[11/09 21:21:38    107s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:21:38    107s] Cleanup real= 0:00:00.0
[11/09 21:21:38    107s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M)
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Total length: 1.247e+05um, number of vias: 4442
[11/09 21:21:38    107s] M1(H) length: 0.000e+00um, number of vias: 2267
[11/09 21:21:38    107s] M2(V) length: 6.461e+04um, number of vias: 2175
[11/09 21:21:38    107s] M3(H) length: 6.010e+04um
[11/09 21:21:38    107s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1074.7M) ***
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Skipping QALenRecalc
[11/09 21:21:38    107s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:21:38    107s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:21:38    107s] *** Finished all Phases (cpu=0:00:00.0 mem=1074.7M) ***
[11/09 21:21:38    107s] trMTFlushLazyWireDel was already disabled
[11/09 21:21:38    107s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:21:38    107s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:21:38    107s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:21:38    107s] Peak Memory Usage was 1074.7M 
[11/09 21:21:38    107s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.2
[11/09 21:21:38    107s]   TrialRoute full (called 4x) runtime= 0:00:00.2
[11/09 21:21:38    107s]   GlbRouteEst (called 4x) runtime= 0:00:00.0
[11/09 21:21:38    107s] *** Finished trialRoute (cpu=0:00:00.0 mem=1074.7M) ***
[11/09 21:21:38    107s] 
[11/09 21:21:38    107s] Set wireMPool w/ threadCheck
[11/09 21:21:38    107s] <CMD> timeDesign -postCTS
[11/09 21:21:38    107s] Start to check current routing status for nets...
[11/09 21:21:38    107s] Using hname+ instead name for net compare
[11/09 21:21:38    107s] All nets are already routed correctly.
[11/09 21:21:38    107s] End to check current routing status for nets (mem=1074.7M)
[11/09 21:21:38    107s] Extraction called for design 'layout_lab_design' of instances=698 and nets=711 using extraction engine 'preRoute' .
[11/09 21:21:38    107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:38    107s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:38    107s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:38    107s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:38    107s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:38    107s]       RC Corner Indexes            0   
[11/09 21:21:38    107s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:38    107s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:38    107s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:38    107s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:38    107s] Shrink Factor                : 1.00000
[11/09 21:21:38    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:38    107s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:38    107s] Using capacitance table file ...
[11/09 21:21:38    107s] Updating RC grid for preRoute extraction ...
[11/09 21:21:38    107s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:38    107s] Initializing multi-corner resistance tables ...
[11/09 21:21:38    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1074.660M)
[11/09 21:21:38    107s] Effort level <high> specified for reg2reg path_group
[11/09 21:21:38    107s] #################################################################################
[11/09 21:21:38    107s] # Design Stage: PreRoute
[11/09 21:21:38    107s] # Design Name: layout_lab_design
[11/09 21:21:38    107s] # Design Mode: 90nm
[11/09 21:21:38    107s] # Analysis Mode: MMMC OCV 
[11/09 21:21:38    107s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:38    107s] # Signoff Settings: SI On 
[11/09 21:21:38    107s] #################################################################################
[11/09 21:21:38    107s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:38    107s] Calculate early delays in OCV mode...
[11/09 21:21:38    107s] Calculate late delays in OCV mode...
[11/09 21:21:38    107s] Topological Sorting (CPU = 0:00:00.0, MEM = 1075.7M, InitMEM = 1075.7M)
[11/09 21:21:38    107s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:38    107s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:38    107s] Total number of fetched objects 702
[11/09 21:21:38    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:38    107s] End delay calculation. (MEM=1141.84 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:21:38    107s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1141.8M) ***
[11/09 21:21:38    107s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:47 mem=1141.8M)
[11/09 21:21:38    107s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.452  |  3.452  |  6.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.588%
Routing Overflow: 0.00% H and 0.31% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:21:38    107s] Total CPU time: 0.36 sec
[11/09 21:21:38    107s] Total Real time: 0.0 sec
[11/09 21:21:38    107s] Total Memory Usage: 1081.601562 Mbytes
[11/09 21:21:39    107s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:21:39    107s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:21:39    107s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:21:39    107s] <CMD> extractRC -outfile encounter.cap
[11/09 21:21:39    107s] Extraction called for design 'layout_lab_design' of instances=698 and nets=711 using extraction engine 'preRoute' .
[11/09 21:21:39    107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:39    107s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:39    107s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:21:39    107s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:39    107s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:21:39    107s]       RC Corner Indexes            0   
[11/09 21:21:39    107s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:39    107s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:39    107s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:39    107s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:39    107s] Shrink Factor                : 1.00000
[11/09 21:21:39    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:21:39    107s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:39    107s] Using capacitance table file ...
[11/09 21:21:39    107s] Updating RC grid for preRoute extraction ...
[11/09 21:21:39    107s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:39    107s] Initializing multi-corner resistance tables ...
[11/09 21:21:39    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1081.602M)
[11/09 21:21:39    107s] <CMD> setOptMode -yieldEffort none
[11/09 21:21:39    107s] <CMD> setOptMode -highEffort
[11/09 21:21:39    107s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:21:39    107s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:21:39    107s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:21:39    107s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:21:39    107s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:21:39    107s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:21:39    107s] <CMD> optDesign -postCTS -hold
[11/09 21:21:39    107s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:21:39    107s] GigaOpt running with 1 threads.
[11/09 21:21:39    107s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:21:39    107s] #spOpts: mergeVia=F 
[11/09 21:21:39    107s] Core basic site is core
[11/09 21:21:39    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:39    107s] #spOpts: mergeVia=F 
[11/09 21:21:39    107s] #spOpts: mergeVia=F 
[11/09 21:21:39    107s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:21:39    107s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:21:39    107s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:21:39    107s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:21:39    107s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:21:39    107s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:21:39    107s] 	...
[11/09 21:21:39    107s] 	Reporting only the 20 first cells found...
[11/09 21:21:39    107s] 
[11/09 21:21:39    107s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1079.4M, totSessionCpu=0:01:48 **
[11/09 21:21:39    107s] *** optDesign -postCTS ***
[11/09 21:21:39    107s] DRC Margin: user margin 0.0
[11/09 21:21:39    107s] Hold Target Slack: user slack 0
[11/09 21:21:39    107s] Setup Target Slack: user slack 0;
[11/09 21:21:39    107s] Summary for sequential cells idenfication: 
[11/09 21:21:39    107s] Identified SBFF number: 3
[11/09 21:21:39    107s] Identified MBFF number: 0
[11/09 21:21:39    107s] Not identified SBFF number: 0
[11/09 21:21:39    107s] Not identified MBFF number: 0
[11/09 21:21:39    107s] Number of sequential cells which are not FFs: 1
[11/09 21:21:39    107s] 
[11/09 21:21:39    107s] Start to check current routing status for nets...
[11/09 21:21:39    107s] Using hname+ instead name for net compare
[11/09 21:21:39    107s] All nets are already routed correctly.
[11/09 21:21:39    107s] End to check current routing status for nets (mem=1079.4M)
[11/09 21:21:39    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1146.2M
[11/09 21:21:39    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1146.2M
[11/09 21:21:39    107s] Compute RC Scale Done ...
[11/09 21:21:39    107s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:21:39    107s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:21:39    107s] *info: ------------------------------------------------------------------
[11/09 21:21:39    107s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:21:39    107s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:21:39    107s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:21:39    107s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:21:39    107s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:21:39    107s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:21:39    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1194.5M
[11/09 21:21:39    107s] #spOpts: mergeVia=F 
[11/09 21:21:39    107s] Core basic site is core
[11/09 21:21:39    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:39    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1194.5M
[11/09 21:21:39    107s] GigaOpt Hold Optimizer is used
[11/09 21:21:39    107s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:48 mem=1194.5M ***
[11/09 21:21:39    107s] Effort level <high> specified for reg2reg path_group
[11/09 21:21:39    107s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:21:39    107s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:21:39    107s] #################################################################################
[11/09 21:21:39    107s] # Design Stage: PreRoute
[11/09 21:21:39    107s] # Design Name: layout_lab_design
[11/09 21:21:39    107s] # Design Mode: 90nm
[11/09 21:21:39    107s] # Analysis Mode: MMMC OCV 
[11/09 21:21:39    107s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:39    107s] # Signoff Settings: SI On 
[11/09 21:21:39    107s] #################################################################################
[11/09 21:21:39    107s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:39    107s] Calculate late delays in OCV mode...
[11/09 21:21:39    107s] Calculate early delays in OCV mode...
[11/09 21:21:39    107s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:21:39    107s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:39    107s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 700. 
[11/09 21:21:39    107s] Total number of fetched objects 702
[11/09 21:21:39    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:39    107s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:21:39    107s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:21:39    107s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:21:39    107s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:21:39    107s] Done building hold timer [198 node(s), 217 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:21:39    107s]  
_______________________________________________________________________
[11/09 21:21:39    107s] #################################################################################
[11/09 21:21:39    107s] # Design Stage: PreRoute
[11/09 21:21:39    107s] # Design Name: layout_lab_design
[11/09 21:21:39    107s] # Design Mode: 90nm
[11/09 21:21:39    107s] # Analysis Mode: MMMC OCV 
[11/09 21:21:39    107s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:39    107s] # Signoff Settings: SI On 
[11/09 21:21:39    107s] #################################################################################
[11/09 21:21:39    107s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:39    107s] Calculate early delays in OCV mode...
[11/09 21:21:39    107s] Calculate late delays in OCV mode...
[11/09 21:21:39    107s] Topological Sorting (CPU = 0:00:00.0, MEM = 1192.5M, InitMEM = 1192.5M)
[11/09 21:21:39    107s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:39    107s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:39    107s] Total number of fetched objects 702
[11/09 21:21:39    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:39    107s] End delay calculation. (MEM=1200.66 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:21:39    107s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1200.7M) ***
[11/09 21:21:39    108s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:48 mem=1200.7M)
[11/09 21:21:39    108s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:48 mem=1200.7M ***
[11/09 21:21:39    108s] *info: category slack lower bound [L 0.0] default
[11/09 21:21:39    108s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]          WNS    reg2regWNS
[11/09 21:21:39    108s]     3.452 ns      3.452 ns
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.452  |  3.452  |  6.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.674  |  0.153  | -0.674  |
|           TNS (ns):| -25.188 |  0.000  | -25.188 |
|    Violating Paths:|   50    |    0    |   50    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.588%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:21:39    108s] Identified SBFF number: 3
[11/09 21:21:39    108s] Identified MBFF number: 0
[11/09 21:21:39    108s] Not identified SBFF number: 0
[11/09 21:21:39    108s] Not identified MBFF number: 0
[11/09 21:21:39    108s] Number of sequential cells which are not FFs: 1
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] Summary for sequential cells idenfication: 
[11/09 21:21:39    108s] Identified SBFF number: 3
[11/09 21:21:39    108s] Identified MBFF number: 0
[11/09 21:21:39    108s] Not identified SBFF number: 0
[11/09 21:21:39    108s] Not identified MBFF number: 0
[11/09 21:21:39    108s] Number of sequential cells which are not FFs: 1
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:21:39    108s] *Info: worst delay setup view: osu05
[11/09 21:21:39    108s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:21:39    108s] =================================================================
[11/09 21:21:39    108s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:21:39    108s] ------------------------------------------------------------------
[11/09 21:21:39    108s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:21:39    108s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:21:39    108s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:21:39    108s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:21:39    108s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:21:39    108s] =================================================================
[11/09 21:21:39    108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1132.2M, totSessionCpu=0:01:48 **
[11/09 21:21:39    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1132.2M
[11/09 21:21:39    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1132.2M
[11/09 21:21:39    108s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:21:39    108s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:21:39    108s] Info: 16 io nets excluded
[11/09 21:21:39    108s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]    Hold Timing Summary  - Initial 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]  Target slack: 0.000 ns
[11/09 21:21:39    108s] View: osu05 
[11/09 21:21:39    108s] 	WNS: -0.366 
[11/09 21:21:39    108s] 	TNS: -0.448 
[11/09 21:21:39    108s] 	VP: 2 
[11/09 21:21:39    108s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]    Setup Timing Summary  - Initial 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]  Target slack: 0.000 ns
[11/09 21:21:39    108s] View: osu05 
[11/09 21:21:39    108s] 	WNS: 3.452 
[11/09 21:21:39    108s] 	TNS: 0.000 
[11/09 21:21:39    108s] 	VP: 0 
[11/09 21:21:39    108s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:21:39    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1265.7M
[11/09 21:21:39    108s] #spOpts: mergeVia=F 
[11/09 21:21:39    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1265.7M
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:48 mem=1265.7M density=33.588% ***
[11/09 21:21:39    108s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] Phase I ......
[11/09 21:21:39    108s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:21:39    108s] *info: Levelized Batch Commit is enabled
[11/09 21:21:39    108s] Executing transform: ECO Safe Resize
[11/09 21:21:39    108s] +-----------------------------------------------------------------------------------------------+
[11/09 21:21:39    108s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:21:39    108s] +-----------------------------------------------------------------------------------------------+
[11/09 21:21:39    108s] Worst hold path end point:
[11/09 21:21:39    108s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:21:39    108s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:21:39    108s] |   0|  -0.366|    -0.45|       2|          0|       0(     0)|    33.59%|   0:00:00.0|  1265.7M|
[11/09 21:21:39    108s] Worst hold path end point:
[11/09 21:21:39    108s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:21:39    108s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:21:39    108s] |   1|  -0.366|    -0.45|       2|          0|       0(     0)|    33.59%|   0:00:00.0|  1265.7M|
[11/09 21:21:39    108s] +-----------------------------------------------------------------------------------------------+
[11/09 21:21:39    108s] Executing transform: AddBuffer + LegalResize
[11/09 21:21:39    108s] +-----------------------------------------------------------------------------------------------+
[11/09 21:21:39    108s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:21:39    108s] +-----------------------------------------------------------------------------------------------+
[11/09 21:21:39    108s] Worst hold path end point:
[11/09 21:21:39    108s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:21:39    108s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:21:39    108s] |   0|  -0.366|    -0.45|       2|          0|       0(     0)|    33.59%|   0:00:00.0|  1265.7M|
[11/09 21:21:39    108s] Worst hold path end point:
[11/09 21:21:39    108s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:21:39    108s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:21:39    108s] |   1|  -0.015|    -0.02|       1|          2|       0(     0)|    33.72%|   0:00:00.0|  1268.5M|
[11/09 21:21:39    108s] Worst hold path end point:
[11/09 21:21:39    108s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:21:39    108s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN61_binary_nxt_0 (nrTerm=2)
[11/09 21:21:39    108s] |   2|   0.005|     0.00|       0|          1|       0(     0)|    33.74%|   0:00:00.0|  1268.5M|
[11/09 21:21:39    108s] +-----------------------------------------------------------------------------------------------+
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] *info:    Total 3 cells added for Phase I
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]    Hold Timing Summary  - Phase I 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]  Target slack: 0.000 ns
[11/09 21:21:39    108s] View: osu05 
[11/09 21:21:39    108s] 	WNS: 0.005 
[11/09 21:21:39    108s] 	TNS: 0.000 
[11/09 21:21:39    108s] 	VP: 0 
[11/09 21:21:39    108s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]    Setup Timing Summary  - Phase I 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s]  Target slack: 0.000 ns
[11/09 21:21:39    108s] View: osu05 
[11/09 21:21:39    108s] 	WNS: 3.452 
[11/09 21:21:39    108s] 	TNS: 0.000 
[11/09 21:21:39    108s] 	VP: 0 
[11/09 21:21:39    108s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
[11/09 21:21:39    108s] --------------------------------------------------- 
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] *** Finished Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:48 mem=1268.5M density=33.738% ***
[11/09 21:21:39    108s] *info:
[11/09 21:21:39    108s] *info: Added a total of 3 cells to fix/reduce hold violation
[11/09 21:21:39    108s] *info:          in which 3 termBuffering
[11/09 21:21:39    108s] *info:
[11/09 21:21:39    108s] *info: Summary: 
[11/09 21:21:39    108s] *info:            1 cell  of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:21:39    108s] *info:            1 cell  of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:21:39    108s] *info:            1 cell  of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:21:39    108s] *info:
[11/09 21:21:39    108s] *** Starting refinePlace (0:01:48 mem=1284.5M) ***
[11/09 21:21:39    108s] Total net bbox length = 9.588e+04 (5.139e+04 4.450e+04) (ext = 5.601e+03)
[11/09 21:21:39    108s] Starting refinePlace ...
[11/09 21:21:39    108s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:39    108s] default core: bins with density >  0.75 =    0 % ( 0 / 16 )
[11/09 21:21:39    108s] Density distribution unevenness ratio = 5.987%
[11/09 21:21:39    108s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:21:39    108s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1284.5MB) @(0:01:48 - 0:01:48).
[11/09 21:21:39    108s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:39    108s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:21:39    108s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:39    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1284.5MB) @(0:01:48 - 0:01:48).
[11/09 21:21:39    108s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:21:39    108s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1284.5MB
[11/09 21:21:39    108s] Statistics of distance of Instance movement in refine placement:
[11/09 21:21:39    108s]   maximum (X+Y) =         0.00 um
[11/09 21:21:39    108s]   mean    (X+Y) =         0.00 um
[11/09 21:21:39    108s] Summary Report:
[11/09 21:21:39    108s] Instances move: 0 (out of 677 movable)
[11/09 21:21:39    108s] Instances flipped: 0
[11/09 21:21:39    108s] Mean displacement: 0.00 um
[11/09 21:21:39    108s] Max displacement: 0.00 um 
[11/09 21:21:39    108s] Total instances moved : 0
[11/09 21:21:39    108s] Total net bbox length = 9.588e+04 (5.139e+04 4.450e+04) (ext = 5.601e+03)
[11/09 21:21:39    108s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1284.5MB
[11/09 21:21:39    108s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1284.5MB) @(0:01:48 - 0:01:48).
[11/09 21:21:39    108s] *** Finished refinePlace (0:01:48 mem=1284.5M) ***
[11/09 21:21:39    108s] *** maximum move = 0.00 um ***
[11/09 21:21:39    108s] *** Finished re-routing un-routed nets (1284.5M) ***
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1284.5M) ***
[11/09 21:21:39    108s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:48 mem=1284.5M density=33.738%) ***
[11/09 21:21:39    108s] *** Steiner Routed Nets: 2.979%; Threshold: 100; Threshold for Hold: 100
[11/09 21:21:39    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1148.2M
[11/09 21:21:39    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1148.2M
[11/09 21:21:39    108s] Re-routed 0 nets
[11/09 21:21:39    108s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:21:39    108s] Summary for sequential cells idenfication: 
[11/09 21:21:39    108s] Identified SBFF number: 3
[11/09 21:21:39    108s] Identified MBFF number: 0
[11/09 21:21:39    108s] Not identified SBFF number: 0
[11/09 21:21:39    108s] Not identified MBFF number: 0
[11/09 21:21:39    108s] Number of sequential cells which are not FFs: 1
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] Summary for sequential cells idenfication: 
[11/09 21:21:39    108s] Identified SBFF number: 3
[11/09 21:21:39    108s] Identified MBFF number: 0
[11/09 21:21:39    108s] Not identified SBFF number: 0
[11/09 21:21:39    108s] Not identified MBFF number: 0
[11/09 21:21:39    108s] Number of sequential cells which are not FFs: 1
[11/09 21:21:39    108s] 
[11/09 21:21:39    108s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:21:39    108s] GigaOpt: Skipping postEco optimization
[11/09 21:21:39    108s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:21:39    108s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:21:39    108s] *** Steiner Routed Nets: 2.979%; Threshold: 100; Threshold for Hold: 100
[11/09 21:21:39    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1146.2M
[11/09 21:21:39    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1146.2M
[11/09 21:21:39    108s] Re-routed 0 nets
[11/09 21:21:39    108s] Reported timing to dir ./timingReports
[11/09 21:21:39    108s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1142.2M, totSessionCpu=0:01:48 **
[11/09 21:21:39    108s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:21:39    108s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:21:39    108s] #################################################################################
[11/09 21:21:39    108s] # Design Stage: PreRoute
[11/09 21:21:39    108s] # Design Name: layout_lab_design
[11/09 21:21:39    108s] # Design Mode: 90nm
[11/09 21:21:39    108s] # Analysis Mode: MMMC OCV 
[11/09 21:21:39    108s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:39    108s] # Signoff Settings: SI On 
[11/09 21:21:39    108s] #################################################################################
[11/09 21:21:39    108s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:39    108s] Calculate late delays in OCV mode...
[11/09 21:21:39    108s] Calculate early delays in OCV mode...
[11/09 21:21:39    108s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:21:39    108s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:39    108s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 703. 
[11/09 21:21:39    108s] Total number of fetched objects 705
[11/09 21:21:39    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:39    108s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:21:39    108s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:21:39    108s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:21:40    108s]  
_______________________________________________________________________
[11/09 21:21:40    108s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.452  |  3.452  |  6.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.674  |  0.153  | -0.674  |
|           TNS (ns):| -24.740 |  0.000  | -24.740 |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.738%
Routing Overflow: 0.00% H and 0.31% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1146.2M
[11/09 21:21:40    108s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1142.2M, totSessionCpu=0:01:48 **
[11/09 21:21:40    108s] *** Finished optDesign ***
[11/09 21:21:40    108s] 
[11/09 21:21:40    108s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.8 real=0:00:01.7)
[11/09 21:21:40    108s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:21:40    108s] <CMD> optDesign -postCTS -drv
[11/09 21:21:40    108s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:21:40    108s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:21:40    108s] Core basic site is core
[11/09 21:21:40    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:40    108s] #spOpts: mergeVia=F 
[11/09 21:21:40    108s] GigaOpt running with 1 threads.
[11/09 21:21:40    108s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:21:40    108s] #spOpts: mergeVia=F 
[11/09 21:21:40    108s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:21:40    108s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:21:40    108s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:21:40    108s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:21:40    108s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:21:40    108s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:21:40    108s] 	...
[11/09 21:21:40    108s] 	Reporting only the 20 first cells found...
[11/09 21:21:40    108s] 
[11/09 21:21:40    108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1099.0M, totSessionCpu=0:01:49 **
[11/09 21:21:40    108s] *** optDesign -postCTS ***
[11/09 21:21:40    108s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:21:40    108s] Hold Target Slack: user slack 0
[11/09 21:21:40    108s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:21:40    108s] Multi-VT timing optimization disabled based on library information.
[11/09 21:21:40    108s] Summary for sequential cells idenfication: 
[11/09 21:21:40    108s] Identified SBFF number: 3
[11/09 21:21:40    108s] Identified MBFF number: 0
[11/09 21:21:40    108s] Not identified SBFF number: 0
[11/09 21:21:40    108s] Not identified MBFF number: 0
[11/09 21:21:40    108s] Number of sequential cells which are not FFs: 1
[11/09 21:21:40    108s] 
[11/09 21:21:40    108s] Start to check current routing status for nets...
[11/09 21:21:40    108s] Using hname+ instead name for net compare
[11/09 21:21:40    108s] All nets are already routed correctly.
[11/09 21:21:40    108s] End to check current routing status for nets (mem=1099.0M)
[11/09 21:21:40    108s] #################################################################################
[11/09 21:21:40    108s] # Design Stage: PreRoute
[11/09 21:21:40    108s] # Design Name: layout_lab_design
[11/09 21:21:40    108s] # Design Mode: 90nm
[11/09 21:21:40    108s] # Analysis Mode: MMMC OCV 
[11/09 21:21:40    108s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:21:40    108s] # Signoff Settings: SI Off 
[11/09 21:21:40    108s] #################################################################################
[11/09 21:21:40    108s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:40    108s] Calculate early delays in OCV mode...
[11/09 21:21:40    108s] Calculate late delays in OCV mode...
[11/09 21:21:40    108s] Topological Sorting (CPU = 0:00:00.0, MEM = 1097.0M, InitMEM = 1097.0M)
[11/09 21:21:41    108s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:41    108s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:21:41    108s] Total number of fetched objects 705
[11/09 21:21:41    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:41    108s] End delay calculation. (MEM=1142.41 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:21:41    108s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1142.4M) ***
[11/09 21:21:41    108s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:01:49 mem=1142.4M)
[11/09 21:21:41    108s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.452  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.738%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1083.2M, totSessionCpu=0:01:49 **
[11/09 21:21:41    108s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:21:41    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1083.2M
[11/09 21:21:41    108s] #spOpts: mergeVia=F 
[11/09 21:21:41    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1083.2M
[11/09 21:21:41    108s] *** Starting optimizing excluded clock nets MEM= 1083.2M) ***
[11/09 21:21:41    108s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1083.2M) ***
[11/09 21:21:41    108s] *** Starting optimizing excluded clock nets MEM= 1083.2M) ***
[11/09 21:21:41    108s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1083.2M) ***
[11/09 21:21:41    108s] Effort level <high> specified for reg2reg path_group
[11/09 21:21:41    108s] Reported timing to dir ./timingReports
[11/09 21:21:41    108s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1099.2M, totSessionCpu=0:01:49 **
[11/09 21:21:41    108s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.452  |  3.452  |  6.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.738%
Routing Overflow: 0.00% H and 0.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1097.2M, totSessionCpu=0:01:49 **
[11/09 21:21:41    108s] *** Finished optDesign ***
[11/09 21:21:41    108s] 
[11/09 21:21:41    108s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.5 real=0:00:00.7)
[11/09 21:21:41    108s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:21:41    108s] <CMD> all_hold_analysis_views
[11/09 21:21:41    108s] <CMD> all_setup_analysis_views
[11/09 21:21:41    108s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:21:41    108s] Checking spec file integrity...
[11/09 21:21:41    108s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:21:41    108s] a) clock tree synthesis is not yet run, or
[11/09 21:21:41    108s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:21:41    108s] c) clock specification file mis-spelled clock name
[11/09 21:21:41    108s] 
[11/09 21:21:41    108s] Please correct above error(s) before running CTS.
[11/09 21:21:41    108s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1075.0M) ***
[11/09 21:21:41    108s] <CMD> addFiller -cell FILL
[11/09 21:21:41    108s] Core basic site is core
[11/09 21:21:41    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:41    108s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:21:41    109s] *INFO: Adding fillers to top-module.
[11/09 21:21:41    109s] *INFO:   Added 8842 filler insts (cell FILL / prefix FILLER).
[11/09 21:21:41    109s] *INFO: Total 8842 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[11/09 21:21:41    109s] For 8842 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:21:41    109s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:21:41    109s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:21:41    109s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:21:41    109s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:21:41    109s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:21:41    109s] <CMD> sroute
[11/09 21:21:41    109s] #- Begin sroute (date=11/09 21:21:41, mem=1075.0M)
[11/09 21:21:41    109s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:21:41 2019 ***
[11/09 21:21:41    109s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:21:41    109s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:21:41    109s] 
[11/09 21:21:41    109s] Begin option processing ...
[11/09 21:21:41    109s] srouteConnectPowerBump set to false
[11/09 21:21:41    109s] routeSpecial set to true
[11/09 21:21:41    109s] srouteConnectConverterPin set to false
[11/09 21:21:41    109s] srouteFollowCorePinEnd set to 3
[11/09 21:21:41    109s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:21:41    109s] sroutePadPinAllPorts set to true
[11/09 21:21:41    109s] sroutePreserveExistingRoutes set to true
[11/09 21:21:41    109s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:21:41    109s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1960.00 megs.
[11/09 21:21:41    109s] 
[11/09 21:21:41    109s] Reading DB technology information...
[11/09 21:21:41    109s] Finished reading DB technology information.
[11/09 21:21:41    109s] Reading floorplan and netlist information...
[11/09 21:21:41    109s] Finished reading floorplan and netlist information.
[11/09 21:21:41    109s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:21:41    109s] Read in 38 macros, 24 used
[11/09 21:21:41    109s] Read in 9543 components
[11/09 21:21:41    109s]   9519 core components: 0 unplaced, 9519 placed, 0 fixed
[11/09 21:21:41    109s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:21:41    109s] Read in 16 logical pins
[11/09 21:21:41    109s] Read in 16 nets
[11/09 21:21:41    109s] Read in 2 special nets, 2 routed
[11/09 21:21:41    109s] Read in 19046 terminals
[11/09 21:21:41    109s] Begin power routing ...
[11/09 21:21:41    109s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:21:41    109s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:21:41    109s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:21:41    109s] CPU time for FollowPin 0 seconds
[11/09 21:21:41    109s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:21:41    109s] CPU time for FollowPin 0 seconds
[11/09 21:21:41    109s]   Number of IO ports routed: 0
[11/09 21:21:41    109s]   Number of Block ports routed: 0
[11/09 21:21:41    109s]   Number of Stripe ports routed: 0
[11/09 21:21:41    109s]   Number of Core ports routed: 0
[11/09 21:21:41    109s]   Number of Pad ports routed: 0
[11/09 21:21:41    109s]   Number of Power Bump ports routed: 0
[11/09 21:21:41    109s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1960.00 megs.
[11/09 21:21:41    109s] 
[11/09 21:21:41    109s] 
[11/09 21:21:41    109s] 
[11/09 21:21:41    109s]  Begin updating DB with routing results ...
[11/09 21:21:41    109s]  Updating DB with 11 via definition ...
[11/09 21:21:41    109s] sroute created 0 wire.
[11/09 21:21:41    109s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:21:42    109s] #- End sroute (date=11/09 21:21:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=1077.3M, current mem=1077.3M)
[11/09 21:21:42    109s] <CMD> globalDetailRoute
[11/09 21:21:42    109s] 
[11/09 21:21:42    109s] globalDetailRoute
[11/09 21:21:42    109s] 
[11/09 21:21:42    109s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:21:42    109s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:21:42    109s] #Start globalDetailRoute on Sat Nov  9 21:21:42 2019
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] ### Net info: total nets: 714
[11/09 21:21:42    109s] ### Net info: dirty nets: 5
[11/09 21:21:42    109s] ### Net info: marked as disconnected nets: 0
[11/09 21:21:42    109s] ### Net info: fully routed nets: 0
[11/09 21:21:42    109s] ### Net info: trivial (single pin) nets: 0
[11/09 21:21:42    109s] ### Net info: unrouted nets: 714
[11/09 21:21:42    109s] ### Net info: re-extraction nets: 0
[11/09 21:21:42    109s] ### Net info: ignored nets: 0
[11/09 21:21:42    109s] ### Net info: skip routing nets: 0
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:42    109s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:21:42    109s] #Start routing data preparation.
[11/09 21:21:42    109s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:21:42    109s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:21:42    109s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:21:42    109s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:21:42    109s] #Voltage range [0.000 - 5.000] has 712 nets.
[11/09 21:21:42    109s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:21:42    109s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:21:42    109s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:21:42    109s] #Regenerating Ggrids automatically.
[11/09 21:21:42    109s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:21:42    109s] #Using automatically generated G-grids.
[11/09 21:21:42    109s] #Done routing data preparation.
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.09 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #Merging special wires...
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Connectivity extraction summary:
[11/09 21:21:42    109s] #690 (96.64%) nets are without wires.
[11/09 21:21:42    109s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:21:42    109s] #Total number of nets = 714.
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Number of eco nets is 0
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Start data preparation...
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Data preparation is done on Sat Nov  9 21:21:42 2019
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Analyzing routing resource...
[11/09 21:21:42    109s] #Routing resource analysis is done on Sat Nov  9 21:21:42 2019
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #  Resource Analysis:
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:21:42    109s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:21:42    109s] #  --------------------------------------------------------------
[11/09 21:21:42    109s] #  Metal 1        H         407         147        1225    42.78%
[11/09 21:21:42    109s] #  Metal 2        V         505         204        1225    20.98%
[11/09 21:21:42    109s] #  Metal 3        H         433         121        1225    23.02%
[11/09 21:21:42    109s] #  --------------------------------------------------------------
[11/09 21:21:42    109s] #  Total                   1346      25.66%        3675    28.93%
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.30 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #start global routing iteration 1...
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.39 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #start global routing iteration 2...
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.29 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #start global routing iteration 3...
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.46 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #start global routing iteration 4...
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.49 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:21:42    109s] #Total number of routable nets = 690.
[11/09 21:21:42    109s] #Total number of nets in the design = 714.
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #690 routable nets have only global wires.
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Routed nets constraints summary:
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #        Rules   Unconstrained  
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #      Default             690  
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #        Total             690  
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Routing constraints summary of the whole design:
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #        Rules   Unconstrained  
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #      Default             690  
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #        Total             690  
[11/09 21:21:42    109s] #-----------------------------
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #                 OverCon       OverCon       OverCon          
[11/09 21:21:42    109s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:21:42    109s] #     Layer           (1)           (2)           (3)   OverCon
[11/09 21:21:42    109s] #  ------------------------------------------------------------
[11/09 21:21:42    109s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:21:42    109s] #   Metal 2      2(0.21%)      0(0.00%)      2(0.21%)   (0.41%)
[11/09 21:21:42    109s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:21:42    109s] #  ------------------------------------------------------------
[11/09 21:21:42    109s] #     Total      2(0.07%)      0(0.00%)      2(0.07%)   (0.14%)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[11/09 21:21:42    109s] #  Overflow after GR: 0.00% H + 0.41% V
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Complete Global Routing.
[11/09 21:21:42    109s] #Total wire length = 126624 um.
[11/09 21:21:42    109s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:42    109s] #Total wire length on LAYER metal1 = 0 um.
[11/09 21:21:42    109s] #Total wire length on LAYER metal2 = 66096 um.
[11/09 21:21:42    109s] #Total wire length on LAYER metal3 = 60528 um.
[11/09 21:21:42    109s] #Total number of vias = 3600
[11/09 21:21:42    109s] #Up-Via Summary (total 3600):
[11/09 21:21:42    109s] #           
[11/09 21:21:42    109s] #-----------------------
[11/09 21:21:42    109s] #  Metal 1         2247
[11/09 21:21:42    109s] #  Metal 2         1353
[11/09 21:21:42    109s] #-----------------------
[11/09 21:21:42    109s] #                  3600 
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Max overcon = 3 tracks.
[11/09 21:21:42    109s] #Total overcon = 0.14%.
[11/09 21:21:42    109s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.50 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Connectivity extraction summary:
[11/09 21:21:42    109s] #Total number of nets = 0.
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 798.80 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #Start Track Assignment.
[11/09 21:21:42    109s] #Done with 909 horizontal wires in 1 hboxes and 1040 vertical wires in 1 hboxes.
[11/09 21:21:42    109s] #Done with 227 horizontal wires in 1 hboxes and 248 vertical wires in 1 hboxes.
[11/09 21:21:42    109s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Track assignment summary:
[11/09 21:21:42    109s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:21:42    109s] #----------------------------------------------------
[11/09 21:21:42    109s] #M1 	      0.00 	  0.00%  	  0.00%
[11/09 21:21:42    109s] #M2 	  64287.90 	  0.20%  	  0.00%
[11/09 21:21:42    109s] #M3 	  58091.40 	  0.14%  	  0.00%
[11/09 21:21:42    109s] #----------------------------------------------------
[11/09 21:21:42    109s] #All 	 122379.31  	  0.17% 	  0.00%
[11/09 21:21:42    109s] #Complete Track Assignment.
[11/09 21:21:42    109s] #Total wire length = 135196 um.
[11/09 21:21:42    109s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:42    109s] #Total wire length on LAYER metal1 = 8111 um.
[11/09 21:21:42    109s] #Total wire length on LAYER metal2 = 64870 um.
[11/09 21:21:42    109s] #Total wire length on LAYER metal3 = 62216 um.
[11/09 21:21:42    109s] #Total number of vias = 3600
[11/09 21:21:42    109s] #Up-Via Summary (total 3600):
[11/09 21:21:42    109s] #           
[11/09 21:21:42    109s] #-----------------------
[11/09 21:21:42    109s] #  Metal 1         2247
[11/09 21:21:42    109s] #  Metal 2         1353
[11/09 21:21:42    109s] #-----------------------
[11/09 21:21:42    109s] #                  3600 
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.90 (MB), peak = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Cpu time = 00:00:00
[11/09 21:21:42    109s] #Elapsed time = 00:00:00
[11/09 21:21:42    109s] #Increased memory = 7.88 (MB)
[11/09 21:21:42    109s] #Total memory = 802.90 (MB)
[11/09 21:21:42    109s] #Peak memory = 862.86 (MB)
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Connectivity extraction summary:
[11/09 21:21:42    109s] #Total number of nets = 0.
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #
[11/09 21:21:42    109s] #Start Detail Routing..
[11/09 21:21:42    109s] #start initial detail routing ...
[11/09 21:21:43    110s] #    number of violations = 0
[11/09 21:21:43    110s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 843.95 (MB), peak = 862.86 (MB)
[11/09 21:21:43    110s] #start 1st optimization iteration ...
[11/09 21:21:43    110s] #    number of violations = 0
[11/09 21:21:43    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.95 (MB), peak = 862.86 (MB)
[11/09 21:21:43    110s] #Complete Detail Routing.
[11/09 21:21:43    110s] #Total wire length = 131710 um.
[11/09 21:21:43    110s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:43    110s] #Total number of vias = 3844
[11/09 21:21:43    110s] #Up-Via Summary (total 3844):
[11/09 21:21:43    110s] #           
[11/09 21:21:43    110s] #-----------------------
[11/09 21:21:43    110s] #  Metal 1         2422
[11/09 21:21:43    110s] #  Metal 2         1422
[11/09 21:21:43    110s] #-----------------------
[11/09 21:21:43    110s] #                  3844 
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Total number of DRC violations = 0
[11/09 21:21:43    110s] #Cpu time = 00:00:01
[11/09 21:21:43    110s] #Elapsed time = 00:00:01
[11/09 21:21:43    110s] #Increased memory = -2.88 (MB)
[11/09 21:21:43    110s] #Total memory = 800.02 (MB)
[11/09 21:21:43    110s] #Peak memory = 862.86 (MB)
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Connectivity extraction summary:
[11/09 21:21:43    110s] #Total number of nets = 0.
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Start Detail Routing..
[11/09 21:21:43    110s] #start initial detail routing ...
[11/09 21:21:43    110s] #    number of violations = 0
[11/09 21:21:43    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.80 (MB), peak = 862.86 (MB)
[11/09 21:21:43    110s] #start 1st optimization iteration ...
[11/09 21:21:43    110s] #    number of violations = 0
[11/09 21:21:43    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.80 (MB), peak = 862.86 (MB)
[11/09 21:21:43    110s] #Complete Detail Routing.
[11/09 21:21:43    110s] #Total wire length = 131710 um.
[11/09 21:21:43    110s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:43    110s] #Total number of vias = 3844
[11/09 21:21:43    110s] #Up-Via Summary (total 3844):
[11/09 21:21:43    110s] #           
[11/09 21:21:43    110s] #-----------------------
[11/09 21:21:43    110s] #  Metal 1         2422
[11/09 21:21:43    110s] #  Metal 2         1422
[11/09 21:21:43    110s] #-----------------------
[11/09 21:21:43    110s] #                  3844 
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Total number of DRC violations = 0
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #start routing for process antenna violation fix ...
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Connectivity extraction summary:
[11/09 21:21:43    110s] #Total number of nets = 0.
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.02 (MB), peak = 862.86 (MB)
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Total wire length = 131710 um.
[11/09 21:21:43    110s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:43    110s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:43    110s] #Total number of vias = 3844
[11/09 21:21:43    110s] #Up-Via Summary (total 3844):
[11/09 21:21:43    110s] #           
[11/09 21:21:43    110s] #-----------------------
[11/09 21:21:43    110s] #  Metal 1         2422
[11/09 21:21:43    110s] #  Metal 2         1422
[11/09 21:21:43    110s] #-----------------------
[11/09 21:21:43    110s] #                  3844 
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #Total number of DRC violations = 0
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #detailRoute Statistics:
[11/09 21:21:43    110s] #Cpu time = 00:00:01
[11/09 21:21:43    110s] #Elapsed time = 00:00:01
[11/09 21:21:43    110s] #Increased memory = -2.45 (MB)
[11/09 21:21:43    110s] #Total memory = 800.45 (MB)
[11/09 21:21:43    110s] #Peak memory = 862.86 (MB)
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] #globalDetailRoute statistics:
[11/09 21:21:43    110s] #Cpu time = 00:00:02
[11/09 21:21:43    110s] #Elapsed time = 00:00:02
[11/09 21:21:43    110s] #Increased memory = -5.50 (MB)
[11/09 21:21:43    110s] #Total memory = 798.13 (MB)
[11/09 21:21:43    110s] #Peak memory = 862.86 (MB)
[11/09 21:21:43    110s] #Number of warnings = 17
[11/09 21:21:43    110s] #Total number of warnings = 78
[11/09 21:21:43    110s] #Number of fails = 0
[11/09 21:21:43    110s] #Total number of fails = 0
[11/09 21:21:43    110s] #Complete globalDetailRoute on Sat Nov  9 21:21:43 2019
[11/09 21:21:43    110s] #
[11/09 21:21:43    110s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:21:43    110s] <CMD> extractRC
[11/09 21:21:43    110s] Extraction called for design 'layout_lab_design' of instances=9543 and nets=714 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:21:43    110s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:43    110s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:43    110s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:21:43    110s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:43    110s] Process corner(s) are loaded.
[11/09 21:21:43    110s]  Corner: osu05
[11/09 21:21:43    110s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:21:43    110s] Assumed metal fill uses the following parameters:
[11/09 21:21:43    110s]               Active Spacing      Min. Width
[11/09 21:21:43    110s]                 [microns]         [microns]
[11/09 21:21:43    110s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:21:43    110s]   Layer M1        0.600             0.400 
[11/09 21:21:43    110s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:21:43    110s]   Layer M2        0.600             0.400 
[11/09 21:21:43    110s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:21:43    110s]   Layer M3        0.600             0.400 
[11/09 21:21:43    110s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:21:43    110s]       RC Corner Indexes            0   
[11/09 21:21:43    110s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:43    110s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:21:43    110s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:43    110s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:43    110s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:43    110s] Shrink Factor                : 1.00000
[11/09 21:21:43    110s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:43    110s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:43    110s] Initializing multi-corner resistance tables ...
[11/09 21:21:43    110s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1073.2M)
[11/09 21:21:43    110s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:21:43    110s] Extracted 10.0374% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    110s] Extracted 20.0333% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    110s] Extracted 30.0291% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    110s] Extracted 40.0249% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    110s] Extracted 50.0416% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    111s] Extracted 60.0374% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    111s] Extracted 70.0333% (CPU Time= 0:00:00.0  MEM= 1149.2M)
[11/09 21:21:43    111s] Extracted 80.0291% (CPU Time= 0:00:00.1  MEM= 1149.2M)
[11/09 21:21:43    111s] Extracted 90.0249% (CPU Time= 0:00:00.1  MEM= 1149.2M)
[11/09 21:21:43    111s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1149.2M)
[11/09 21:21:43    111s] Number of Extracted Resistors     : 8724
[11/09 21:21:43    111s] Number of Extracted Ground Cap.   : 9397
[11/09 21:21:43    111s] Number of Extracted Coupling Cap. : 9180
[11/09 21:21:43    111s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:43    111s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:21:43    111s]  Corner: osu05
[11/09 21:21:43    111s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1117.2M)
[11/09 21:21:43    111s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:21:43    111s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 705 times net's RC data read were performed.
[11/09 21:21:43    111s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1115.207M)
[11/09 21:21:43    111s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:43    111s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1115.207M)
[11/09 21:21:43    111s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1115.207M)
[11/09 21:21:43    111s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:21:43    111s] <CMD> setOptMode -yieldEffort none
[11/09 21:21:43    111s] <CMD> setOptMode -effort high
[11/09 21:21:43    111s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:21:43    111s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:21:43    111s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:21:43    111s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:21:43    111s] <CMD> setOptMode -usefulSkew false
[11/09 21:21:43    111s] <CMD> optDesign -postRoute -incr
[11/09 21:21:43    111s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:21:43    111s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:21:43    111s] #spOpts: mergeVia=F 
[11/09 21:21:43    111s] Core basic site is core
[11/09 21:21:43    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:43    111s] Summary for sequential cells idenfication: 
[11/09 21:21:43    111s] Identified SBFF number: 3
[11/09 21:21:43    111s] Identified MBFF number: 0
[11/09 21:21:43    111s] Not identified SBFF number: 0
[11/09 21:21:43    111s] Not identified MBFF number: 0
[11/09 21:21:43    111s] Number of sequential cells which are not FFs: 1
[11/09 21:21:43    111s] 
[11/09 21:21:43    111s] #spOpts: mergeVia=F 
[11/09 21:21:43    111s] GigaOpt running with 1 threads.
[11/09 21:21:43    111s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:21:43    111s] #spOpts: mergeVia=F 
[11/09 21:21:43    111s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:43    111s] Initializing multi-corner resistance tables ...
[11/09 21:21:44    111s] Effort level <high> specified for reg2reg path_group
[11/09 21:21:44    111s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:21:44    111s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:21:44    111s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:21:44    111s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:21:44    111s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:21:44    111s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:21:44    111s] 	...
[11/09 21:21:44    111s] 	Reporting only the 20 first cells found...
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1113.2M, totSessionCpu=0:01:51 **
[11/09 21:21:44    111s] **INFO: DRVs not fixed with -incr option
[11/09 21:21:44    111s] #Created 41 library cell signatures
[11/09 21:21:44    111s] #Created 714 NETS and 0 SPECIALNETS signatures
[11/09 21:21:44    111s] #Created 9543 instance signatures
[11/09 21:21:44    111s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.86 (MB), peak = 862.86 (MB)
[11/09 21:21:44    111s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.87 (MB), peak = 862.86 (MB)
[11/09 21:21:44    111s] Begin checking placement ... (start mem=1113.2M, init mem=1113.2M)
[11/09 21:21:44    111s] *info: Placed = 9519          
[11/09 21:21:44    111s] *info: Unplaced = 0           
[11/09 21:21:44    111s] Placement Density:100.00%(960768/960768)
[11/09 21:21:44    111s] Placement Density (including fixed std cells):100.00%(960768/960768)
[11/09 21:21:44    111s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1113.2M)
[11/09 21:21:44    111s]  Initial DC engine is -> aae
[11/09 21:21:44    111s]  
[11/09 21:21:44    111s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:21:44    111s]  
[11/09 21:21:44    111s]  
[11/09 21:21:44    111s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:21:44    111s]  
[11/09 21:21:44    111s] Reset EOS DB
[11/09 21:21:44    111s] Ignoring AAE DB Resetting ...
[11/09 21:21:44    111s]  Set Options for AAE Based Opt flow 
[11/09 21:21:44    111s] *** optDesign -postRoute ***
[11/09 21:21:44    111s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:21:44    111s] Setup Target Slack: user slack 0
[11/09 21:21:44    111s] Hold Target Slack: user slack 0
[11/09 21:21:44    111s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:21:44    111s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:44    111s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1115.2M)
[11/09 21:21:44    111s] Multi-VT timing optimization disabled based on library information.
[11/09 21:21:44    111s] Summary for sequential cells idenfication: 
[11/09 21:21:44    111s] Identified SBFF number: 3
[11/09 21:21:44    111s] Identified MBFF number: 0
[11/09 21:21:44    111s] Not identified SBFF number: 0
[11/09 21:21:44    111s] Not identified MBFF number: 0
[11/09 21:21:44    111s] Number of sequential cells which are not FFs: 1
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:21:44    111s] Extraction called for design 'layout_lab_design' of instances=9543 and nets=714 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:21:44    111s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:44    111s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:44    111s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:21:44    111s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:44    111s] Process corner(s) are loaded.
[11/09 21:21:44    111s]  Corner: osu05
[11/09 21:21:44    111s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:21:44    111s] Assumed metal fill uses the following parameters:
[11/09 21:21:44    111s]               Active Spacing      Min. Width
[11/09 21:21:44    111s]                 [microns]         [microns]
[11/09 21:21:44    111s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:21:44    111s]   Layer M1        0.600             0.400 
[11/09 21:21:44    111s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:21:44    111s]   Layer M2        0.600             0.400 
[11/09 21:21:44    111s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:21:44    111s]   Layer M3        0.600             0.400 
[11/09 21:21:44    111s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:21:44    111s]       RC Corner Indexes            0   
[11/09 21:21:44    111s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:44    111s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:21:44    111s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:44    111s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:44    111s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:44    111s] Shrink Factor                : 1.00000
[11/09 21:21:44    111s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:44    111s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:44    111s] Initializing multi-corner resistance tables ...
[11/09 21:21:44    111s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1107.2M)
[11/09 21:21:44    111s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:21:44    111s] Extracted 10.0374% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 20.0333% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 30.0291% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 40.0249% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 50.0416% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 60.0374% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 70.0333% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 80.0291% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 90.0249% (CPU Time= 0:00:00.0  MEM= 1163.2M)
[11/09 21:21:44    111s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1163.2M)
[11/09 21:21:44    111s] Number of Extracted Resistors     : 8724
[11/09 21:21:44    111s] Number of Extracted Ground Cap.   : 9397
[11/09 21:21:44    111s] Number of Extracted Coupling Cap. : 9180
[11/09 21:21:44    111s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:44    111s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:21:44    111s]  Corner: osu05
[11/09 21:21:44    111s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1125.2M)
[11/09 21:21:44    111s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:21:44    111s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 705 times net's RC data read were performed.
[11/09 21:21:44    111s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1129.191M)
[11/09 21:21:44    111s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:44    111s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1129.191M)
[11/09 21:21:44    111s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1129.191M)
[11/09 21:21:44    111s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:44    111s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1129.2M)
[11/09 21:21:44    111s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:44    111s] Initializing multi-corner resistance tables ...
[11/09 21:21:44    111s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:21:44    111s] #################################################################################
[11/09 21:21:44    111s] # Design Stage: PostRoute
[11/09 21:21:44    111s] # Design Name: layout_lab_design
[11/09 21:21:44    111s] # Design Mode: 90nm
[11/09 21:21:44    111s] # Analysis Mode: MMMC OCV 
[11/09 21:21:44    111s] # Parasitics Mode: SPEF/RCDB
[11/09 21:21:44    111s] # Signoff Settings: SI On 
[11/09 21:21:44    111s] #################################################################################
[11/09 21:21:44    111s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:44    111s] Setting infinite Tws ...
[11/09 21:21:44    111s] First Iteration Infinite Tw... 
[11/09 21:21:44    111s] Calculate early delays in OCV mode...
[11/09 21:21:44    111s] Calculate late delays in OCV mode...
[11/09 21:21:44    111s] Topological Sorting (CPU = 0:00:00.0, MEM = 1127.2M, InitMEM = 1127.2M)
[11/09 21:21:44    111s] Total number of fetched objects 705
[11/09 21:21:44    111s] AAE_INFO-618: Total number of nets in the design is 714,  98.6 percent of the nets selected for SI analysis
[11/09 21:21:44    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:44    111s] End delay calculation. (MEM=1170.57 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:21:44    111s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:21:44    111s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1170.6M) ***
[11/09 21:21:44    111s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1170.6M)
[11/09 21:21:44    111s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:21:44    111s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1170.6M)
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] Executing IPO callback for view pruning ..
[11/09 21:21:44    111s] Starting SI iteration 2
[11/09 21:21:44    111s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:44    111s] Calculate early delays in OCV mode...
[11/09 21:21:44    111s] Calculate late delays in OCV mode...
[11/09 21:21:44    111s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:44    111s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 705. 
[11/09 21:21:44    111s] Total number of fetched objects 705
[11/09 21:21:44    111s] AAE_INFO-618: Total number of nets in the design is 714,  0.0 percent of the nets selected for SI analysis
[11/09 21:21:44    111s] End delay calculation. (MEM=1174.62 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:21:44    111s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1174.6M) ***
[11/09 21:21:44    111s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:52 mem=1174.6M)
[11/09 21:21:44    111s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.432  |  3.432  |  6.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.738%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1092.4M, totSessionCpu=0:01:52 **
[11/09 21:21:44    111s] Setting latch borrow mode to budget during optimization.
[11/09 21:21:44    111s] *** Timing Is met
[11/09 21:21:44    111s] *** Check timing (0:00:00.0)
[11/09 21:21:44    111s] *** Setup timing is met (target slack 0ns)
[11/09 21:21:44    111s]   Timing/DRV Snapshot: (REF)
[11/09 21:21:44    111s]      Weighted WNS: 0.000
[11/09 21:21:44    111s]       All  PG WNS: 0.000
[11/09 21:21:44    111s]       High PG WNS: 0.000
[11/09 21:21:44    111s]       All  PG TNS: 0.000
[11/09 21:21:44    111s]       High PG TNS: 0.000
[11/09 21:21:44    111s]          Tran DRV: 0
[11/09 21:21:44    111s]           Cap DRV: 0
[11/09 21:21:44    111s]        Fanout DRV: 0
[11/09 21:21:44    111s]            Glitch: 0
[11/09 21:21:44    111s]    Category Slack: { [L, 3.432] [H, 3.432] }
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] Summary for sequential cells idenfication: 
[11/09 21:21:44    111s] Identified SBFF number: 3
[11/09 21:21:44    111s] Identified MBFF number: 0
[11/09 21:21:44    111s] Not identified SBFF number: 0
[11/09 21:21:44    111s] Not identified MBFF number: 0
[11/09 21:21:44    111s] Number of sequential cells which are not FFs: 1
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:21:44    111s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:21:44    111s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.432  |  3.432  |  6.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.738%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1114.4M, totSessionCpu=0:01:52 **
[11/09 21:21:44    111s] -routeWithEco false                      # bool, default=false
[11/09 21:21:44    111s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:21:44    111s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:21:44    111s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:21:44    111s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] globalDetailRoute
[11/09 21:21:44    111s] 
[11/09 21:21:44    111s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:21:44    111s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:21:44    111s] #setNanoRouteMode -routeWithEco true
[11/09 21:21:44    111s] #Start globalDetailRoute on Sat Nov  9 21:21:44 2019
[11/09 21:21:44    111s] #
[11/09 21:21:44    111s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 705 times net's RC data read were performed.
[11/09 21:21:44    111s] ### Net info: total nets: 714
[11/09 21:21:44    111s] ### Net info: dirty nets: 0
[11/09 21:21:44    111s] ### Net info: marked as disconnected nets: 0
[11/09 21:21:44    111s] ### Net info: fully routed nets: 690
[11/09 21:21:44    111s] ### Net info: trivial (single pin) nets: 0
[11/09 21:21:44    111s] ### Net info: unrouted nets: 24
[11/09 21:21:44    111s] ### Net info: re-extraction nets: 0
[11/09 21:21:44    111s] ### Net info: ignored nets: 0
[11/09 21:21:44    111s] ### Net info: skip routing nets: 0
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:44    112s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:21:44    112s] #Loading the last recorded routing design signature
[11/09 21:21:44    112s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:21:44    112s] #No placement changes detected since last routing
[11/09 21:21:44    112s] #Start routing data preparation.
[11/09 21:21:44    112s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:21:44    112s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:21:44    112s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:21:44    112s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:21:44    112s] #Voltage range [0.000 - 5.000] has 712 nets.
[11/09 21:21:44    112s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:21:44    112s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:21:44    112s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:21:44    112s] #Regenerating Ggrids automatically.
[11/09 21:21:44    112s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:21:44    112s] #Using automatically generated G-grids.
[11/09 21:21:44    112s] #Done routing data preparation.
[11/09 21:21:44    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.44 (MB), peak = 862.86 (MB)
[11/09 21:21:44    112s] #Merging special wires...
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Connectivity extraction summary:
[11/09 21:21:45    112s] #66 routed nets are extracted.
[11/09 21:21:45    112s] #624 routed net(s) are imported.
[11/09 21:21:45    112s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:21:45    112s] #Total number of nets = 714.
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:21:45    112s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Connectivity extraction summary:
[11/09 21:21:45    112s] #Total number of nets = 0.
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Cpu time = 00:00:00
[11/09 21:21:45    112s] #Elapsed time = 00:00:00
[11/09 21:21:45    112s] #Increased memory = 0.61 (MB)
[11/09 21:21:45    112s] #Total memory = 839.44 (MB)
[11/09 21:21:45    112s] #Peak memory = 862.86 (MB)
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Connectivity extraction summary:
[11/09 21:21:45    112s] #Total number of nets = 0.
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Start Detail Routing..
[11/09 21:21:45    112s] #start initial detail routing ...
[11/09 21:21:45    112s] #    number of violations = 0
[11/09 21:21:45    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.23 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #start 1st optimization iteration ...
[11/09 21:21:45    112s] #    number of violations = 0
[11/09 21:21:45    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.23 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #Complete Detail Routing.
[11/09 21:21:45    112s] #Total wire length = 131710 um.
[11/09 21:21:45    112s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:45    112s] #Total number of vias = 3844
[11/09 21:21:45    112s] #Up-Via Summary (total 3844):
[11/09 21:21:45    112s] #           
[11/09 21:21:45    112s] #-----------------------
[11/09 21:21:45    112s] #  Metal 1         2422
[11/09 21:21:45    112s] #  Metal 2         1422
[11/09 21:21:45    112s] #-----------------------
[11/09 21:21:45    112s] #                  3844 
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Total number of DRC violations = 0
[11/09 21:21:45    112s] #Cpu time = 00:00:00
[11/09 21:21:45    112s] #Elapsed time = 00:00:00
[11/09 21:21:45    112s] #Increased memory = 0.02 (MB)
[11/09 21:21:45    112s] #Total memory = 839.46 (MB)
[11/09 21:21:45    112s] #Peak memory = 862.86 (MB)
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Connectivity extraction summary:
[11/09 21:21:45    112s] #Total number of nets = 0.
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Start Detail Routing..
[11/09 21:21:45    112s] #start initial detail routing ...
[11/09 21:21:45    112s] #    number of violations = 0
[11/09 21:21:45    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.23 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #start 1st optimization iteration ...
[11/09 21:21:45    112s] #    number of violations = 0
[11/09 21:21:45    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.23 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #Complete Detail Routing.
[11/09 21:21:45    112s] #Total wire length = 131710 um.
[11/09 21:21:45    112s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:45    112s] #Total number of vias = 3844
[11/09 21:21:45    112s] #Up-Via Summary (total 3844):
[11/09 21:21:45    112s] #           
[11/09 21:21:45    112s] #-----------------------
[11/09 21:21:45    112s] #  Metal 1         2422
[11/09 21:21:45    112s] #  Metal 2         1422
[11/09 21:21:45    112s] #-----------------------
[11/09 21:21:45    112s] #                  3844 
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Total number of DRC violations = 0
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #start routing for process antenna violation fix ...
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Connectivity extraction summary:
[11/09 21:21:45    112s] #Total number of nets = 0.
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.46 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Total wire length = 131710 um.
[11/09 21:21:45    112s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:45    112s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:45    112s] #Total number of vias = 3844
[11/09 21:21:45    112s] #Up-Via Summary (total 3844):
[11/09 21:21:45    112s] #           
[11/09 21:21:45    112s] #-----------------------
[11/09 21:21:45    112s] #  Metal 1         2422
[11/09 21:21:45    112s] #  Metal 2         1422
[11/09 21:21:45    112s] #-----------------------
[11/09 21:21:45    112s] #                  3844 
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #Total number of DRC violations = 0
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #detailRoute Statistics:
[11/09 21:21:45    112s] #Cpu time = 00:00:00
[11/09 21:21:45    112s] #Elapsed time = 00:00:00
[11/09 21:21:45    112s] #Increased memory = 0.44 (MB)
[11/09 21:21:45    112s] #Total memory = 839.88 (MB)
[11/09 21:21:45    112s] #Peak memory = 862.86 (MB)
[11/09 21:21:45    112s] #Updating routing design signature
[11/09 21:21:45    112s] #Created 41 library cell signatures
[11/09 21:21:45    112s] #Created 714 NETS and 0 SPECIALNETS signatures
[11/09 21:21:45    112s] #Created 9543 instance signatures
[11/09 21:21:45    112s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.88 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.89 (MB), peak = 862.86 (MB)
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] #globalDetailRoute statistics:
[11/09 21:21:45    112s] #Cpu time = 00:00:00
[11/09 21:21:45    112s] #Elapsed time = 00:00:00
[11/09 21:21:45    112s] #Increased memory = -24.13 (MB)
[11/09 21:21:45    112s] #Total memory = 816.76 (MB)
[11/09 21:21:45    112s] #Peak memory = 862.86 (MB)
[11/09 21:21:45    112s] #Number of warnings = 18
[11/09 21:21:45    112s] #Total number of warnings = 96
[11/09 21:21:45    112s] #Number of fails = 0
[11/09 21:21:45    112s] #Total number of fails = 0
[11/09 21:21:45    112s] #Complete globalDetailRoute on Sat Nov  9 21:21:45 2019
[11/09 21:21:45    112s] #
[11/09 21:21:45    112s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1082.4M, totSessionCpu=0:01:52 **
[11/09 21:21:45    112s] -routeWithEco false                      # bool, default=false
[11/09 21:21:45    112s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:21:45    112s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:21:45    112s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:21:45    112s] Extraction called for design 'layout_lab_design' of instances=9543 and nets=714 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:21:45    112s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:21:45    112s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:21:45    112s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:21:45    112s] RC Extraction called in multi-corner(1) mode.
[11/09 21:21:45    112s] Process corner(s) are loaded.
[11/09 21:21:45    112s]  Corner: osu05
[11/09 21:21:45    112s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:21:45    112s] Assumed metal fill uses the following parameters:
[11/09 21:21:45    112s]               Active Spacing      Min. Width
[11/09 21:21:45    112s]                 [microns]         [microns]
[11/09 21:21:45    112s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:21:45    112s]   Layer M1        0.600             0.400 
[11/09 21:21:45    112s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:21:45    112s]   Layer M2        0.600             0.400 
[11/09 21:21:45    112s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:21:45    112s]   Layer M3        0.600             0.400 
[11/09 21:21:45    112s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:21:45    112s]       RC Corner Indexes            0   
[11/09 21:21:45    112s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:21:45    112s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:21:45    112s] Resistance Scaling Factor    : 1.00000 
[11/09 21:21:45    112s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:21:45    112s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:21:45    112s] Shrink Factor                : 1.00000
[11/09 21:21:45    112s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:21:45    112s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:45    112s] Initializing multi-corner resistance tables ...
[11/09 21:21:45    112s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1082.4M)
[11/09 21:21:45    112s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:21:45    112s] Extracted 10.0374% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 20.0333% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 30.0291% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 40.0249% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 50.0416% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 60.0374% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 70.0333% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 80.0291% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 90.0249% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1158.4M)
[11/09 21:21:45    112s] Number of Extracted Resistors     : 8724
[11/09 21:21:45    112s] Number of Extracted Ground Cap.   : 9397
[11/09 21:21:45    112s] Number of Extracted Coupling Cap. : 9180
[11/09 21:21:45    112s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:45    112s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:21:45    112s]  Corner: osu05
[11/09 21:21:45    112s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1126.4M)
[11/09 21:21:45    112s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:21:45    112s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 705 times net's RC data read were performed.
[11/09 21:21:45    112s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1124.410M)
[11/09 21:21:45    112s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:45    112s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1124.410M)
[11/09 21:21:45    112s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1124.410M)
[11/09 21:21:45    112s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1096.4M, totSessionCpu=0:01:52 **
[11/09 21:21:45    112s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:21:45    112s] Begin IPO call back ...
[11/09 21:21:45    112s] End IPO call back ...
[11/09 21:21:45    112s] #################################################################################
[11/09 21:21:45    112s] # Design Stage: PostRoute
[11/09 21:21:45    112s] # Design Name: layout_lab_design
[11/09 21:21:45    112s] # Design Mode: 90nm
[11/09 21:21:45    112s] # Analysis Mode: MMMC OCV 
[11/09 21:21:45    112s] # Parasitics Mode: SPEF/RCDB
[11/09 21:21:45    112s] # Signoff Settings: SI On 
[11/09 21:21:45    112s] #################################################################################
[11/09 21:21:45    112s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:45    112s] Setting infinite Tws ...
[11/09 21:21:45    112s] First Iteration Infinite Tw... 
[11/09 21:21:45    112s] Calculate early delays in OCV mode...
[11/09 21:21:45    112s] Calculate late delays in OCV mode...
[11/09 21:21:45    112s] Topological Sorting (CPU = 0:00:00.0, MEM = 1096.2M, InitMEM = 1096.2M)
[11/09 21:21:45    112s] Initializing multi-corner capacitance tables ... 
[11/09 21:21:45    112s] Initializing multi-corner resistance tables ...
[11/09 21:21:45    112s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:21:45    112s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1114.3M)
[11/09 21:21:45    112s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:45    112s] Total number of fetched objects 705
[11/09 21:21:45    112s] AAE_INFO-618: Total number of nets in the design is 714,  98.6 percent of the nets selected for SI analysis
[11/09 21:21:45    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:21:45    112s] End delay calculation. (MEM=1151.09 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:21:45    112s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:21:45    112s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1151.1M) ***
[11/09 21:21:45    112s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1151.1M)
[11/09 21:21:45    112s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:21:45    112s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1151.1M)
[11/09 21:21:45    112s] Starting SI iteration 2
[11/09 21:21:45    112s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:21:45    112s] Calculate early delays in OCV mode...
[11/09 21:21:45    112s] Calculate late delays in OCV mode...
[11/09 21:21:45    112s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:21:45    112s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 705. 
[11/09 21:21:45    112s] Total number of fetched objects 705
[11/09 21:21:45    112s] AAE_INFO-618: Total number of nets in the design is 714,  0.0 percent of the nets selected for SI analysis
[11/09 21:21:45    112s] End delay calculation. (MEM=1159.13 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:21:45    112s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1159.1M) ***
[11/09 21:21:45    112s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:53 mem=1159.1M)
[11/09 21:21:45    112s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1101.9M, totSessionCpu=0:01:53 **
[11/09 21:21:45    112s] *** Timing Is met
[11/09 21:21:45    112s] *** Check timing (0:00:00.0)
[11/09 21:21:45    112s] Running postRoute recovery in postEcoRoute mode
[11/09 21:21:45    112s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1101.9M, totSessionCpu=0:01:53 **
[11/09 21:21:45    112s]   Timing/DRV Snapshot: (TGT)
[11/09 21:21:45    112s]      Weighted WNS: 0.000
[11/09 21:21:45    112s]       All  PG WNS: 0.000
[11/09 21:21:45    112s]       High PG WNS: 0.000
[11/09 21:21:45    112s]       All  PG TNS: 0.000
[11/09 21:21:45    112s]       High PG TNS: 0.000
[11/09 21:21:45    112s]          Tran DRV: 0
[11/09 21:21:45    112s]           Cap DRV: 0
[11/09 21:21:45    112s]        Fanout DRV: 0
[11/09 21:21:45    112s]            Glitch: 0
[11/09 21:21:45    112s]    Category Slack: { [L, 3.432] [H, 3.432] }
[11/09 21:21:45    112s] 
[11/09 21:21:45    112s] Checking setup slack degradation ...
[11/09 21:21:45    112s] 
[11/09 21:21:45    112s] Recovery Manager:
[11/09 21:21:45    112s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:21:45    112s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:21:45    112s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:21:45    112s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:21:45    112s] 
[11/09 21:21:45    112s] Checking DRV degradation...
[11/09 21:21:45    112s] 
[11/09 21:21:45    112s] Recovery Manager:
[11/09 21:21:45    112s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:21:45    112s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:21:45    112s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:21:45    112s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:21:45    112s] 
[11/09 21:21:45    112s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:21:45    112s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1101.90M, totSessionCpu=0:01:53).
[11/09 21:21:45    112s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1101.9M, totSessionCpu=0:01:53 **
[11/09 21:21:45    112s] 
[11/09 21:21:45    112s] Latch borrow mode reset to max_borrow
[11/09 21:21:45    112s] Reported timing to dir ./timingReports
[11/09 21:21:45    112s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1101.9M, totSessionCpu=0:01:53 **
[11/09 21:21:45    112s] Begin: glitch net info
[11/09 21:21:45    112s] glitch slack range: number of glitch nets
[11/09 21:21:45    112s] glitch slack < -0.32 : 0
[11/09 21:21:45    112s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:21:45    112s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:21:45    112s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:21:45    112s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:21:45    112s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:21:45    112s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:21:45    112s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:21:45    112s] -0.04 < glitch slack : 0
[11/09 21:21:45    112s] End: glitch net info
[11/09 21:21:46    113s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.432  |  3.432  |  6.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.738%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1095.9M, totSessionCpu=0:01:53 **
[11/09 21:21:46    113s]  ReSet Options after AAE Based Opt flow 
[11/09 21:21:46    113s] *** Finished optDesign ***
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.0 real=0:00:02.5)
[11/09 21:21:46    113s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:21:46    113s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.3)
[11/09 21:21:46    113s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:21:46    113s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:21:46    113s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:21:46    113s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:21:46    113s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:21:46    113s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:21:46    113s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:21:46    113s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:21:46    113s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:21:46    113s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:21:46    113s] Type 'man IMPSP-5217' for more detail.
[11/09 21:21:46    113s] Core basic site is core
[11/09 21:21:46    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:21:46    113s]   Signal wire search tree: 8747 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:21:46    113s] *INFO: Adding fillers to top-module.
[11/09 21:21:46    113s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:21:46    113s] <CMD> ecoRoute
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] globalDetailRoute
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:21:46    113s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:21:46    113s] #setNanoRouteMode -routeWithEco true
[11/09 21:21:46    113s] #Start globalDetailRoute on Sat Nov  9 21:21:46 2019
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 705 times net's RC data read were performed.
[11/09 21:21:46    113s] ### Net info: total nets: 714
[11/09 21:21:46    113s] ### Net info: dirty nets: 0
[11/09 21:21:46    113s] ### Net info: marked as disconnected nets: 0
[11/09 21:21:46    113s] ### Net info: fully routed nets: 690
[11/09 21:21:46    113s] ### Net info: trivial (single pin) nets: 0
[11/09 21:21:46    113s] ### Net info: unrouted nets: 24
[11/09 21:21:46    113s] ### Net info: re-extraction nets: 0
[11/09 21:21:46    113s] ### Net info: ignored nets: 0
[11/09 21:21:46    113s] ### Net info: skip routing nets: 0
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:21:46    113s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:21:46    113s] #Start routing data preparation.
[11/09 21:21:46    113s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:21:46    113s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:21:46    113s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:21:46    113s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:21:46    113s] #Voltage range [0.000 - 5.000] has 712 nets.
[11/09 21:21:46    113s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:21:46    113s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:21:46    113s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:21:46    113s] #Regenerating Ggrids automatically.
[11/09 21:21:46    113s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:21:46    113s] #Using automatically generated G-grids.
[11/09 21:21:46    113s] #Done routing data preparation.
[11/09 21:21:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.11 (MB), peak = 862.86 (MB)
[11/09 21:21:46    113s] #Merging special wires...
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Connectivity extraction summary:
[11/09 21:21:46    113s] #Total number of nets = 0.
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Connectivity extraction summary:
[11/09 21:21:46    113s] #Total number of nets = 0.
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Cpu time = 00:00:00
[11/09 21:21:46    113s] #Elapsed time = 00:00:00
[11/09 21:21:46    113s] #Increased memory = 0.61 (MB)
[11/09 21:21:46    113s] #Total memory = 834.11 (MB)
[11/09 21:21:46    113s] #Peak memory = 862.86 (MB)
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Connectivity extraction summary:
[11/09 21:21:46    113s] #Total number of nets = 0.
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Start Detail Routing..
[11/09 21:21:46    113s] #start initial detail routing ...
[11/09 21:21:46    113s] #    number of violations = 0
[11/09 21:21:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.91 (MB), peak = 862.86 (MB)
[11/09 21:21:46    113s] #start 1st optimization iteration ...
[11/09 21:21:46    113s] #    number of violations = 0
[11/09 21:21:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.91 (MB), peak = 862.86 (MB)
[11/09 21:21:46    113s] #Complete Detail Routing.
[11/09 21:21:46    113s] #Total wire length = 131710 um.
[11/09 21:21:46    113s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:46    113s] #Total number of vias = 3844
[11/09 21:21:46    113s] #Up-Via Summary (total 3844):
[11/09 21:21:46    113s] #           
[11/09 21:21:46    113s] #-----------------------
[11/09 21:21:46    113s] #  Metal 1         2422
[11/09 21:21:46    113s] #  Metal 2         1422
[11/09 21:21:46    113s] #-----------------------
[11/09 21:21:46    113s] #                  3844 
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Total number of DRC violations = 0
[11/09 21:21:46    113s] #Cpu time = 00:00:00
[11/09 21:21:46    113s] #Elapsed time = 00:00:00
[11/09 21:21:46    113s] #Increased memory = 0.02 (MB)
[11/09 21:21:46    113s] #Total memory = 834.13 (MB)
[11/09 21:21:46    113s] #Peak memory = 862.86 (MB)
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Connectivity extraction summary:
[11/09 21:21:46    113s] #Total number of nets = 0.
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Start Detail Routing..
[11/09 21:21:46    113s] #start initial detail routing ...
[11/09 21:21:46    113s] #    number of violations = 0
[11/09 21:21:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.91 (MB), peak = 862.86 (MB)
[11/09 21:21:46    113s] #start 1st optimization iteration ...
[11/09 21:21:46    113s] #    number of violations = 0
[11/09 21:21:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.91 (MB), peak = 862.86 (MB)
[11/09 21:21:46    113s] #Complete Detail Routing.
[11/09 21:21:46    113s] #Total wire length = 131710 um.
[11/09 21:21:46    113s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:46    113s] #Total number of vias = 3844
[11/09 21:21:46    113s] #Up-Via Summary (total 3844):
[11/09 21:21:46    113s] #           
[11/09 21:21:46    113s] #-----------------------
[11/09 21:21:46    113s] #  Metal 1         2422
[11/09 21:21:46    113s] #  Metal 2         1422
[11/09 21:21:46    113s] #-----------------------
[11/09 21:21:46    113s] #                  3844 
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Total number of DRC violations = 0
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #start routing for process antenna violation fix ...
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Connectivity extraction summary:
[11/09 21:21:46    113s] #Total number of nets = 0.
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.13 (MB), peak = 862.86 (MB)
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Total wire length = 131710 um.
[11/09 21:21:46    113s] #Total half perimeter of net bounding box = 99048 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal1 = 19382 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal2 = 67862 um.
[11/09 21:21:46    113s] #Total wire length on LAYER metal3 = 44467 um.
[11/09 21:21:46    113s] #Total number of vias = 3844
[11/09 21:21:46    113s] #Up-Via Summary (total 3844):
[11/09 21:21:46    113s] #           
[11/09 21:21:46    113s] #-----------------------
[11/09 21:21:46    113s] #  Metal 1         2422
[11/09 21:21:46    113s] #  Metal 2         1422
[11/09 21:21:46    113s] #-----------------------
[11/09 21:21:46    113s] #                  3844 
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #Total number of DRC violations = 0
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #detailRoute Statistics:
[11/09 21:21:46    113s] #Cpu time = 00:00:00
[11/09 21:21:46    113s] #Elapsed time = 00:00:00
[11/09 21:21:46    113s] #Increased memory = 0.44 (MB)
[11/09 21:21:46    113s] #Total memory = 834.55 (MB)
[11/09 21:21:46    113s] #Peak memory = 862.86 (MB)
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] #globalDetailRoute statistics:
[11/09 21:21:46    113s] #Cpu time = 00:00:00
[11/09 21:21:46    113s] #Elapsed time = 00:00:00
[11/09 21:21:46    113s] #Increased memory = -28.83 (MB)
[11/09 21:21:46    113s] #Total memory = 811.43 (MB)
[11/09 21:21:46    113s] #Peak memory = 862.86 (MB)
[11/09 21:21:46    113s] #Number of warnings = 18
[11/09 21:21:46    113s] #Total number of warnings = 114
[11/09 21:21:46    113s] #Number of fails = 0
[11/09 21:21:46    113s] #Total number of fails = 0
[11/09 21:21:46    113s] #Complete globalDetailRoute on Sat Nov  9 21:21:46 2019
[11/09 21:21:46    113s] #
[11/09 21:21:46    113s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:21:46    113s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:21:46    113s] Start Time: Sat Nov  9 21:21:46 2019
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Design Name: layout_lab_design
[11/09 21:21:46    113s] Database Units: 1000
[11/09 21:21:46    113s] Design Boundary: (0.0000, 0.0000) (1701.6000, 1662.0000)
[11/09 21:21:46    113s] Error Limit = 1000; Warning Limit = 50
[11/09 21:21:46    113s] Check all nets
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Begin Summary 
[11/09 21:21:46    113s]   Found no problems or warnings.
[11/09 21:21:46    113s] End Summary
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] End Time: Sat Nov  9 21:21:46 2019
[11/09 21:21:46    113s] Time Elapsed: 0:00:00.0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:21:46    113s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:21:46    113s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] <CMD> verify_drc
[11/09 21:21:46    113s]  *** Starting Verify DRC (MEM: 1067.7) ***
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]   VERIFY DRC ...... Starting Verification
[11/09 21:21:46    113s]   VERIFY DRC ...... Initializing
[11/09 21:21:46    113s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:21:46    113s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:21:46    113s]   VERIFY DRC ...... Using new threading
[11/09 21:21:46    113s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/09 21:21:46    113s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]   Verification Complete : 0 Viols.
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 51.8M) ***
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:21:46    113s] Parse map file...
[11/09 21:21:46    113s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:21:46    113s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:21:46    113s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:21:46    113s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:21:46    113s] Writing GDSII file ...
[11/09 21:21:46    113s] 	****** db unit per micron = 1000 ******
[11/09 21:21:46    113s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:21:46    113s] 	****** unit scaling factor = 1 ******
[11/09 21:21:46    113s] Output for instance
[11/09 21:21:46    113s] Output for bump
[11/09 21:21:46    113s] Output for physical terminals
[11/09 21:21:46    113s] Output for logical terminals
[11/09 21:21:46    113s] Output for regular nets
[11/09 21:21:46    113s] Output for special nets and metal fills
[11/09 21:21:46    113s] Output for via structure generation
[11/09 21:21:46    113s] Statistics for GDS generated (version 3)
[11/09 21:21:46    113s] ----------------------------------------
[11/09 21:21:46    113s] Stream Out Layer Mapping Information:
[11/09 21:21:46    113s] GDS Layer Number          GDS Layer Name
[11/09 21:21:46    113s] ----------------------------------------
[11/09 21:21:46    113s]     49                            metal1
[11/09 21:21:46    113s]     50                               via
[11/09 21:21:46    113s]     51                            metal2
[11/09 21:21:46    113s]     61                              via2
[11/09 21:21:46    113s]     62                            metal3
[11/09 21:21:46    113s]     49                            metal1
[11/09 21:21:46    113s]     51                            metal2
[11/09 21:21:46    113s]     62                            metal3
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Stream Out Information Processed for GDS version 3:
[11/09 21:21:46    113s] Units: 1000 DBU
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Object                             Count
[11/09 21:21:46    113s] ----------------------------------------
[11/09 21:21:46    113s] Instances                           9543
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Ports/Pins                             0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Nets                                4900
[11/09 21:21:46    113s]     metal layer metal1              1468
[11/09 21:21:46    113s]     metal layer metal2              2572
[11/09 21:21:46    113s]     metal layer metal3               860
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]     Via Instances                   3844
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Special Nets                         117
[11/09 21:21:46    113s]     metal layer metal1               112
[11/09 21:21:46    113s]     metal layer metal2                 5
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]     Via Instances                     80
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Metal Fills                            0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]     Via Instances                      0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Metal FillOPCs                         0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s]     Via Instances                      0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Text                                  15
[11/09 21:21:46    113s]     metal layer metal3                15
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Blockages                              0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Custom Text                            0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Custom Box                             0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Trim Metal                             0
[11/09 21:21:46    113s] 
[11/09 21:21:46    113s] Output for cells
[11/09 21:21:46    113s] **WARN: (IMPOGDS-1176):	There are 46 empty cells. Check innovus.log# for the details.
[11/09 21:21:46    113s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:21:46    113s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:21:46    113s] ######Streamout is finished!
[11/09 21:21:46    113s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:21:46    113s] Writing Netlist "final.v" ...
[11/09 21:21:46    113s] <CMD> rcOut -spf final.dspf
[11/09 21:21:46    113s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:21:46    113s] Type 'man IMPDC-495' for more detail.
[11/09 21:21:46    113s] 
[11/09 21:21:52    114s] <CMD> pan -223.535 -100.591
[11/09 21:22:24    118s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:22:24    118s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:22:24    118s] <CMD> getDrawView
[11/09 21:22:24    118s] <CMD> loadWorkspace -name Physical
[11/09 21:22:24    118s] <CMD> win
[11/09 21:22:24    118s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:22:24    118s] <CMD> set conf_qxconf_file NULL
[11/09 21:22:24    118s] <CMD> set conf_qxlib_file NULL
[11/09 21:22:24    118s] <CMD> set defHierChar /
[11/09 21:22:24    118s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:22:24    118s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:22:24    118s] <CMD> set distributed_client_message_echo 1
[11/09 21:22:24    118s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:22:24    118s] <CMD> set floorplan_default_site core
[11/09 21:22:24    118s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:22:24    118s] <CMD> set init_gnd_net gnd
[11/09 21:22:24    118s] <CMD> set init_io_file innovus.io
[11/09 21:22:24    118s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:22:24    118s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:22:24    118s] <CMD> set init_oa_search_lib {}
[11/09 21:22:24    118s] <CMD> set init_pwr_net vdd
[11/09 21:22:24    118s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:22:24    118s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:22:24    118s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:22:24    118s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:22:24    118s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:22:24    118s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:22:24    118s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:22:24    118s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:22:24    118s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:22:24    118s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:22:24    118s] <CMD> init_design
[11/09 21:22:24    118s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:22:24    118s] 
[11/09 21:22:24    118s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:22:24    118s] Severity  ID               Count  Summary                                  
[11/09 21:22:24    118s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:22:24    118s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:22:24    118s] 
[11/09 21:22:24    118s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:22:24    118s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:22:24    118s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:22:24    118s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:22:24    118s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:22:24    118s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:22:24    118s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:22:24    118s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:22:24    118s] <CMD> unfixAllIos
[11/09 21:22:24    118s] <CMD> legalizePin
[11/09 21:22:24    118s] #- Begin legalizePin (date=11/09 21:22:24, mem=1118.5M)
[11/09 21:22:24    118s] 
[11/09 21:22:24    118s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:22:24    118s] Summary report for top level: [layout_lab_design] 
[11/09 21:22:24    118s] 	Total Pads                         : 16
[11/09 21:22:24    118s] 	Total Pins                         : 0
[11/09 21:22:24    118s] 	Legally Assigned Pins              : 0
[11/09 21:22:24    118s] 	Illegally Assigned Pins            : 0
[11/09 21:22:24    118s] 	Unplaced Pins                      : 0
[11/09 21:22:24    118s] 	Constant/Spl Net Pins              : 0
[11/09 21:22:24    118s] 	Internal Pins                      : 0
[11/09 21:22:24    118s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:22:24    118s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:22:24    118s] End of Summary report
[11/09 21:22:24    118s] End pin legalization for the partition [layout_lab_design].
[11/09 21:22:24    118s] 
[11/09 21:22:24    118s] #- End legalizePin (date=11/09 21:22:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.5M, current mem=1118.5M)
[11/09 21:22:24    118s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:22:24    118s] #- Begin addRing (date=11/09 21:22:24, mem=1118.5M)
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:22:24    118s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:22:24    118s] 
[11/09 21:22:24    118s] Ring generation is complete; vias are now being generated.
[11/09 21:22:24    118s] addRing created 8 wires.
[11/09 21:22:24    118s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:22:24    118s] +--------+----------------+----------------+
[11/09 21:22:24    118s] |  Layer |     Created    |     Deleted    |
[11/09 21:22:24    118s] +--------+----------------+----------------+
[11/09 21:22:24    118s] | metal1 |        4       |       NA       |
[11/09 21:22:24    118s] |   via  |        8       |        0       |
[11/09 21:22:24    118s] | metal2 |        4       |       NA       |
[11/09 21:22:24    118s] +--------+----------------+----------------+
[11/09 21:22:24    118s] #- End addRing (date=11/09 21:22:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.5M, current mem=1118.5M)
[11/09 21:22:24    118s] <CMD> setPlaceMode -congEffort medium
[11/09 21:22:24    118s] <CMD> placeDesign -inPlaceOpt
[11/09 21:22:24    118s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:22:24    118s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:22:24    118s] *** Starting placeDesign concurrent flow ***
[11/09 21:22:24    118s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:22:24    118s] Set Using Default Delay Limit as 101.
[11/09 21:22:24    118s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:22:24    118s] Set Default Net Delay as 0 ps.
[11/09 21:22:24    118s] Set Default Net Load as 0 pF. 
[11/09 21:22:24    118s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:22:24    118s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:22:24    118s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:22:24    118s] Begin IPO call back ...
[11/09 21:22:24    118s] End IPO call back ...
[11/09 21:22:24    118s] #################################################################################
[11/09 21:22:24    118s] # Design Stage: PostRoute
[11/09 21:22:24    118s] # Design Name: layout_lab_design
[11/09 21:22:24    118s] # Design Mode: 90nm
[11/09 21:22:24    118s] # Analysis Mode: MMMC OCV 
[11/09 21:22:24    118s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:24    118s] # Signoff Settings: SI On 
[11/09 21:22:24    118s] #################################################################################
[11/09 21:22:24    118s] Setting infinite Tws ...
[11/09 21:22:24    118s] First Iteration Infinite Tw... 
[11/09 21:22:24    118s] Calculate early delays in OCV mode...
[11/09 21:22:24    118s] Calculate late delays in OCV mode...
[11/09 21:22:24    118s] Topological Sorting (CPU = 0:00:00.0, MEM = 1116.5M, InitMEM = 1116.5M)
[11/09 21:22:24    118s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:22:24    118s] Updating RC grid for preRoute extraction ...
[11/09 21:22:24    118s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:24    118s] Initializing multi-corner resistance tables ...
[11/09 21:22:24    119s] Total number of fetched objects 705
[11/09 21:22:24    119s] AAE_INFO-618: Total number of nets in the design is 714,  98.6 percent of the nets selected for SI analysis
[11/09 21:22:24    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:24    119s] End delay calculation. (MEM=1189.86 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:24    119s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:22:24    119s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1189.9M) ***
[11/09 21:22:24    119s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1189.9M)
[11/09 21:22:24    119s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:22:24    119s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1189.9M)
[11/09 21:22:24    119s] Starting SI iteration 2
[11/09 21:22:24    119s] Calculate early delays in OCV mode...
[11/09 21:22:24    119s] Calculate late delays in OCV mode...
[11/09 21:22:24    119s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:22:24    119s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:24    119s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 705. 
[11/09 21:22:24    119s] Total number of fetched objects 705
[11/09 21:22:24    119s] AAE_INFO-618: Total number of nets in the design is 714,  0.0 percent of the nets selected for SI analysis
[11/09 21:22:24    119s] End delay calculation. (MEM=1197.91 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:22:24    119s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1197.9M) ***
[11/09 21:22:24    119s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:22:24    119s] Set Using Default Delay Limit as 1000.
[11/09 21:22:24    119s] Set Default Net Delay as 1000 ps.
[11/09 21:22:24    119s] Set Default Net Load as 0.5 pF. 
[11/09 21:22:24    119s] *** Start deleteBufferTree ***
[11/09 21:22:24    119s] Info: Detect buffers to remove automatically.
[11/09 21:22:24    119s] Analyzing netlist ...
[11/09 21:22:24    119s] Updating netlist
[11/09 21:22:24    119s] 
[11/09 21:22:24    119s] *summary: 39 instances (buffers/inverters) removed
[11/09 21:22:24    119s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:22:24    119s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:22:24    119s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:22:24    119s] Deleted 8842 physical insts (cell - / prefix -).
[11/09 21:22:24    119s] *** Starting "NanoPlace(TM) placement v#1 (mem=1175.7M)" ...
[11/09 21:22:24    119s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:22:24    119s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:22:24    119s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:22:24    119s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:22:24    119s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:22:24    119s] Core basic site is core
[11/09 21:22:24    119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:24    119s] Apply auto density screen in pre-place stage.
[11/09 21:22:24    119s] Auto density screen increases utilization from 0.196 to 0.196
[11/09 21:22:24    119s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1175.7M
[11/09 21:22:24    119s] Average module density = 0.196.
[11/09 21:22:24    119s] Density for the design = 0.196.
[11/09 21:22:24    119s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 22250 sites (1602000 um^2).
[11/09 21:22:24    119s] Pin Density = 0.1008.
[11/09 21:22:24    119s]             = total # of pins 2243 / total area 22260.
[11/09 21:22:24    119s] Initial padding reaches pin density 0.413 for top
[11/09 21:22:24    119s] Initial padding increases density from 0.196 to 0.321 for top
[11/09 21:22:24    119s] === lastAutoLevel = 7 
[11/09 21:22:24    119s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:22:24    119s] Iteration  1: Total net bbox = 3.338e+04 (1.43e+04 1.91e+04)
[11/09 21:22:24    119s]               Est.  stn bbox = 3.929e+04 (1.72e+04 2.21e+04)
[11/09 21:22:24    119s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1175.7M
[11/09 21:22:24    119s] Iteration  2: Total net bbox = 3.338e+04 (1.43e+04 1.91e+04)
[11/09 21:22:24    119s]               Est.  stn bbox = 3.929e+04 (1.72e+04 2.21e+04)
[11/09 21:22:24    119s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1175.7M
[11/09 21:22:24    119s] Iteration  3: Total net bbox = 2.944e+04 (1.55e+04 1.40e+04)
[11/09 21:22:24    119s]               Est.  stn bbox = 3.807e+04 (1.96e+04 1.84e+04)
[11/09 21:22:24    119s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:25    119s] Iteration  4: Total net bbox = 3.751e+04 (1.67e+04 2.08e+04)
[11/09 21:22:25    119s]               Est.  stn bbox = 4.654e+04 (2.14e+04 2.52e+04)
[11/09 21:22:25    119s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1191.7M
[11/09 21:22:25    119s] Iteration  5: Total net bbox = 5.033e+04 (2.83e+04 2.21e+04)
[11/09 21:22:25    119s]               Est.  stn bbox = 6.522e+04 (3.82e+04 2.70e+04)
[11/09 21:22:25    119s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:25    119s] Iteration  6: Total net bbox = 6.312e+04 (3.27e+04 3.04e+04)
[11/09 21:22:25    119s]               Est.  stn bbox = 8.117e+04 (4.33e+04 3.79e+04)
[11/09 21:22:25    119s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:25    119s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:22:25    119s] Congestion driven padding in post-place stage.
[11/09 21:22:25    119s] Congestion driven padding increases utilization from 0.321 to 0.321
[11/09 21:22:25    119s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:25    119s] Iteration  7: Total net bbox = 6.657e+04 (3.57e+04 3.09e+04)
[11/09 21:22:25    119s]               Est.  stn bbox = 8.479e+04 (4.63e+04 3.85e+04)
[11/09 21:22:25    119s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:25    119s] Iteration  8: Total net bbox = 6.657e+04 (3.57e+04 3.09e+04)
[11/09 21:22:25    119s]               Est.  stn bbox = 8.479e+04 (4.63e+04 3.85e+04)
[11/09 21:22:25    119s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:26    120s] Iteration  9: Total net bbox = 8.476e+04 (4.46e+04 4.01e+04)
[11/09 21:22:26    120s]               Est.  stn bbox = 1.037e+05 (5.58e+04 4.80e+04)
[11/09 21:22:26    120s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:26    120s] Iteration 10: Total net bbox = 8.631e+04 (4.59e+04 4.04e+04)
[11/09 21:22:26    120s]               Est.  stn bbox = 1.054e+05 (5.71e+04 4.83e+04)
[11/09 21:22:26    120s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1191.7M
[11/09 21:22:26    120s] Iteration 11: Total net bbox = 8.631e+04 (4.59e+04 4.04e+04)
[11/09 21:22:26    120s]               Est.  stn bbox = 1.054e+05 (5.71e+04 4.83e+04)
[11/09 21:22:26    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:26    120s] Iteration 12: Total net bbox = 8.631e+04 (4.59e+04 4.04e+04)
[11/09 21:22:26    120s]               Est.  stn bbox = 1.054e+05 (5.71e+04 4.83e+04)
[11/09 21:22:26    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.7M
[11/09 21:22:26    120s] *** cost = 8.631e+04 (4.59e+04 4.04e+04) (cpu for global=0:00:01.5) real=0:00:02.0***
[11/09 21:22:26    120s] Core Placement runtime cpu: 0:00:01.5 real: 0:00:02.0
[11/09 21:22:26    120s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:22:26    120s] Type 'man IMPSP-9025' for more detail.
[11/09 21:22:26    120s] #spOpts: mergeVia=F 
[11/09 21:22:26    120s] Core basic site is core
[11/09 21:22:26    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:26    120s] *** Starting refinePlace (0:02:01 mem=1191.7M) ***
[11/09 21:22:26    120s] Total net bbox length = 8.631e+04 (4.586e+04 4.045e+04) (ext = 7.186e+03)
[11/09 21:22:26    120s] Starting refinePlace ...
[11/09 21:22:26    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:26    120s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:26    120s] Density distribution unevenness ratio = 42.533%
[11/09 21:22:26    120s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:22:26    120s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1191.7MB) @(0:02:01 - 0:02:01).
[11/09 21:22:26    120s] Move report: preRPlace moves 638 insts, mean move: 7.69 um, max move: 16.69 um
[11/09 21:22:26    120s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1]): (1261.27, 906.56) --> (1262.40, 891.00)
[11/09 21:22:26    120s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:22:26    120s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:22:26    120s] Placement tweakage begins.
[11/09 21:22:26    120s] wire length = 1.144e+05
[11/09 21:22:26    120s] wire length = 1.091e+05
[11/09 21:22:26    120s] Placement tweakage ends.
[11/09 21:22:26    120s] Move report: tweak moves 120 insts, mean move: 36.44 um, max move: 180.00 um
[11/09 21:22:26    120s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]): (1418.40, 831.00) --> (1298.40, 771.00)
[11/09 21:22:26    120s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:26    120s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1191.7MB) @(0:02:01 - 0:02:01).
[11/09 21:22:26    120s] Move report: Detail placement moves 638 insts, mean move: 14.04 um, max move: 187.55 um
[11/09 21:22:26    120s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]): (1419.56, 837.39) --> (1298.40, 771.00)
[11/09 21:22:26    120s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1191.7MB
[11/09 21:22:26    120s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:26    120s]   maximum (X+Y) =       187.55 um
[11/09 21:22:26    120s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]) with max move: (1419.56, 837.392) -> (1298.4, 771)
[11/09 21:22:26    120s]   mean    (X+Y) =        14.04 um
[11/09 21:22:26    120s] Total instances flipped for WireLenOpt: 46
[11/09 21:22:26    120s] Summary Report:
[11/09 21:22:26    120s] Instances move: 638 (out of 638 movable)
[11/09 21:22:26    120s] Instances flipped: 0
[11/09 21:22:26    120s] Mean displacement: 14.04 um
[11/09 21:22:26    120s] Max displacement: 187.55 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]) (1419.56, 837.392) -> (1298.4, 771)
[11/09 21:22:26    120s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:22:26    120s] Total instances moved : 638
[11/09 21:22:26    120s] Total net bbox length = 8.276e+04 (4.226e+04 4.050e+04) (ext = 7.129e+03)
[11/09 21:22:26    120s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1191.7MB
[11/09 21:22:26    120s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1191.7MB) @(0:02:01 - 0:02:01).
[11/09 21:22:26    120s] *** Finished refinePlace (0:02:01 mem=1191.7M) ***
[11/09 21:22:26    120s] *** End of Placement (cpu=0:00:01.7, real=0:00:02.0, mem=1191.7M) ***
[11/09 21:22:26    120s] #spOpts: mergeVia=F 
[11/09 21:22:26    120s] Core basic site is core
[11/09 21:22:26    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:26    120s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:26    120s] Density distribution unevenness ratio = 42.671%
[11/09 21:22:26    120s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:22:26    120s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:22:26    120s] Core basic site is core
[11/09 21:22:26    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:26    120s] #spOpts: mergeVia=F 
[11/09 21:22:26    120s] GigaOpt running with 1 threads.
[11/09 21:22:26    120s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:22:26    120s] #spOpts: mergeVia=F 
[11/09 21:22:26    120s] Summary for sequential cells idenfication: 
[11/09 21:22:26    120s] Identified SBFF number: 3
[11/09 21:22:26    120s] Identified MBFF number: 0
[11/09 21:22:26    120s] Not identified SBFF number: 0
[11/09 21:22:26    120s] Not identified MBFF number: 0
[11/09 21:22:26    120s] Number of sequential cells which are not FFs: 1
[11/09 21:22:26    120s] 
[11/09 21:22:26    120s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:22:26    120s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:22:26    120s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:22:26    120s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:22:26    120s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:22:26    120s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:22:26    120s] 	...
[11/09 21:22:26    120s] 	Reporting only the 20 first cells found...
[11/09 21:22:26    120s] 
[11/09 21:22:26    120s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1096.0M, totSessionCpu=0:02:01 **
[11/09 21:22:26    120s] *** optDesign -preCTS ***
[11/09 21:22:26    120s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:22:26    120s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:22:26    120s] Hold Target Slack: user slack 0
[11/09 21:22:26    120s] Summary for sequential cells idenfication: 
[11/09 21:22:26    120s] Identified SBFF number: 3
[11/09 21:22:26    120s] Identified MBFF number: 0
[11/09 21:22:26    120s] Not identified SBFF number: 0
[11/09 21:22:26    120s] Not identified MBFF number: 0
[11/09 21:22:26    120s] Number of sequential cells which are not FFs: 1
[11/09 21:22:26    120s] 
[11/09 21:22:26    120s] Start to check current routing status for nets...
[11/09 21:22:26    120s] Using hname+ instead name for net compare
[11/09 21:22:26    120s] All nets will be re-routed.
[11/09 21:22:26    120s] End to check current routing status for nets (mem=1094.0M)
[11/09 21:22:26    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1094.0M
[11/09 21:22:26    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1096.0M
[11/09 21:22:26    121s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:22:26    121s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:22:26    121s] [PSP] Initial Peak syMemory usage = 1096.0 MB
[11/09 21:22:26    121s] (I)       Reading DB...
[11/09 21:22:26    121s] (I)       congestionReportName   : 
[11/09 21:22:26    121s] (I)       layerRangeFor2DCongestion : 
[11/09 21:22:26    121s] (I)       buildTerm2TermWires    : 1
[11/09 21:22:26    121s] (I)       doTrackAssignment      : 1
[11/09 21:22:26    121s] (I)       dumpBookshelfFiles     : 0
[11/09 21:22:26    121s] (I)       numThreads             : 1
[11/09 21:22:26    121s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:22:26    121s] (I)       honorPin               : false
[11/09 21:22:26    121s] (I)       honorPinGuide          : true
[11/09 21:22:26    121s] (I)       honorPartition         : false
[11/09 21:22:26    121s] (I)       allowPartitionCrossover: false
[11/09 21:22:26    121s] (I)       honorSingleEntry       : true
[11/09 21:22:26    121s] (I)       honorSingleEntryStrong : true
[11/09 21:22:26    121s] (I)       handleViaSpacingRule   : false
[11/09 21:22:26    121s] (I)       handleEolSpacingRule   : false
[11/09 21:22:26    121s] (I)       PDConstraint           : none
[11/09 21:22:26    121s] (I)       expBetterNDRHandling   : false
[11/09 21:22:26    121s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:22:26    121s] (I)       routingEffortLevel     : 3
[11/09 21:22:26    121s] (I)       effortLevel            : standard
[11/09 21:22:26    121s] [NR-eGR] minRouteLayer          : 2
[11/09 21:22:26    121s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:22:26    121s] (I)       numRowsPerGCell        : 1
[11/09 21:22:26    121s] (I)       speedUpLargeDesign     : 0
[11/09 21:22:26    121s] (I)       speedUpBlkViolationClean: 1
[11/09 21:22:26    121s] (I)       multiThreadingTA       : 1
[11/09 21:22:26    121s] (I)       blockedPinEscape       : 1
[11/09 21:22:26    121s] (I)       blkAwareLayerSwitching : 1
[11/09 21:22:26    121s] (I)       betterClockWireModeling: 1
[11/09 21:22:26    121s] (I)       congestionCleanMode    : 0
[11/09 21:22:26    121s] (I)       optimizationMode       : false
[11/09 21:22:26    121s] (I)       routeSecondPG          : false
[11/09 21:22:26    121s] (I)       punchThroughDistance   : 500.00
[11/09 21:22:26    121s] (I)       scenicBound            : 1.15
[11/09 21:22:26    121s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:22:26    121s] (I)       source-to-sink ratio   : 0.00
[11/09 21:22:26    121s] (I)       targetCongestionRatioH : 1.00
[11/09 21:22:26    121s] (I)       targetCongestionRatioV : 1.00
[11/09 21:22:26    121s] (I)       layerCongestionRatio   : 0.70
[11/09 21:22:26    121s] (I)       m1CongestionRatio      : 0.10
[11/09 21:22:26    121s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:22:26    121s] (I)       localRouteEffort       : 1.00
[11/09 21:22:26    121s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:22:26    121s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:22:26    121s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:22:26    121s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:22:26    121s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:22:26    121s] (I)       blockTrack             : 
[11/09 21:22:26    121s] (I)       routeVias              : 
[11/09 21:22:26    121s] (I)       readTROption           : true
[11/09 21:22:26    121s] (I)       extraSpacingFactor     : 1.00
[11/09 21:22:26    121s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:22:26    121s] (I)       routeSelectedNetsOnly  : false
[11/09 21:22:26    121s] (I)       before initializing RouteDB syMemory usage = 1096.0 MB
[11/09 21:22:26    121s] (I)       starting read tracks
[11/09 21:22:26    121s] (I)       build grid graph
[11/09 21:22:26    121s] (I)       build grid graph start
[11/09 21:22:26    121s] [NR-eGR] Layer1 has no routable track
[11/09 21:22:26    121s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:22:26    121s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:22:26    121s] (I)       build grid graph end
[11/09 21:22:26    121s] (I)       numViaLayers=2
[11/09 21:22:26    121s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:22:26    121s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:22:26    121s] (I)       end build via table
[11/09 21:22:26    121s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:22:26    121s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:22:26    121s] (I)       readDataFromPlaceDB
[11/09 21:22:26    121s] (I)       Read net information..
[11/09 21:22:26    121s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:22:26    121s] (I)       Read testcase time = 0.010 seconds
[11/09 21:22:26    121s] 
[11/09 21:22:26    121s] (I)       build grid graph start
[11/09 21:22:26    121s] (I)       build grid graph end
[11/09 21:22:26    121s] (I)       Model blockage into capacity
[11/09 21:22:26    121s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:22:26    121s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:22:26    121s] (I)       blocked area on Layer2 : 2963337570000  (76.56%)
[11/09 21:22:26    121s] (I)       blocked area on Layer3 : 1775168010000  (45.86%)
[11/09 21:22:26    121s] (I)       Modeling time = 0.000 seconds
[11/09 21:22:26    121s] 
[11/09 21:22:26    121s] (I)       totalPins=2211  totalGlobalPin=2128 (96.25%)
[11/09 21:22:26    121s] (I)       Number of ignored nets = 16
[11/09 21:22:26    121s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:22:26    121s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:22:26    121s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:22:26    121s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:22:26    121s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:22:26    121s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:22:26    121s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:22:26    121s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:22:26    121s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:22:26    121s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:22:26    121s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1096.0 MB
[11/09 21:22:26    121s] (I)       Layer1  viaCost=200.00
[11/09 21:22:26    121s] (I)       Layer2  viaCost=100.00
[11/09 21:22:26    121s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:22:26    121s] (I)       routing area        :  (0, 0) - (1972800, 1962000)
[11/09 21:22:26    121s] (I)       core area           :  (350400, 351000) - (1622400, 1611000)
[11/09 21:22:26    121s] (I)       Site Width          :  2400  (dbu)
[11/09 21:22:26    121s] (I)       Row Height          : 30000  (dbu)
[11/09 21:22:26    121s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:22:26    121s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:22:26    121s] (I)       grid                :    66    65     3
[11/09 21:22:26    121s] (I)       vertical capacity   :     0 30000     0
[11/09 21:22:26    121s] (I)       horizontal capacity :     0     0 30000
[11/09 21:22:26    121s] (I)       Default wire width  :   900   900  1500
[11/09 21:22:26    121s] (I)       Default wire space  :   900   900   900
[11/09 21:22:26    121s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:22:26    121s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:22:26    121s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:22:26    121s] (I)       Total num of tracks :     0   822   654
[11/09 21:22:26    121s] (I)       Num of masks        :     1     1     1
[11/09 21:22:26    121s] (I)       Num of trim masks   :     0     0     0
[11/09 21:22:26    121s] (I)       --------------------------------------------------------
[11/09 21:22:26    121s] 
[11/09 21:22:26    121s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:26    121s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:22:26    121s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:22:26    121s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:22:26    121s] [NR-eGR] ========================================
[11/09 21:22:26    121s] [NR-eGR] 
[11/09 21:22:26    121s] (I)       After initializing earlyGlobalRoute syMemory usage = 1096.0 MB
[11/09 21:22:26    121s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:22:26    121s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:22:26    121s] (I)       ============= Initialization =============
[11/09 21:22:26    121s] (I)       total 2D Cap : 73261 = (33527 H, 39734 V)
[11/09 21:22:26    121s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:22:26    121s] (I)       ============  Phase 1a Route ============
[11/09 21:22:26    121s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:22:26    121s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:22:26    121s] (I)       Usage: 3455 = (1709 H, 1746 V) = (5.10% H, 4.39% V) = (5.127e+04um H, 5.238e+04um V)
[11/09 21:22:26    121s] (I)       
[11/09 21:22:26    121s] (I)       ============  Phase 1b Route ============
[11/09 21:22:26    121s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:22:26    121s] (I)       Usage: 3455 = (1709 H, 1746 V) = (5.10% H, 4.39% V) = (5.127e+04um H, 5.238e+04um V)
[11/09 21:22:26    121s] (I)       
[11/09 21:22:26    121s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.036500e+05um
[11/09 21:22:26    121s] (I)       ============  Phase 1c Route ============
[11/09 21:22:26    121s] (I)       Level2 Grid: 14 x 13
[11/09 21:22:26    121s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:22:26    121s] (I)       Usage: 3455 = (1709 H, 1746 V) = (5.10% H, 4.39% V) = (5.127e+04um H, 5.238e+04um V)
[11/09 21:22:26    121s] (I)       
[11/09 21:22:26    121s] (I)       ============  Phase 1d Route ============
[11/09 21:22:26    121s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:22:26    121s] (I)       Usage: 3455 = (1709 H, 1746 V) = (5.10% H, 4.39% V) = (5.127e+04um H, 5.238e+04um V)
[11/09 21:22:26    121s] (I)       
[11/09 21:22:26    121s] (I)       ============  Phase 1e Route ============
[11/09 21:22:26    121s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:22:26    121s] (I)       Usage: 3455 = (1709 H, 1746 V) = (5.10% H, 4.39% V) = (5.127e+04um H, 5.238e+04um V)
[11/09 21:22:26    121s] (I)       
[11/09 21:22:26    121s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.036500e+05um
[11/09 21:22:26    121s] [NR-eGR] 
[11/09 21:22:26    121s] (I)       ============  Phase 1l Route ============
[11/09 21:22:26    121s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:22:26    121s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:22:26    121s] (I)       total 2D Cap : 73646 = (33630 H, 40016 V)
[11/09 21:22:26    121s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[11/09 21:22:26    121s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[11/09 21:22:26    121s] (I)       ============= track Assignment ============
[11/09 21:22:26    121s] (I)       extract Global 3D Wires
[11/09 21:22:26    121s] (I)       Extract Global WL : time=0.00
[11/09 21:22:26    121s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:22:26    121s] (I)       Initialization real time=0.00 seconds
[11/09 21:22:26    121s] (I)       Kernel real time=0.01 seconds
[11/09 21:22:26    121s] (I)       End Greedy Track Assignment
[11/09 21:22:26    121s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:22:26    121s] [NR-eGR] Layer2(metal2)(V) length: 5.616360e+04um, number of vias: 3460
[11/09 21:22:26    121s] [NR-eGR] Layer3(metal3)(H) length: 5.448480e+04um, number of vias: 0
[11/09 21:22:26    121s] [NR-eGR] Total length: 1.106484e+05um, number of vias: 5655
[11/09 21:22:26    121s] [NR-eGR] End Peak syMemory usage = 1091.8 MB
[11/09 21:22:26    121s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:22:26    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1091.8M
[11/09 21:22:26    121s] Updating RC grid for preRoute extraction ...
[11/09 21:22:26    121s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:26    121s] Initializing multi-corner resistance tables ...
[11/09 21:22:26    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1089.8M
[11/09 21:22:26    121s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:22:26    121s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:26    121s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:26    121s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:26    121s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:26    121s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:26    121s]       RC Corner Indexes            0   
[11/09 21:22:26    121s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:26    121s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:26    121s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:26    121s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:26    121s] Shrink Factor                : 1.00000
[11/09 21:22:26    121s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:26    121s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:26    121s] Using capacitance table file ...
[11/09 21:22:26    121s] Updating RC grid for preRoute extraction ...
[11/09 21:22:26    121s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:26    121s] Initializing multi-corner resistance tables ...
[11/09 21:22:26    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1089.840M)
[11/09 21:22:26    121s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:22:26    121s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:26    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1089.8M
[11/09 21:22:26    121s] #spOpts: mergeVia=F 
[11/09 21:22:26    121s] Core basic site is core
[11/09 21:22:26    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:26    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1089.8M
[11/09 21:22:26    121s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:26    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1089.8M
[11/09 21:22:26    121s] #spOpts: mergeVia=F 
[11/09 21:22:26    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1089.8M
[11/09 21:22:26    121s] *** Starting optimizing excluded clock nets MEM= 1089.8M) ***
[11/09 21:22:26    121s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1093.4M) ***
[11/09 21:22:26    121s] #################################################################################
[11/09 21:22:26    121s] # Design Stage: PreRoute
[11/09 21:22:26    121s] # Design Name: layout_lab_design
[11/09 21:22:26    121s] # Design Mode: 90nm
[11/09 21:22:26    121s] # Analysis Mode: MMMC OCV 
[11/09 21:22:26    121s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:26    121s] # Signoff Settings: SI Off 
[11/09 21:22:26    121s] #################################################################################
[11/09 21:22:26    121s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:26    121s] Calculate early delays in OCV mode...
[11/09 21:22:26    121s] Calculate late delays in OCV mode...
[11/09 21:22:26    121s] Topological Sorting (CPU = 0:00:00.0, MEM = 1091.4M, InitMEM = 1091.4M)
[11/09 21:22:27    121s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:27    121s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:27    121s] Total number of fetched objects 666
[11/09 21:22:27    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:27    121s] End delay calculation. (MEM=1158.79 CPU=0:00:00.6 REAL=0:00:01.0)
[11/09 21:22:27    121s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1158.8M) ***
[11/09 21:22:27    121s] The useful skew maximum allowed delay is: 0.3
[11/09 21:22:27    121s] Begin: GigaOpt high fanout net optimization
[11/09 21:22:27    121s] Info: 16 io nets excluded
[11/09 21:22:27    121s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:27    121s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:27    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1174.8M
[11/09 21:22:27    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1174.8M
[11/09 21:22:27    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1174.8M
[11/09 21:22:27    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1174.8M
[11/09 21:22:27    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1199.8M
[11/09 21:22:27    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1199.8M
[11/09 21:22:27    122s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:27    122s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:22:27    122s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:27    122s] |    19.63%|        -|   0.100|   0.000|   0:00:00.0| 1295.2M|
[11/09 21:22:27    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:27    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:27    122s] |    19.63%|        -|   0.100|   0.000|   0:00:00.0| 1295.2M|
[11/09 21:22:27    122s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:27    122s] 
[11/09 21:22:27    122s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1295.2M) ***
[11/09 21:22:27    122s] End: GigaOpt high fanout net optimization
[11/09 21:22:27    122s] Begin: GigaOpt DRV Optimization
[11/09 21:22:27    122s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:22:27    122s] Info: 16 io nets excluded
[11/09 21:22:27    122s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:27    122s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:27    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1276.1M
[11/09 21:22:27    122s] #spOpts: mergeVia=F 
[11/09 21:22:27    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1276.1M
[11/09 21:22:27    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1276.1M
[11/09 21:22:27    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1276.1M
[11/09 21:22:27    122s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:27    122s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:22:27    122s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:27    122s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:22:27    122s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:27    122s] Info: violation cost 22.738529 (cap = 22.738529, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:27    122s] |     0   |     0   |    30   |     30  |     0   |     0   |     0   |     0   | 4.17 |          0|          0|          0|  19.63  |            |           |
[11/09 21:22:27    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:27    122s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.29 |         30|          0|          0|  20.04  |   0:00:00.0|    1295.2M|
[11/09 21:22:27    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:27    122s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.29 |          0|          0|          0|  20.04  |   0:00:00.0|    1295.2M|
[11/09 21:22:27    122s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:27    122s] 
[11/09 21:22:27    122s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1295.2M) ***
[11/09 21:22:27    122s] 
[11/09 21:22:27    122s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:22:27    122s] End: GigaOpt DRV Optimization
[11/09 21:22:27    122s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1153.5M, totSessionCpu=0:02:02 **
[11/09 21:22:27    122s] Begin: GigaOpt Global Optimization
[11/09 21:22:27    122s] *info: use new DP (enabled)
[11/09 21:22:27    122s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:22:27    122s] Info: 16 io nets excluded
[11/09 21:22:27    122s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:27    122s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:22:27    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1153.5M
[11/09 21:22:27    122s] #spOpts: mergeVia=F 
[11/09 21:22:27    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1153.5M
[11/09 21:22:27    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1153.5M
[11/09 21:22:27    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1153.5M
[11/09 21:22:28    122s] *info: 16 io nets excluded
[11/09 21:22:28    122s] *info: 2 clock nets excluded
[11/09 21:22:28    122s] *info: 2 special nets excluded.
[11/09 21:22:28    122s] *info: 9 no-driver nets excluded.
[11/09 21:22:28    122s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:22:28    122s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:22:28    122s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:22:28    122s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:22:28    122s] |   0.000|   0.000|    20.04%|   0:00:00.0| 1303.0M|     osu05|       NA| NA                                                 |
[11/09 21:22:28    122s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1303.0M) ***
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1303.0M) ***
[11/09 21:22:28    122s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:22:28    122s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:22:28    122s] End: GigaOpt Global Optimization
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] Active setup views:
[11/09 21:22:28    122s]  osu05
[11/09 21:22:28    122s]   Dominating endpoints: 0
[11/09 21:22:28    122s]   Dominating TNS: -0.000
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] *** Timing Is met
[11/09 21:22:28    122s] *** Check timing (0:00:00.0)
[11/09 21:22:28    122s] Info: 16 io nets excluded
[11/09 21:22:28    122s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:28    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1167.5M
[11/09 21:22:28    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1167.5M
[11/09 21:22:28    122s] **INFO: Flow update: Design is easy to close.
[11/09 21:22:28    122s] *** Timing Is met
[11/09 21:22:28    122s] *** Check timing (0:00:00.0)
[11/09 21:22:28    122s] *** Timing Is met
[11/09 21:22:28    122s] *** Check timing (0:00:00.0)
[11/09 21:22:28    122s] Info: 16 io nets excluded
[11/09 21:22:28    122s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:28    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1165.5M
[11/09 21:22:28    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1165.5M
[11/09 21:22:28    122s] Begin: Area Reclaim Optimization
[11/09 21:22:28    122s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:28    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:03 mem=1303.0M
[11/09 21:22:28    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=1303.0M
[11/09 21:22:28    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1303.0M
[11/09 21:22:28    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1303.0M
[11/09 21:22:28    122s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 20.04
[11/09 21:22:28    122s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:28    122s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:22:28    122s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:28    122s] |    20.04%|        -|   0.000|   0.000|   0:00:00.0| 1303.0M|
[11/09 21:22:28    122s] |    20.01%|        2|   0.000|   0.000|   0:00:00.0| 1303.0M|
[11/09 21:22:28    122s] |    20.01%|        0|   0.000|   0.000|   0:00:00.0| 1303.0M|
[11/09 21:22:28    122s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:28    122s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 20.01
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 0 **
[11/09 21:22:28    122s] --------------------------------------------------------------
[11/09 21:22:28    122s] |                                   | Total     | Sequential |
[11/09 21:22:28    122s] --------------------------------------------------------------
[11/09 21:22:28    122s] | Num insts resized                 |       0  |       0    |
[11/09 21:22:28    122s] | Num insts undone                  |       0  |       0    |
[11/09 21:22:28    122s] | Num insts Downsized               |       0  |       0    |
[11/09 21:22:28    122s] | Num insts Samesized               |       0  |       0    |
[11/09 21:22:28    122s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:22:28    122s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:22:28    122s] --------------------------------------------------------------
[11/09 21:22:28    122s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:22:28    122s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1169.48M, totSessionCpu=0:02:03).
[11/09 21:22:28    122s] *** Steiner Routed Nets: 10.663%; Threshold: 100; Threshold for Hold: 100
[11/09 21:22:28    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1169.5M
[11/09 21:22:28    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1169.5M
[11/09 21:22:28    122s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:22:28    122s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:22:28    122s] [NR-eGR] Initial Peak syMemory usage = 1169.5 MB
[11/09 21:22:28    122s] (I)       Reading DB...
[11/09 21:22:28    122s] (I)       congestionReportName   : 
[11/09 21:22:28    122s] (I)       layerRangeFor2DCongestion : 
[11/09 21:22:28    122s] (I)       buildTerm2TermWires    : 1
[11/09 21:22:28    122s] (I)       doTrackAssignment      : 1
[11/09 21:22:28    122s] (I)       dumpBookshelfFiles     : 0
[11/09 21:22:28    122s] (I)       numThreads             : 1
[11/09 21:22:28    122s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:22:28    122s] (I)       honorPin               : false
[11/09 21:22:28    122s] (I)       honorPinGuide          : true
[11/09 21:22:28    122s] (I)       honorPartition         : false
[11/09 21:22:28    122s] (I)       allowPartitionCrossover: false
[11/09 21:22:28    122s] (I)       honorSingleEntry       : true
[11/09 21:22:28    122s] (I)       honorSingleEntryStrong : true
[11/09 21:22:28    122s] (I)       handleViaSpacingRule   : false
[11/09 21:22:28    122s] (I)       handleEolSpacingRule   : false
[11/09 21:22:28    122s] (I)       PDConstraint           : none
[11/09 21:22:28    122s] (I)       expBetterNDRHandling   : false
[11/09 21:22:28    122s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:22:28    122s] (I)       routingEffortLevel     : 3
[11/09 21:22:28    122s] (I)       effortLevel            : standard
[11/09 21:22:28    122s] [NR-eGR] minRouteLayer          : 2
[11/09 21:22:28    122s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:22:28    122s] (I)       numRowsPerGCell        : 1
[11/09 21:22:28    122s] (I)       speedUpLargeDesign     : 0
[11/09 21:22:28    122s] (I)       speedUpBlkViolationClean: 1
[11/09 21:22:28    122s] (I)       multiThreadingTA       : 1
[11/09 21:22:28    122s] (I)       blockedPinEscape       : 1
[11/09 21:22:28    122s] (I)       blkAwareLayerSwitching : 1
[11/09 21:22:28    122s] (I)       betterClockWireModeling: 1
[11/09 21:22:28    122s] (I)       congestionCleanMode    : 0
[11/09 21:22:28    122s] (I)       optimizationMode       : false
[11/09 21:22:28    122s] (I)       routeSecondPG          : false
[11/09 21:22:28    122s] (I)       punchThroughDistance   : 500.00
[11/09 21:22:28    122s] (I)       scenicBound            : 1.15
[11/09 21:22:28    122s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:22:28    122s] (I)       source-to-sink ratio   : 0.00
[11/09 21:22:28    122s] (I)       targetCongestionRatioH : 1.00
[11/09 21:22:28    122s] (I)       targetCongestionRatioV : 1.00
[11/09 21:22:28    122s] (I)       layerCongestionRatio   : 0.70
[11/09 21:22:28    122s] (I)       m1CongestionRatio      : 0.10
[11/09 21:22:28    122s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:22:28    122s] (I)       localRouteEffort       : 1.00
[11/09 21:22:28    122s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:22:28    122s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:22:28    122s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:22:28    122s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:22:28    122s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:22:28    122s] (I)       blockTrack             : 
[11/09 21:22:28    122s] (I)       routeVias              : 
[11/09 21:22:28    122s] (I)       readTROption           : true
[11/09 21:22:28    122s] (I)       extraSpacingFactor     : 1.00
[11/09 21:22:28    122s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:22:28    122s] (I)       routeSelectedNetsOnly  : false
[11/09 21:22:28    122s] (I)       before initializing RouteDB syMemory usage = 1169.5 MB
[11/09 21:22:28    122s] (I)       starting read tracks
[11/09 21:22:28    122s] (I)       build grid graph
[11/09 21:22:28    122s] (I)       build grid graph start
[11/09 21:22:28    122s] [NR-eGR] Layer1 has no routable track
[11/09 21:22:28    122s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:22:28    122s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:22:28    122s] (I)       build grid graph end
[11/09 21:22:28    122s] (I)       numViaLayers=2
[11/09 21:22:28    122s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:22:28    122s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:22:28    122s] (I)       end build via table
[11/09 21:22:28    122s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:22:28    122s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:22:28    122s] (I)       readDataFromPlaceDB
[11/09 21:22:28    122s] (I)       Read net information..
[11/09 21:22:28    122s] [NR-eGR] Read numTotalNets=694  numIgnoredNets=18
[11/09 21:22:28    122s] (I)       Read testcase time = 0.000 seconds
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] (I)       build grid graph start
[11/09 21:22:28    122s] (I)       build grid graph end
[11/09 21:22:28    122s] (I)       Model blockage into capacity
[11/09 21:22:28    122s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:22:28    122s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:22:28    122s] (I)       blocked area on Layer2 : 2963337570000  (76.56%)
[11/09 21:22:28    122s] (I)       blocked area on Layer3 : 1775168010000  (45.86%)
[11/09 21:22:28    122s] (I)       Modeling time = 0.000 seconds
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] (I)       totalPins=2263  totalGlobalPin=2137 (94.43%)
[11/09 21:22:28    122s] (I)       Number of ignored nets = 18
[11/09 21:22:28    122s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:22:28    122s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:22:28    122s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:22:28    122s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:22:28    122s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:22:28    122s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:22:28    122s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:22:28    122s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:22:28    122s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:22:28    122s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:22:28    122s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1169.5 MB
[11/09 21:22:28    122s] (I)       Layer1  viaCost=200.00
[11/09 21:22:28    122s] (I)       Layer2  viaCost=100.00
[11/09 21:22:28    122s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:22:28    122s] (I)       routing area        :  (0, 0) - (1972800, 1962000)
[11/09 21:22:28    122s] (I)       core area           :  (350400, 351000) - (1622400, 1611000)
[11/09 21:22:28    122s] (I)       Site Width          :  2400  (dbu)
[11/09 21:22:28    122s] (I)       Row Height          : 30000  (dbu)
[11/09 21:22:28    122s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:22:28    122s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:22:28    122s] (I)       grid                :    66    65     3
[11/09 21:22:28    122s] (I)       vertical capacity   :     0 30000     0
[11/09 21:22:28    122s] (I)       horizontal capacity :     0     0 30000
[11/09 21:22:28    122s] (I)       Default wire width  :   900   900  1500
[11/09 21:22:28    122s] (I)       Default wire space  :   900   900   900
[11/09 21:22:28    122s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:22:28    122s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:22:28    122s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:22:28    122s] (I)       Total num of tracks :     0   822   654
[11/09 21:22:28    122s] (I)       Num of masks        :     1     1     1
[11/09 21:22:28    122s] (I)       Num of trim masks   :     0     0     0
[11/09 21:22:28    122s] (I)       --------------------------------------------------------
[11/09 21:22:28    122s] 
[11/09 21:22:28    122s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:28    122s] [NR-eGR] Rule id 0. Nets 676 
[11/09 21:22:28    122s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:22:28    122s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:22:28    122s] [NR-eGR] ========================================
[11/09 21:22:28    122s] [NR-eGR] 
[11/09 21:22:28    122s] (I)       After initializing earlyGlobalRoute syMemory usage = 1169.5 MB
[11/09 21:22:28    122s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:22:28    122s] (I)       ============= Initialization =============
[11/09 21:22:28    122s] (I)       total 2D Cap : 73261 = (33527 H, 39734 V)
[11/09 21:22:28    122s] [NR-eGR] Layer group 1: route 676 net(s) in layer range [2, 3]
[11/09 21:22:28    122s] (I)       ============  Phase 1a Route ============
[11/09 21:22:28    122s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:22:28    122s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:22:28    122s] (I)       Usage: 3454 = (1703 H, 1751 V) = (5.08% H, 4.41% V) = (5.109e+04um H, 5.253e+04um V)
[11/09 21:22:28    122s] (I)       
[11/09 21:22:28    122s] (I)       ============  Phase 1b Route ============
[11/09 21:22:28    122s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:22:28    122s] (I)       Usage: 3454 = (1703 H, 1751 V) = (5.08% H, 4.41% V) = (5.109e+04um H, 5.253e+04um V)
[11/09 21:22:28    122s] (I)       
[11/09 21:22:28    122s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.036200e+05um
[11/09 21:22:28    122s] (I)       ============  Phase 1c Route ============
[11/09 21:22:28    122s] (I)       Level2 Grid: 14 x 13
[11/09 21:22:28    122s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:22:28    122s] (I)       Usage: 3454 = (1703 H, 1751 V) = (5.08% H, 4.41% V) = (5.109e+04um H, 5.253e+04um V)
[11/09 21:22:28    122s] (I)       
[11/09 21:22:28    122s] (I)       ============  Phase 1d Route ============
[11/09 21:22:28    122s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:22:28    122s] (I)       Usage: 3454 = (1703 H, 1751 V) = (5.08% H, 4.41% V) = (5.109e+04um H, 5.253e+04um V)
[11/09 21:22:28    122s] (I)       
[11/09 21:22:28    122s] (I)       ============  Phase 1e Route ============
[11/09 21:22:28    122s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:22:28    122s] (I)       Usage: 3454 = (1703 H, 1751 V) = (5.08% H, 4.41% V) = (5.109e+04um H, 5.253e+04um V)
[11/09 21:22:28    122s] (I)       
[11/09 21:22:28    122s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.036200e+05um
[11/09 21:22:28    122s] [NR-eGR] 
[11/09 21:22:28    122s] (I)       ============  Phase 1l Route ============
[11/09 21:22:28    122s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:22:28    122s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:22:28    122s] (I)       total 2D Cap : 73646 = (33630 H, 40016 V)
[11/09 21:22:28    122s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[11/09 21:22:28    122s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[11/09 21:22:28    122s] (I)       ============= track Assignment ============
[11/09 21:22:28    122s] (I)       extract Global 3D Wires
[11/09 21:22:28    122s] (I)       Extract Global WL : time=0.00
[11/09 21:22:28    122s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:22:28    122s] (I)       Initialization real time=0.00 seconds
[11/09 21:22:28    122s] (I)       Kernel real time=0.01 seconds
[11/09 21:22:28    122s] (I)       End Greedy Track Assignment
[11/09 21:22:28    122s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2247
[11/09 21:22:28    122s] [NR-eGR] Layer2(metal2)(V) length: 5.637960e+04um, number of vias: 3453
[11/09 21:22:28    122s] [NR-eGR] Layer3(metal3)(H) length: 5.443440e+04um, number of vias: 0
[11/09 21:22:28    122s] [NR-eGR] Total length: 1.108140e+05um, number of vias: 5700
[11/09 21:22:28    122s] [NR-eGR] End Peak syMemory usage = 1147.3 MB
[11/09 21:22:28    122s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:22:28    122s] Extraction called for design 'layout_lab_design' of instances=690 and nets=703 using extraction engine 'preRoute' .
[11/09 21:22:28    122s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:28    122s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:28    122s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:28    122s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:28    122s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:28    122s]       RC Corner Indexes            0   
[11/09 21:22:28    122s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:28    122s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:28    122s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:28    122s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:28    122s] Shrink Factor                : 1.00000
[11/09 21:22:28    122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:28    122s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:28    122s] Using capacitance table file ...
[11/09 21:22:28    122s] Updating RC grid for preRoute extraction ...
[11/09 21:22:28    122s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:28    122s] Initializing multi-corner resistance tables ...
[11/09 21:22:28    122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1147.281M)
[11/09 21:22:28    122s] Compute RC Scale Done ...
[11/09 21:22:28    123s] #################################################################################
[11/09 21:22:28    123s] # Design Stage: PreRoute
[11/09 21:22:28    123s] # Design Name: layout_lab_design
[11/09 21:22:28    123s] # Design Mode: 90nm
[11/09 21:22:28    123s] # Analysis Mode: MMMC OCV 
[11/09 21:22:28    123s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:28    123s] # Signoff Settings: SI Off 
[11/09 21:22:28    123s] #################################################################################
[11/09 21:22:28    123s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:28    123s] Calculate early delays in OCV mode...
[11/09 21:22:28    123s] Calculate late delays in OCV mode...
[11/09 21:22:28    123s] Topological Sorting (CPU = 0:00:00.0, MEM = 1202.5M, InitMEM = 1202.5M)
[11/09 21:22:29    123s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:29    123s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:29    123s] Total number of fetched objects 694
[11/09 21:22:29    123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:29    123s] End delay calculation. (MEM=1194.71 CPU=0:00:00.6 REAL=0:00:01.0)
[11/09 21:22:29    123s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1194.7M) ***
[11/09 21:22:29    123s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:22:29    123s] Info: 16 io nets excluded
[11/09 21:22:29    123s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:29    123s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:29    123s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=1194.7M
[11/09 21:22:29    123s] Core basic site is core
[11/09 21:22:29    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:29    123s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=1194.7M
[11/09 21:22:29    123s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=1194.7M
[11/09 21:22:29    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=1194.7M
[11/09 21:22:29    123s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:29    123s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:22:29    123s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:29    123s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:22:29    123s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:29    123s] Info: violation cost 0.013546 (cap = 0.013546, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:29    123s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.29 |          0|          0|          0|  20.01  |            |           |
[11/09 21:22:29    123s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:29    123s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.29 |          1|          0|          0|  20.02  |   0:00:00.0|    1286.3M|
[11/09 21:22:29    123s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:29    123s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.29 |          0|          0|          0|  20.02  |   0:00:00.0|    1286.3M|
[11/09 21:22:29    123s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:29    123s] 
[11/09 21:22:29    123s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1286.3M) ***
[11/09 21:22:29    123s] 
[11/09 21:22:29    123s] *** Starting refinePlace (0:02:04 mem=1302.3M) ***
[11/09 21:22:29    123s] Total net bbox length = 8.460e+04 (4.251e+04 4.208e+04) (ext = 7.141e+03)
[11/09 21:22:29    123s] Starting refinePlace ...
[11/09 21:22:29    123s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:29    123s] Move report: legalization moves 28 insts, mean move: 7.67 um, max move: 34.80 um
[11/09 21:22:29    123s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC62_nfifo_empty): (1339.20, 951.00) --> (1344.00, 921.00)
[11/09 21:22:29    123s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1302.3MB) @(0:02:04 - 0:02:04).
[11/09 21:22:29    123s] Move report: Detail placement moves 28 insts, mean move: 7.67 um, max move: 34.80 um
[11/09 21:22:29    123s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC62_nfifo_empty): (1339.20, 951.00) --> (1344.00, 921.00)
[11/09 21:22:29    123s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1302.3MB
[11/09 21:22:29    123s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:29    123s]   maximum (X+Y) =        34.80 um
[11/09 21:22:29    123s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC62_nfifo_empty) with max move: (1339.2, 951) -> (1344, 921)
[11/09 21:22:29    123s]   mean    (X+Y) =         7.67 um
[11/09 21:22:29    123s] Summary Report:
[11/09 21:22:29    123s] Instances move: 28 (out of 667 movable)
[11/09 21:22:29    123s] Instances flipped: 0
[11/09 21:22:29    123s] Mean displacement: 7.67 um
[11/09 21:22:29    123s] Max displacement: 34.80 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC62_nfifo_empty) (1339.2, 951) -> (1344, 921)
[11/09 21:22:29    123s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:22:29    123s] Total instances moved : 28
[11/09 21:22:29    123s] Total net bbox length = 8.475e+04 (4.264e+04 4.211e+04) (ext = 7.080e+03)
[11/09 21:22:29    123s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1302.3MB
[11/09 21:22:29    123s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1302.3MB) @(0:02:04 - 0:02:04).
[11/09 21:22:29    123s] *** Finished refinePlace (0:02:04 mem=1302.3M) ***
[11/09 21:22:29    123s] *** maximum move = 34.80 um ***
[11/09 21:22:29    123s] *** Finished re-routing un-routed nets (1302.3M) ***
[11/09 21:22:29    123s] 
[11/09 21:22:29    123s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1302.3M) ***
[11/09 21:22:29    123s] End: GigaOpt postEco DRV Optimization
[11/09 21:22:29    123s] **INFO: Flow update: Design timing is met.
[11/09 21:22:29    123s] **INFO: Flow update: Design timing is met.
[11/09 21:22:29    123s] **INFO: Flow update: Design timing is met.
[11/09 21:22:29    123s] *** Steiner Routed Nets: 2.590%; Threshold: 100; Threshold for Hold: 100
[11/09 21:22:29    123s] Start to check current routing status for nets...
[11/09 21:22:29    123s] Using hname+ instead name for net compare
[11/09 21:22:29    123s] All nets are already routed correctly.
[11/09 21:22:29    123s] End to check current routing status for nets (mem=1283.2M)
[11/09 21:22:29    123s] doiPBLastSyncSlave
[11/09 21:22:29    123s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:22:29    123s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:29    123s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:29    123s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:29    123s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:29    123s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:29    123s]       RC Corner Indexes            0   
[11/09 21:22:29    123s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:29    123s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:29    123s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:29    123s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:29    123s] Shrink Factor                : 1.00000
[11/09 21:22:29    123s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:29    123s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:29    123s] Using capacitance table file ...
[11/09 21:22:29    123s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:29    123s] Initializing multi-corner resistance tables ...
[11/09 21:22:29    123s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1142.102M)
[11/09 21:22:29    123s] *** Steiner Routed Nets: 2.590%; Threshold: 100; Threshold for Hold: 100
[11/09 21:22:29    123s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=1142.1M
[11/09 21:22:29    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=1142.1M
[11/09 21:22:29    123s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:22:29    123s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:22:29    123s] [PSP] Initial Peak syMemory usage = 1142.1 MB
[11/09 21:22:29    123s] (I)       Reading DB...
[11/09 21:22:29    123s] (I)       congestionReportName   : 
[11/09 21:22:29    123s] (I)       layerRangeFor2DCongestion : 
[11/09 21:22:29    123s] (I)       buildTerm2TermWires    : 1
[11/09 21:22:29    123s] (I)       doTrackAssignment      : 1
[11/09 21:22:29    123s] (I)       dumpBookshelfFiles     : 0
[11/09 21:22:29    123s] (I)       numThreads             : 1
[11/09 21:22:29    123s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:22:29    123s] (I)       honorPin               : false
[11/09 21:22:29    123s] (I)       honorPinGuide          : true
[11/09 21:22:29    123s] (I)       honorPartition         : false
[11/09 21:22:29    123s] (I)       allowPartitionCrossover: false
[11/09 21:22:29    123s] (I)       honorSingleEntry       : true
[11/09 21:22:29    123s] (I)       honorSingleEntryStrong : true
[11/09 21:22:29    123s] (I)       handleViaSpacingRule   : false
[11/09 21:22:29    123s] (I)       handleEolSpacingRule   : false
[11/09 21:22:29    123s] (I)       PDConstraint           : none
[11/09 21:22:29    123s] (I)       expBetterNDRHandling   : false
[11/09 21:22:29    123s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:22:29    123s] (I)       routingEffortLevel     : 3
[11/09 21:22:29    123s] (I)       effortLevel            : standard
[11/09 21:22:29    123s] [NR-eGR] minRouteLayer          : 2
[11/09 21:22:29    123s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:22:29    123s] (I)       numRowsPerGCell        : 1
[11/09 21:22:29    123s] (I)       speedUpLargeDesign     : 0
[11/09 21:22:29    123s] (I)       speedUpBlkViolationClean: 1
[11/09 21:22:29    123s] (I)       multiThreadingTA       : 1
[11/09 21:22:29    123s] (I)       blockedPinEscape       : 1
[11/09 21:22:29    123s] (I)       blkAwareLayerSwitching : 1
[11/09 21:22:29    123s] (I)       betterClockWireModeling: 1
[11/09 21:22:29    123s] (I)       congestionCleanMode    : 0
[11/09 21:22:29    123s] (I)       optimizationMode       : false
[11/09 21:22:29    123s] (I)       routeSecondPG          : false
[11/09 21:22:29    123s] (I)       punchThroughDistance   : 500.00
[11/09 21:22:29    123s] (I)       scenicBound            : 1.15
[11/09 21:22:29    123s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:22:29    123s] (I)       source-to-sink ratio   : 0.00
[11/09 21:22:29    123s] (I)       targetCongestionRatioH : 1.00
[11/09 21:22:29    123s] (I)       targetCongestionRatioV : 1.00
[11/09 21:22:29    123s] (I)       layerCongestionRatio   : 0.70
[11/09 21:22:29    123s] (I)       m1CongestionRatio      : 0.10
[11/09 21:22:29    123s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:22:29    123s] (I)       localRouteEffort       : 1.00
[11/09 21:22:29    123s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:22:29    123s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:22:29    123s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:22:29    123s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:22:29    123s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:22:29    123s] (I)       blockTrack             : 
[11/09 21:22:29    123s] (I)       routeVias              : 
[11/09 21:22:29    123s] (I)       readTROption           : true
[11/09 21:22:29    123s] (I)       extraSpacingFactor     : 1.00
[11/09 21:22:29    123s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:22:29    123s] (I)       routeSelectedNetsOnly  : false
[11/09 21:22:29    123s] (I)       before initializing RouteDB syMemory usage = 1142.1 MB
[11/09 21:22:29    123s] (I)       starting read tracks
[11/09 21:22:29    123s] (I)       build grid graph
[11/09 21:22:29    123s] (I)       build grid graph start
[11/09 21:22:29    123s] [NR-eGR] Layer1 has no routable track
[11/09 21:22:29    123s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:22:29    123s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:22:29    123s] (I)       build grid graph end
[11/09 21:22:29    123s] (I)       numViaLayers=2
[11/09 21:22:29    123s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:22:29    123s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:22:29    123s] (I)       end build via table
[11/09 21:22:29    123s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:22:29    123s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:22:29    123s] (I)       readDataFromPlaceDB
[11/09 21:22:29    123s] (I)       Read net information..
[11/09 21:22:29    123s] [NR-eGR] Read numTotalNets=695  numIgnoredNets=16
[11/09 21:22:29    123s] (I)       Read testcase time = 0.000 seconds
[11/09 21:22:29    123s] 
[11/09 21:22:29    123s] (I)       build grid graph start
[11/09 21:22:29    123s] (I)       build grid graph end
[11/09 21:22:29    123s] (I)       Model blockage into capacity
[11/09 21:22:29    123s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:22:29    123s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:22:29    123s] (I)       blocked area on Layer2 : 2963337570000  (76.56%)
[11/09 21:22:29    123s] (I)       blocked area on Layer3 : 1775168010000  (45.86%)
[11/09 21:22:29    123s] (I)       Modeling time = 0.000 seconds
[11/09 21:22:29    123s] 
[11/09 21:22:29    123s] (I)       totalPins=2269  totalGlobalPin=2148 (94.67%)
[11/09 21:22:29    123s] (I)       Number of ignored nets = 16
[11/09 21:22:29    123s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:22:29    123s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:22:29    123s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:22:29    123s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:22:29    123s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:22:29    123s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:22:29    123s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:22:29    123s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:22:29    123s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:22:29    123s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:22:29    123s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1142.1 MB
[11/09 21:22:29    123s] (I)       Layer1  viaCost=200.00
[11/09 21:22:29    123s] (I)       Layer2  viaCost=100.00
[11/09 21:22:29    123s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:22:29    123s] (I)       routing area        :  (0, 0) - (1972800, 1962000)
[11/09 21:22:29    123s] (I)       core area           :  (350400, 351000) - (1622400, 1611000)
[11/09 21:22:29    123s] (I)       Site Width          :  2400  (dbu)
[11/09 21:22:29    123s] (I)       Row Height          : 30000  (dbu)
[11/09 21:22:29    123s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:22:29    123s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:22:29    123s] (I)       grid                :    66    65     3
[11/09 21:22:29    123s] (I)       vertical capacity   :     0 30000     0
[11/09 21:22:29    123s] (I)       horizontal capacity :     0     0 30000
[11/09 21:22:29    123s] (I)       Default wire width  :   900   900  1500
[11/09 21:22:29    123s] (I)       Default wire space  :   900   900   900
[11/09 21:22:29    123s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:22:29    123s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:22:29    123s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:22:29    123s] (I)       Total num of tracks :     0   822   654
[11/09 21:22:29    123s] (I)       Num of masks        :     1     1     1
[11/09 21:22:29    123s] (I)       Num of trim masks   :     0     0     0
[11/09 21:22:29    123s] (I)       --------------------------------------------------------
[11/09 21:22:29    123s] 
[11/09 21:22:29    123s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:29    123s] [NR-eGR] Rule id 0. Nets 679 
[11/09 21:22:29    123s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:22:29    123s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:22:29    123s] [NR-eGR] ========================================
[11/09 21:22:29    123s] [NR-eGR] 
[11/09 21:22:29    123s] (I)       After initializing earlyGlobalRoute syMemory usage = 1142.1 MB
[11/09 21:22:29    123s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:22:29    123s] (I)       ============= Initialization =============
[11/09 21:22:29    123s] (I)       total 2D Cap : 73261 = (33527 H, 39734 V)
[11/09 21:22:29    123s] [NR-eGR] Layer group 1: route 679 net(s) in layer range [2, 3]
[11/09 21:22:29    123s] (I)       ============  Phase 1a Route ============
[11/09 21:22:29    123s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:22:29    123s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:22:29    123s] (I)       Usage: 3461 = (1709 H, 1752 V) = (5.10% H, 4.41% V) = (5.127e+04um H, 5.256e+04um V)
[11/09 21:22:29    123s] (I)       
[11/09 21:22:29    123s] (I)       ============  Phase 1b Route ============
[11/09 21:22:29    123s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:22:29    123s] (I)       Usage: 3461 = (1709 H, 1752 V) = (5.10% H, 4.41% V) = (5.127e+04um H, 5.256e+04um V)
[11/09 21:22:29    123s] (I)       
[11/09 21:22:29    123s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.038300e+05um
[11/09 21:22:29    123s] (I)       ============  Phase 1c Route ============
[11/09 21:22:29    123s] (I)       Level2 Grid: 14 x 13
[11/09 21:22:29    123s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:22:29    123s] (I)       Usage: 3461 = (1709 H, 1752 V) = (5.10% H, 4.41% V) = (5.127e+04um H, 5.256e+04um V)
[11/09 21:22:29    123s] (I)       
[11/09 21:22:29    123s] (I)       ============  Phase 1d Route ============
[11/09 21:22:29    123s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:22:29    123s] (I)       Usage: 3461 = (1709 H, 1752 V) = (5.10% H, 4.41% V) = (5.127e+04um H, 5.256e+04um V)
[11/09 21:22:29    123s] (I)       
[11/09 21:22:29    123s] (I)       ============  Phase 1e Route ============
[11/09 21:22:29    123s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:22:29    123s] (I)       Usage: 3461 = (1709 H, 1752 V) = (5.10% H, 4.41% V) = (5.127e+04um H, 5.256e+04um V)
[11/09 21:22:29    123s] (I)       
[11/09 21:22:29    123s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.038300e+05um
[11/09 21:22:29    123s] [NR-eGR] 
[11/09 21:22:29    123s] (I)       ============  Phase 1l Route ============
[11/09 21:22:29    123s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:22:29    123s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:22:29    123s] (I)       total 2D Cap : 73646 = (33630 H, 40016 V)
[11/09 21:22:29    123s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[11/09 21:22:29    123s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[11/09 21:22:29    123s] (I)       ============= track Assignment ============
[11/09 21:22:29    123s] (I)       extract Global 3D Wires
[11/09 21:22:29    123s] (I)       Extract Global WL : time=0.00
[11/09 21:22:29    123s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:22:29    123s] (I)       Initialization real time=0.00 seconds
[11/09 21:22:29    123s] (I)       Kernel real time=0.01 seconds
[11/09 21:22:29    123s] (I)       End Greedy Track Assignment
[11/09 21:22:29    123s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2253
[11/09 21:22:29    123s] [NR-eGR] Layer2(metal2)(V) length: 5.634060e+04um, number of vias: 3501
[11/09 21:22:29    123s] [NR-eGR] Layer3(metal3)(H) length: 5.445840e+04um, number of vias: 0
[11/09 21:22:29    123s] [NR-eGR] Total length: 1.107990e+05um, number of vias: 5754
[11/09 21:22:29    123s] [NR-eGR] End Peak syMemory usage = 1142.1 MB
[11/09 21:22:29    123s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[11/09 21:22:29    123s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:22:29    123s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:29    123s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:29    123s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:29    123s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:29    123s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:29    123s]       RC Corner Indexes            0   
[11/09 21:22:29    123s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:29    123s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:29    123s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:29    123s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:29    123s] Shrink Factor                : 1.00000
[11/09 21:22:29    123s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:29    123s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:29    123s] Using capacitance table file ...
[11/09 21:22:29    123s] Updating RC grid for preRoute extraction ...
[11/09 21:22:29    123s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:29    123s] Initializing multi-corner resistance tables ...
[11/09 21:22:29    123s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1142.102M)
[11/09 21:22:29    123s] Compute RC Scale Done ...
[11/09 21:22:29    123s] WARN: Correct the flow
[11/09 21:22:29    123s] #################################################################################
[11/09 21:22:29    123s] # Design Stage: PreRoute
[11/09 21:22:29    123s] # Design Name: layout_lab_design
[11/09 21:22:29    123s] # Design Mode: 90nm
[11/09 21:22:29    123s] # Analysis Mode: MMMC OCV 
[11/09 21:22:29    123s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:29    123s] # Signoff Settings: SI Off 
[11/09 21:22:29    123s] #################################################################################
[11/09 21:22:29    123s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:29    123s] Calculate early delays in OCV mode...
[11/09 21:22:29    123s] Calculate late delays in OCV mode...
[11/09 21:22:29    123s] Topological Sorting (CPU = 0:00:00.0, MEM = 1197.3M, InitMEM = 1197.3M)
[11/09 21:22:30    124s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:30    124s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:30    124s] Total number of fetched objects 695
[11/09 21:22:30    124s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:30    124s] End delay calculation. (MEM=1209.35 CPU=0:00:00.6 REAL=0:00:01.0)
[11/09 21:22:30    124s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1209.4M) ***
[11/09 21:22:30    124s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1135.0M, totSessionCpu=0:02:04 **
[11/09 21:22:30    124s] *** Finished optDesign ***
[11/09 21:22:30    124s] 
[11/09 21:22:30    124s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.8 real=0:00:04.8)
[11/09 21:22:30    124s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:22:30    124s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:30    124s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:22:30    124s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:22:30    124s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:22:30    124s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:22:30    124s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:22:30    124s] *** Starting "NanoPlace(TM) placement v#1 (mem=1112.8M)" ...
[11/09 21:22:30    124s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:22:30    124s] #std cell=667 (0 fixed + 667 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:22:30    124s] #ioInst=24 #net=695 #term=2301 #term/net=3.31, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:22:30    124s] stdCell: 667 single + 0 double + 0 multi
[11/09 21:22:30    124s] Total standard cell length = 10.6968 (mm), area = 0.3209 (mm^2)
[11/09 21:22:30    124s] Core basic site is core
[11/09 21:22:30    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:30    124s] Apply auto density screen in pre-place stage.
[11/09 21:22:30    124s] Auto density screen increases utilization from 0.200 to 0.200
[11/09 21:22:30    124s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1112.8M
[11/09 21:22:30    124s] Average module density = 0.200.
[11/09 21:22:30    124s] Density for the design = 0.200.
[11/09 21:22:30    124s]        = stdcell_area 4457 sites (320904 um^2) / alloc_area 22250 sites (1602000 um^2).
[11/09 21:22:30    124s] Pin Density = 0.1034.
[11/09 21:22:30    124s]             = total # of pins 2301 / total area 22260.
[11/09 21:22:30    124s] Initial padding reaches pin density 0.410 for top
[11/09 21:22:30    124s] Initial padding increases density from 0.200 to 0.336 for top
[11/09 21:22:30    124s] === lastAutoLevel = 7 
[11/09 21:22:30    124s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:22:30    124s] Iteration  7: Total net bbox = 7.405e+04 (3.82e+04 3.59e+04)
[11/09 21:22:30    124s]               Est.  stn bbox = 9.167e+04 (4.84e+04 4.33e+04)
[11/09 21:22:30    124s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1128.8M
[11/09 21:22:30    124s] Iteration  8: Total net bbox = 8.365e+04 (4.34e+04 4.02e+04)
[11/09 21:22:30    124s]               Est.  stn bbox = 1.015e+05 (5.39e+04 4.77e+04)
[11/09 21:22:30    124s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1128.8M
[11/09 21:22:31    125s] Iteration  9: Total net bbox = 8.834e+04 (4.59e+04 4.24e+04)
[11/09 21:22:31    125s]               Est.  stn bbox = 1.064e+05 (5.65e+04 5.00e+04)
[11/09 21:22:31    125s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1128.8M
[11/09 21:22:31    125s] Iteration 10: Total net bbox = 8.987e+04 (4.71e+04 4.28e+04)
[11/09 21:22:31    125s]               Est.  stn bbox = 1.081e+05 (5.77e+04 5.04e+04)
[11/09 21:22:31    125s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1128.8M
[11/09 21:22:31    125s] Iteration 11: Total net bbox = 8.987e+04 (4.71e+04 4.28e+04)
[11/09 21:22:31    125s]               Est.  stn bbox = 1.081e+05 (5.77e+04 5.04e+04)
[11/09 21:22:31    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.8M
[11/09 21:22:31    125s] Iteration 12: Total net bbox = 8.987e+04 (4.71e+04 4.28e+04)
[11/09 21:22:31    125s]               Est.  stn bbox = 1.081e+05 (5.77e+04 5.04e+04)
[11/09 21:22:31    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.8M
[11/09 21:22:31    125s] *** cost = 8.987e+04 (4.71e+04 4.28e+04) (cpu for global=0:00:00.9) real=0:00:01.0***
[11/09 21:22:31    125s] Core Placement runtime cpu: 0:00:00.9 real: 0:00:01.0
[11/09 21:22:31    125s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:22:31    125s] Type 'man IMPSP-9025' for more detail.
[11/09 21:22:31    125s] #spOpts: mergeVia=F 
[11/09 21:22:31    125s] Core basic site is core
[11/09 21:22:31    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:31    125s] *** Starting refinePlace (0:02:05 mem=1128.8M) ***
[11/09 21:22:31    125s] Total net bbox length = 8.987e+04 (4.707e+04 4.280e+04) (ext = 7.205e+03)
[11/09 21:22:31    125s] Starting refinePlace ...
[11/09 21:22:31    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:31    125s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:31    125s] Density distribution unevenness ratio = 41.525%
[11/09 21:22:31    125s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:22:31    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1128.8MB) @(0:02:05 - 0:02:05).
[11/09 21:22:31    125s] Move report: preRPlace moves 667 insts, mean move: 7.67 um, max move: 20.94 um
[11/09 21:22:31    125s] 	Max move on inst (I0/LD/OCTRL/U7): (834.95, 994.99) --> (828.00, 981.00)
[11/09 21:22:31    125s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:22:31    125s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:22:31    125s] Placement tweakage begins.
[11/09 21:22:31    125s] wire length = 1.157e+05
[11/09 21:22:31    125s] wire length = 1.108e+05
[11/09 21:22:31    125s] Placement tweakage ends.
[11/09 21:22:31    125s] Move report: tweak moves 108 insts, mean move: 36.09 um, max move: 108.00 um
[11/09 21:22:31    125s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC88_n241): (1406.40, 621.00) --> (1358.40, 561.00)
[11/09 21:22:31    125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:31    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1128.8MB) @(0:02:05 - 0:02:05).
[11/09 21:22:31    125s] Move report: Detail placement moves 667 insts, mean move: 12.85 um, max move: 112.06 um
[11/09 21:22:31    125s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77): (1336.72, 574.58) --> (1375.20, 501.00)
[11/09 21:22:31    125s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1128.8MB
[11/09 21:22:31    125s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:31    125s]   maximum (X+Y) =       112.06 um
[11/09 21:22:31    125s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77) with max move: (1336.72, 574.58) -> (1375.2, 501)
[11/09 21:22:31    125s]   mean    (X+Y) =        12.85 um
[11/09 21:22:31    125s] Total instances flipped for WireLenOpt: 37
[11/09 21:22:31    125s] Summary Report:
[11/09 21:22:31    125s] Instances move: 667 (out of 667 movable)
[11/09 21:22:31    125s] Instances flipped: 0
[11/09 21:22:31    125s] Mean displacement: 12.85 um
[11/09 21:22:31    125s] Max displacement: 112.06 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77) (1336.72, 574.58) -> (1375.2, 501)
[11/09 21:22:31    125s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[11/09 21:22:31    125s] Total instances moved : 667
[11/09 21:22:31    125s] Total net bbox length = 8.607e+04 (4.326e+04 4.280e+04) (ext = 7.079e+03)
[11/09 21:22:31    125s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1128.8MB
[11/09 21:22:31    125s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1128.8MB) @(0:02:05 - 0:02:05).
[11/09 21:22:31    125s] *** Finished refinePlace (0:02:05 mem=1128.8M) ***
[11/09 21:22:31    125s] *** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1128.8M) ***
[11/09 21:22:31    125s] #spOpts: mergeVia=F 
[11/09 21:22:31    125s] Core basic site is core
[11/09 21:22:31    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:31    125s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:31    125s] Density distribution unevenness ratio = 41.525%
[11/09 21:22:31    125s] *** Finishing placeDesign concurrent flow ***
[11/09 21:22:31    125s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 1093.4M **
[11/09 21:22:31    125s] Command spTest is not supported.
[11/09 21:22:31    125s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:22:31    125s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:22:31    125s] Severity  ID               Count  Summary                                  
[11/09 21:22:31    125s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:22:31    125s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/09 21:22:31    125s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:22:31    125s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:22:31    125s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:22:31    125s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:22:31    125s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:22:31    125s] *** Message Summary: 13 warning(s), 0 error(s)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] <CMD> checkPlace
[11/09 21:22:31    125s] Core basic site is core
[11/09 21:22:31    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:31    125s] Begin checking placement ... (start mem=1093.4M, init mem=1093.4M)
[11/09 21:22:31    125s] *info: Placed = 667           
[11/09 21:22:31    125s] *info: Unplaced = 0           
[11/09 21:22:31    125s] Placement Density:20.02%(320904/1602720)
[11/09 21:22:31    125s] Placement Density (including fixed std cells):20.02%(320904/1602720)
[11/09 21:22:31    125s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1093.4M)
[11/09 21:22:31    125s] <CMD> sroute
[11/09 21:22:31    125s] #- Begin sroute (date=11/09 21:22:31, mem=1093.4M)
[11/09 21:22:31    125s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:22:31 2019 ***
[11/09 21:22:31    125s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:22:31    125s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Begin option processing ...
[11/09 21:22:31    125s] srouteConnectPowerBump set to false
[11/09 21:22:31    125s] routeSpecial set to true
[11/09 21:22:31    125s] srouteConnectConverterPin set to false
[11/09 21:22:31    125s] srouteFollowCorePinEnd set to 3
[11/09 21:22:31    125s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:22:31    125s] sroutePadPinAllPorts set to true
[11/09 21:22:31    125s] sroutePreserveExistingRoutes set to true
[11/09 21:22:31    125s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:22:31    125s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1974.00 megs.
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Reading DB technology information...
[11/09 21:22:31    125s] Finished reading DB technology information.
[11/09 21:22:31    125s] Reading floorplan and netlist information...
[11/09 21:22:31    125s] Finished reading floorplan and netlist information.
[11/09 21:22:31    125s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:22:31    125s] Read in 38 macros, 22 used
[11/09 21:22:31    125s] Read in 691 components
[11/09 21:22:31    125s]   667 core components: 0 unplaced, 667 placed, 0 fixed
[11/09 21:22:31    125s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:22:31    125s] Read in 16 logical pins
[11/09 21:22:31    125s] Read in 16 nets
[11/09 21:22:31    125s] Read in 2 special nets, 2 routed
[11/09 21:22:31    125s] Read in 1342 terminals
[11/09 21:22:31    125s] Begin power routing ...
[11/09 21:22:31    125s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:22:31    125s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:22:31    125s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:22:31    125s] CPU time for FollowPin 0 seconds
[11/09 21:22:31    125s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:22:31    125s] CPU time for FollowPin 0 seconds
[11/09 21:22:31    125s]   Number of IO ports routed: 8
[11/09 21:22:31    125s]   Number of Block ports routed: 0
[11/09 21:22:31    125s]   Number of Stripe ports routed: 0
[11/09 21:22:31    125s]   Number of Core ports routed: 86
[11/09 21:22:31    125s]   Number of Pad ports routed: 0
[11/09 21:22:31    125s]   Number of Power Bump ports routed: 0
[11/09 21:22:31    125s]   Number of Followpin connections: 43
[11/09 21:22:31    125s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1976.00 megs.
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s]  Begin updating DB with routing results ...
[11/09 21:22:31    125s]  Updating DB with 18 via definition ...
[11/09 21:22:31    125s] 
sroute post-processing starts at Sat Nov  9 21:22:31 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:22:31    125s] sroute post-processing ends at Sat Nov  9 21:22:31 2019

sroute post-processing starts at Sat Nov  9 21:22:31 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:22:31    125s] sroute post-processing ends at Sat Nov  9 21:22:31 2019
sroute created 143 wires.
[11/09 21:22:31    125s] ViaGen created 94 vias and deleted 0 via to avoid violation.
[11/09 21:22:31    125s] +--------+----------------+----------------+
[11/09 21:22:31    125s] |  Layer |     Created    |     Deleted    |
[11/09 21:22:31    125s] +--------+----------------+----------------+
[11/09 21:22:31    125s] | metal1 |       139      |       NA       |
[11/09 21:22:31    125s] |   via  |       92       |        0       |
[11/09 21:22:31    125s] | metal2 |        3       |       NA       |
[11/09 21:22:31    125s] |  via2  |        2       |        0       |
[11/09 21:22:31    125s] | metal3 |        1       |       NA       |
[11/09 21:22:31    125s] +--------+----------------+----------------+
[11/09 21:22:31    125s] #- End sroute (date=11/09 21:22:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1095.7M, current mem=1095.7M)
[11/09 21:22:31    125s] <CMD> trialRoute
[11/09 21:22:31    125s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:22:31    125s] Set wireMPool w/ noThreadCheck
[11/09 21:22:31    125s] *** Starting trialRoute (mem=1092.1M) ***
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Using hname+ instead name for net compare
[11/09 21:22:31    125s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:22:31    125s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:22:31    125s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:22:31    125s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1092.1M)
[11/09 21:22:31    125s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Nr of prerouted/Fixed nets = 16
[11/09 21:22:31    125s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:22:31    125s] routingBox: (1200 1500) (1971600 1960500)
[11/09 21:22:31    125s] coreBox:    (350400 351000) (1622400 1611000)
[11/09 21:22:31    125s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M):
[11/09 21:22:31    125s] Est net length = 1.058e+05um = 5.228e+04H + 5.349e+04V
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.326e+04um 1.110e+05um) = (5232 3698)
[11/09 21:22:31    125s] Obstruct: 1154 = 572 (8.5%H) + 582 (8.7%V)
[11/09 21:22:31    125s] Overflow: 29 = 0 (0.00% H) + 29 (0.47% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M):
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.303e+04um 1.110e+05um) = (5213 3698)
[11/09 21:22:31    125s] Overflow: 28 = 0 (0.00% H) + 28 (0.46% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M):
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.280e+04um 1.110e+05um) = (5194 3697)
[11/09 21:22:31    125s] Overflow: 21 = 0 (0.00% H) + 21 (0.35% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M):
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.280e+04um 1.110e+05um) = (5194 3698)
[11/09 21:22:31    125s] Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1a-1d Overflow: 0.00% H + 0.32% V (0:00:00.0 1092.1M)

[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M):
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.280e+04um 1.111e+05um) = (5194 3700)
[11/09 21:22:31    125s] Overflow: 19 = 0 (0.00% H) + 19 (0.31% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M):
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.293e+04um 1.112e+05um) = (5205 3702)
[11/09 21:22:31    125s] Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Congestion distribution:
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Remain	cntH		cntV
[11/09 21:22:31    125s] --------------------------------------
[11/09 21:22:31    125s]  -1:	0	 0.00%	13	 0.21%
[11/09 21:22:31    125s] --------------------------------------
[11/09 21:22:31    125s]   0:	0	 0.00%	179	 2.91%
[11/09 21:22:31    125s]   1:	1	 0.02%	209	 3.40%
[11/09 21:22:31    125s]   2:	50	 0.81%	405	 6.59%
[11/09 21:22:31    125s]   3:	90	 1.46%	602	 9.79%
[11/09 21:22:31    125s]   4:	57	 0.93%	576	 9.37%
[11/09 21:22:31    125s]   5:	5958	96.78%	4162	67.72%
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1e-1f Overflow: 0.00% H + 0.21% V (0:00:00.0 1092.1M)

[11/09 21:22:31    125s] Global route (cpu=0.0s real=0.0s 1092.1M)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] *** After '-updateRemainTrks' operation: 
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Usage: (7.9%H 9.3%V) = (6.293e+04um 1.112e+05um) = (5205 3702)
[11/09 21:22:31    125s] Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Phase 1l Overflow: 0.00% H + 0.21% V (0:00:00.0 1092.1M)

[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Congestion distribution:
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Remain	cntH		cntV
[11/09 21:22:31    125s] --------------------------------------
[11/09 21:22:31    125s]  -1:	0	 0.00%	13	 0.21%
[11/09 21:22:31    125s] --------------------------------------
[11/09 21:22:31    125s]   0:	0	 0.00%	179	 2.91%
[11/09 21:22:31    125s]   1:	1	 0.02%	209	 3.40%
[11/09 21:22:31    125s]   2:	50	 0.81%	405	 6.59%
[11/09 21:22:31    125s]   3:	90	 1.46%	602	 9.79%
[11/09 21:22:31    125s]   4:	57	 0.93%	576	 9.37%
[11/09 21:22:31    125s]   5:	5958	96.78%	4162	67.72%
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1092.1M) ***
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Using trMTFlushLazyWireDel= 1
[11/09 21:22:31    125s] Not using mpools for CRoute
[11/09 21:22:31    125s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:22:31    125s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M)
[11/09 21:22:31    125s] Not using mpools for CRoute
[11/09 21:22:31    125s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M)
[11/09 21:22:31    125s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:22:31    125s] Cleanup real= 0:00:00.0
[11/09 21:22:31    125s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1092.1M)
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Total length: 1.088e+05um, number of vias: 4381
[11/09 21:22:31    125s] M1(H) length: 0.000e+00um, number of vias: 2253
[11/09 21:22:31    125s] M2(V) length: 5.734e+04um, number of vias: 2128
[11/09 21:22:31    125s] M3(H) length: 5.146e+04um
[11/09 21:22:31    125s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1092.1M) ***
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Skipping QALenRecalc
[11/09 21:22:31    125s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:22:31    125s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:22:31    125s] *** Finished all Phases (cpu=0:00:00.0 mem=1092.1M) ***
[11/09 21:22:31    125s] trMTFlushLazyWireDel was already disabled
[11/09 21:22:31    125s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:22:31    125s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:22:31    125s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:22:31    125s] Peak Memory Usage was 1092.1M 
[11/09 21:22:31    125s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.2
[11/09 21:22:31    125s]   TrialRoute full (called 5x) runtime= 0:00:00.2
[11/09 21:22:31    125s]   GlbRouteEst (called 5x) runtime= 0:00:00.0
[11/09 21:22:31    125s] *** Finished trialRoute (cpu=0:00:00.0 mem=1092.1M) ***
[11/09 21:22:31    125s] 
[11/09 21:22:31    125s] Set wireMPool w/ threadCheck
[11/09 21:22:31    125s] <CMD> timeDesign -preCTS
[11/09 21:22:31    125s] Start to check current routing status for nets...
[11/09 21:22:31    125s] Using hname+ instead name for net compare
[11/09 21:22:31    125s] All nets are already routed correctly.
[11/09 21:22:31    125s] End to check current routing status for nets (mem=1093.9M)
[11/09 21:22:31    125s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:22:31    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:31    125s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:31    125s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:31    125s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:31    125s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:31    125s]       RC Corner Indexes            0   
[11/09 21:22:31    125s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:31    125s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:31    125s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:31    125s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:31    125s] Shrink Factor                : 1.00000
[11/09 21:22:31    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:31    125s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:31    125s] Using capacitance table file ...
[11/09 21:22:31    125s] Updating RC grid for preRoute extraction ...
[11/09 21:22:31    125s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:31    125s] Initializing multi-corner resistance tables ...
[11/09 21:22:31    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1093.879M)
[11/09 21:22:31    125s] Effort level <high> specified for reg2reg path_group
[11/09 21:22:31    125s] #################################################################################
[11/09 21:22:31    125s] # Design Stage: PreRoute
[11/09 21:22:31    125s] # Design Name: layout_lab_design
[11/09 21:22:31    125s] # Design Mode: 90nm
[11/09 21:22:31    125s] # Analysis Mode: MMMC OCV 
[11/09 21:22:31    125s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:31    125s] # Signoff Settings: SI On 
[11/09 21:22:31    125s] #################################################################################
[11/09 21:22:31    125s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:31    125s] Calculate early delays in OCV mode...
[11/09 21:22:31    125s] Calculate late delays in OCV mode...
[11/09 21:22:31    125s] Topological Sorting (CPU = 0:00:00.0, MEM = 1094.6M, InitMEM = 1094.6M)
[11/09 21:22:31    125s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:31    125s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:31    125s] Total number of fetched objects 695
[11/09 21:22:31    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:31    125s] End delay calculation. (MEM=1160.07 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:31    125s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1160.1M) ***
[11/09 21:22:31    125s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:06 mem=1160.1M)
[11/09 21:22:32    126s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.312  |  4.312  |  5.112  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.022%
Routing Overflow: 0.00% H and 0.21% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:22:32    126s] Total CPU time: 0.37 sec
[11/09 21:22:32    126s] Total Real time: 1.0 sec
[11/09 21:22:32    126s] Total Memory Usage: 1101.835938 Mbytes
[11/09 21:22:32    126s] <CMD> setOptMode -yieldEffort none
[11/09 21:22:32    126s] <CMD> setOptMode -highEffort
[11/09 21:22:32    126s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:22:32    126s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:22:32    126s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:22:32    126s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:22:32    126s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:22:32    126s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:22:32    126s] <CMD> optDesign -preCTS -drv
[11/09 21:22:32    126s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:22:32    126s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:22:32    126s] #spOpts: mergeVia=F 
[11/09 21:22:32    126s] Core basic site is core
[11/09 21:22:32    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:32    126s] #spOpts: mergeVia=F 
[11/09 21:22:32    126s] GigaOpt running with 1 threads.
[11/09 21:22:32    126s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:22:32    126s] #spOpts: mergeVia=F 
[11/09 21:22:32    126s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:22:32    126s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:22:32    126s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:22:32    126s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:22:32    126s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:22:32    126s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:22:32    126s] 	...
[11/09 21:22:32    126s] 	Reporting only the 20 first cells found...
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1097.6M, totSessionCpu=0:02:06 **
[11/09 21:22:32    126s] *** optDesign -preCTS ***
[11/09 21:22:32    126s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:22:32    126s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:22:32    126s] Hold Target Slack: user slack 0
[11/09 21:22:32    126s] Multi-VT timing optimization disabled based on library information.
[11/09 21:22:32    126s] Summary for sequential cells idenfication: 
[11/09 21:22:32    126s] Identified SBFF number: 3
[11/09 21:22:32    126s] Identified MBFF number: 0
[11/09 21:22:32    126s] Not identified SBFF number: 0
[11/09 21:22:32    126s] Not identified MBFF number: 0
[11/09 21:22:32    126s] Number of sequential cells which are not FFs: 1
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] Start to check current routing status for nets...
[11/09 21:22:32    126s] Using hname+ instead name for net compare
[11/09 21:22:32    126s] All nets are already routed correctly.
[11/09 21:22:32    126s] End to check current routing status for nets (mem=1097.6M)
[11/09 21:22:32    126s] #################################################################################
[11/09 21:22:32    126s] # Design Stage: PreRoute
[11/09 21:22:32    126s] # Design Name: layout_lab_design
[11/09 21:22:32    126s] # Design Mode: 90nm
[11/09 21:22:32    126s] # Analysis Mode: MMMC OCV 
[11/09 21:22:32    126s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:32    126s] # Signoff Settings: SI Off 
[11/09 21:22:32    126s] #################################################################################
[11/09 21:22:32    126s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:32    126s] Calculate early delays in OCV mode...
[11/09 21:22:32    126s] Calculate late delays in OCV mode...
[11/09 21:22:32    126s] Topological Sorting (CPU = 0:00:00.0, MEM = 1095.6M, InitMEM = 1095.6M)
[11/09 21:22:32    126s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:32    126s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:32    126s] Total number of fetched objects 695
[11/09 21:22:32    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:32    126s] End delay calculation. (MEM=1161.08 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:32    126s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1161.1M) ***
[11/09 21:22:32    126s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:06 mem=1161.1M)
[11/09 21:22:32    126s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.312  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.022%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1101.8M, totSessionCpu=0:02:06 **
[11/09 21:22:32    126s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:22:32    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1101.8M
[11/09 21:22:32    126s] #spOpts: mergeVia=F 
[11/09 21:22:32    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1101.8M
[11/09 21:22:32    126s] *** Starting optimizing excluded clock nets MEM= 1101.8M) ***
[11/09 21:22:32    126s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1101.8M) ***
[11/09 21:22:32    126s] Begin: GigaOpt high fanout net optimization
[11/09 21:22:32    126s] Info: 16 io nets excluded
[11/09 21:22:32    126s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:32    126s] Summary for sequential cells idenfication: 
[11/09 21:22:32    126s] Identified SBFF number: 3
[11/09 21:22:32    126s] Identified MBFF number: 0
[11/09 21:22:32    126s] Not identified SBFF number: 0
[11/09 21:22:32    126s] Not identified MBFF number: 0
[11/09 21:22:32    126s] Number of sequential cells which are not FFs: 1
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:22:32    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1109.8M
[11/09 21:22:32    126s] #spOpts: mergeVia=F 
[11/09 21:22:32    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1109.8M
[11/09 21:22:32    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=1109.8M
[11/09 21:22:32    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=1125.8M
[11/09 21:22:32    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=1179.0M
[11/09 21:22:32    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=1179.0M
[11/09 21:22:32    126s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:32    126s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:22:32    126s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:32    126s] |    20.02%|        -|   0.100|   0.000|   0:00:00.0| 1293.4M|
[11/09 21:22:32    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:32    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:32    126s] |    20.02%|        -|   0.100|   0.000|   0:00:00.0| 1293.4M|
[11/09 21:22:32    126s] +----------+---------+--------+--------+------------+--------+
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1293.4M) ***
[11/09 21:22:32    126s] End: GigaOpt high fanout net optimization
[11/09 21:22:32    126s] Begin: GigaOpt DRV Optimization
[11/09 21:22:32    126s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:22:32    126s] Info: 16 io nets excluded
[11/09 21:22:32    126s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:32    126s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:22:32    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=1274.4M
[11/09 21:22:32    126s] #spOpts: mergeVia=F 
[11/09 21:22:32    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=1274.4M
[11/09 21:22:32    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1274.4M
[11/09 21:22:32    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1274.4M
[11/09 21:22:32    126s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:32    126s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:22:32    126s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:32    126s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:22:32    126s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:32    126s] Info: violation cost 0.040185 (cap = 0.040185, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:32    126s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|  20.02  |            |           |
[11/09 21:22:32    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:32    126s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          2|          0|          0|  20.05  |   0:00:00.0|    1293.4M|
[11/09 21:22:32    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:32    126s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|  20.05  |   0:00:00.0|    1293.4M|
[11/09 21:22:32    126s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1293.4M) ***
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] *** Starting refinePlace (0:02:07 mem=1309.4M) ***
[11/09 21:22:32    126s] Total net bbox length = 8.608e+04 (4.327e+04 4.281e+04) (ext = 7.079e+03)
[11/09 21:22:32    126s] Starting refinePlace ...
[11/09 21:22:32    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:32    126s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:32    126s] Density distribution unevenness ratio = 41.543%
[11/09 21:22:32    126s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:22:32    126s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1309.4MB) @(0:02:07 - 0:02:07).
[11/09 21:22:32    126s] Move report: preRPlace moves 4 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:22:32    126s] 	Max move on inst (I0/LD/T_SR_0/FE_OFC90_n12): (1084.80, 951.00) --> (1087.20, 951.00)
[11/09 21:22:32    126s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:22:32    126s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:22:32    126s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:32    126s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1309.4MB) @(0:02:07 - 0:02:07).
[11/09 21:22:32    126s] Move report: Detail placement moves 4 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:22:32    126s] 	Max move on inst (I0/LD/T_SR_0/FE_OFC90_n12): (1084.80, 951.00) --> (1087.20, 951.00)
[11/09 21:22:32    126s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1309.4MB
[11/09 21:22:32    126s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:32    126s]   maximum (X+Y) =         2.40 um
[11/09 21:22:32    126s]   inst (I0/LD/T_SR_0/FE_OFC90_n12) with max move: (1084.8, 951) -> (1087.2, 951)
[11/09 21:22:32    126s]   mean    (X+Y) =         2.40 um
[11/09 21:22:32    126s] Summary Report:
[11/09 21:22:32    126s] Instances move: 4 (out of 669 movable)
[11/09 21:22:32    126s] Instances flipped: 0
[11/09 21:22:32    126s] Mean displacement: 2.40 um
[11/09 21:22:32    126s] Max displacement: 2.40 um (Instance: I0/LD/T_SR_0/FE_OFC90_n12) (1084.8, 951) -> (1087.2, 951)
[11/09 21:22:32    126s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:22:32    126s] Total instances moved : 4
[11/09 21:22:32    126s] Total net bbox length = 8.609e+04 (4.328e+04 4.281e+04) (ext = 7.081e+03)
[11/09 21:22:32    126s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1309.4MB
[11/09 21:22:32    126s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1309.4MB) @(0:02:07 - 0:02:07).
[11/09 21:22:32    126s] *** Finished refinePlace (0:02:07 mem=1309.4M) ***
[11/09 21:22:32    126s] *** maximum move = 2.40 um ***
[11/09 21:22:32    126s] *** Finished re-routing un-routed nets (1309.4M) ***
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1309.4M) ***
[11/09 21:22:32    126s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:22:32    126s] End: GigaOpt DRV Optimization
[11/09 21:22:32    126s] GigaOpt: Cleaning up trial route
[11/09 21:22:32    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1290.4M
[11/09 21:22:32    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1290.4M
[11/09 21:22:32    126s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:22:32    126s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:22:32    126s] [PSP] Initial Peak syMemory usage = 1290.4 MB
[11/09 21:22:32    126s] (I)       Reading DB...
[11/09 21:22:32    126s] (I)       congestionReportName   : 
[11/09 21:22:32    126s] (I)       layerRangeFor2DCongestion : 
[11/09 21:22:32    126s] (I)       buildTerm2TermWires    : 1
[11/09 21:22:32    126s] (I)       doTrackAssignment      : 1
[11/09 21:22:32    126s] (I)       dumpBookshelfFiles     : 0
[11/09 21:22:32    126s] (I)       numThreads             : 1
[11/09 21:22:32    126s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:22:32    126s] (I)       honorPin               : false
[11/09 21:22:32    126s] (I)       honorPinGuide          : true
[11/09 21:22:32    126s] (I)       honorPartition         : false
[11/09 21:22:32    126s] (I)       allowPartitionCrossover: false
[11/09 21:22:32    126s] (I)       honorSingleEntry       : true
[11/09 21:22:32    126s] (I)       honorSingleEntryStrong : true
[11/09 21:22:32    126s] (I)       handleViaSpacingRule   : false
[11/09 21:22:32    126s] (I)       handleEolSpacingRule   : false
[11/09 21:22:32    126s] (I)       PDConstraint           : none
[11/09 21:22:32    126s] (I)       expBetterNDRHandling   : false
[11/09 21:22:32    126s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:22:32    126s] (I)       routingEffortLevel     : 3
[11/09 21:22:32    126s] (I)       effortLevel            : standard
[11/09 21:22:32    126s] [NR-eGR] minRouteLayer          : 2
[11/09 21:22:32    126s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:22:32    126s] (I)       numRowsPerGCell        : 1
[11/09 21:22:32    126s] (I)       speedUpLargeDesign     : 0
[11/09 21:22:32    126s] (I)       speedUpBlkViolationClean: 1
[11/09 21:22:32    126s] (I)       multiThreadingTA       : 1
[11/09 21:22:32    126s] (I)       blockedPinEscape       : 1
[11/09 21:22:32    126s] (I)       blkAwareLayerSwitching : 1
[11/09 21:22:32    126s] (I)       betterClockWireModeling: 1
[11/09 21:22:32    126s] (I)       congestionCleanMode    : 0
[11/09 21:22:32    126s] (I)       optimizationMode       : false
[11/09 21:22:32    126s] (I)       routeSecondPG          : false
[11/09 21:22:32    126s] (I)       punchThroughDistance   : 500.00
[11/09 21:22:32    126s] (I)       scenicBound            : 1.15
[11/09 21:22:32    126s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:22:32    126s] (I)       source-to-sink ratio   : 0.00
[11/09 21:22:32    126s] (I)       targetCongestionRatioH : 1.00
[11/09 21:22:32    126s] (I)       targetCongestionRatioV : 1.00
[11/09 21:22:32    126s] (I)       layerCongestionRatio   : 0.70
[11/09 21:22:32    126s] (I)       m1CongestionRatio      : 0.10
[11/09 21:22:32    126s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:22:32    126s] (I)       localRouteEffort       : 1.00
[11/09 21:22:32    126s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:22:32    126s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:22:32    126s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:22:32    126s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:22:32    126s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:22:32    126s] (I)       blockTrack             : 
[11/09 21:22:32    126s] (I)       routeVias              : 
[11/09 21:22:32    126s] (I)       readTROption           : true
[11/09 21:22:32    126s] (I)       extraSpacingFactor     : 1.00
[11/09 21:22:32    126s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:22:32    126s] (I)       routeSelectedNetsOnly  : false
[11/09 21:22:32    126s] (I)       before initializing RouteDB syMemory usage = 1290.4 MB
[11/09 21:22:32    126s] (I)       starting read tracks
[11/09 21:22:32    126s] (I)       build grid graph
[11/09 21:22:32    126s] (I)       build grid graph start
[11/09 21:22:32    126s] [NR-eGR] Layer1 has no routable track
[11/09 21:22:32    126s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:22:32    126s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:22:32    126s] (I)       build grid graph end
[11/09 21:22:32    126s] (I)       numViaLayers=2
[11/09 21:22:32    126s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:22:32    126s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:22:32    126s] (I)       end build via table
[11/09 21:22:32    126s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=112 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:22:32    126s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:22:32    126s] (I)       readDataFromPlaceDB
[11/09 21:22:32    126s] (I)       Read net information..
[11/09 21:22:32    126s] [NR-eGR] Read numTotalNets=697  numIgnoredNets=16
[11/09 21:22:32    126s] (I)       Read testcase time = 0.000 seconds
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] (I)       build grid graph start
[11/09 21:22:32    126s] (I)       build grid graph end
[11/09 21:22:32    126s] (I)       Model blockage into capacity
[11/09 21:22:32    126s] (I)       Read numBlocks=1642  numPreroutedWires=0  numCapScreens=0
[11/09 21:22:32    126s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:22:32    126s] (I)       blocked area on Layer2 : 2972339100000  (76.79%)
[11/09 21:22:32    126s] (I)       blocked area on Layer3 : 1775441115000  (45.87%)
[11/09 21:22:32    126s] (I)       Modeling time = 0.000 seconds
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] (I)       totalPins=2273  totalGlobalPin=2195 (96.57%)
[11/09 21:22:32    126s] (I)       Number of ignored nets = 16
[11/09 21:22:32    126s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:22:32    126s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:22:32    126s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:22:32    126s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:22:32    126s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:22:32    126s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:22:32    126s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:22:32    126s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:22:32    126s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:22:32    126s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:22:32    126s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1290.4 MB
[11/09 21:22:32    126s] (I)       Layer1  viaCost=200.00
[11/09 21:22:32    126s] (I)       Layer2  viaCost=100.00
[11/09 21:22:32    126s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:22:32    126s] (I)       routing area        :  (0, 0) - (1972800, 1962000)
[11/09 21:22:32    126s] (I)       core area           :  (350400, 351000) - (1622400, 1611000)
[11/09 21:22:32    126s] (I)       Site Width          :  2400  (dbu)
[11/09 21:22:32    126s] (I)       Row Height          : 30000  (dbu)
[11/09 21:22:32    126s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:22:32    126s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:22:32    126s] (I)       grid                :    66    65     3
[11/09 21:22:32    126s] (I)       vertical capacity   :     0 30000     0
[11/09 21:22:32    126s] (I)       horizontal capacity :     0     0 30000
[11/09 21:22:32    126s] (I)       Default wire width  :   900   900  1500
[11/09 21:22:32    126s] (I)       Default wire space  :   900   900   900
[11/09 21:22:32    126s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:22:32    126s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:22:32    126s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:22:32    126s] (I)       Total num of tracks :     0   822   654
[11/09 21:22:32    126s] (I)       Num of masks        :     1     1     1
[11/09 21:22:32    126s] (I)       Num of trim masks   :     0     0     0
[11/09 21:22:32    126s] (I)       --------------------------------------------------------
[11/09 21:22:32    126s] 
[11/09 21:22:32    126s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:32    126s] [NR-eGR] Rule id 0. Nets 681 
[11/09 21:22:32    126s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:22:32    126s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:22:32    126s] [NR-eGR] ========================================
[11/09 21:22:32    126s] [NR-eGR] 
[11/09 21:22:32    126s] (I)       After initializing earlyGlobalRoute syMemory usage = 1290.4 MB
[11/09 21:22:32    126s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:22:32    126s] (I)       ============= Initialization =============
[11/09 21:22:32    126s] (I)       total 2D Cap : 73266 = (33525 H, 39741 V)
[11/09 21:22:32    126s] [NR-eGR] Layer group 1: route 681 net(s) in layer range [2, 3]
[11/09 21:22:32    126s] (I)       ============  Phase 1a Route ============
[11/09 21:22:32    126s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:22:32    126s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:22:32    126s] (I)       Usage: 3522 = (1730 H, 1792 V) = (5.16% H, 4.51% V) = (5.190e+04um H, 5.376e+04um V)
[11/09 21:22:32    126s] (I)       
[11/09 21:22:32    126s] (I)       ============  Phase 1b Route ============
[11/09 21:22:32    126s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:22:32    126s] (I)       Usage: 3522 = (1730 H, 1792 V) = (5.16% H, 4.51% V) = (5.190e+04um H, 5.376e+04um V)
[11/09 21:22:32    126s] (I)       
[11/09 21:22:32    126s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 1.056600e+05um
[11/09 21:22:32    126s] (I)       ============  Phase 1c Route ============
[11/09 21:22:32    126s] (I)       Level2 Grid: 14 x 13
[11/09 21:22:32    126s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:22:32    126s] (I)       Usage: 3522 = (1730 H, 1792 V) = (5.16% H, 4.51% V) = (5.190e+04um H, 5.376e+04um V)
[11/09 21:22:32    126s] (I)       
[11/09 21:22:32    126s] (I)       ============  Phase 1d Route ============
[11/09 21:22:32    126s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:22:32    126s] (I)       Usage: 3522 = (1730 H, 1792 V) = (5.16% H, 4.51% V) = (5.190e+04um H, 5.376e+04um V)
[11/09 21:22:32    126s] (I)       
[11/09 21:22:32    126s] (I)       ============  Phase 1e Route ============
[11/09 21:22:32    126s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:22:32    126s] (I)       Usage: 3522 = (1730 H, 1792 V) = (5.16% H, 4.51% V) = (5.190e+04um H, 5.376e+04um V)
[11/09 21:22:32    126s] (I)       
[11/09 21:22:32    126s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 1.056600e+05um
[11/09 21:22:32    126s] [NR-eGR] 
[11/09 21:22:32    126s] (I)       ============  Phase 1l Route ============
[11/09 21:22:32    126s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:22:32    126s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:22:32    126s] (I)       total 2D Cap : 73643 = (33628 H, 40015 V)
[11/09 21:22:32    126s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[11/09 21:22:32    126s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[11/09 21:22:32    126s] (I)       ============= track Assignment ============
[11/09 21:22:32    126s] (I)       extract Global 3D Wires
[11/09 21:22:32    126s] (I)       Extract Global WL : time=0.00
[11/09 21:22:32    126s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:22:32    126s] (I)       Initialization real time=0.00 seconds
[11/09 21:22:32    126s] (I)       Kernel real time=0.01 seconds
[11/09 21:22:32    126s] (I)       End Greedy Track Assignment
[11/09 21:22:32    126s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2257
[11/09 21:22:32    126s] [NR-eGR] Layer2(metal2)(V) length: 5.727960e+04um, number of vias: 3400
[11/09 21:22:32    126s] [NR-eGR] Layer3(metal3)(H) length: 5.478720e+04um, number of vias: 0
[11/09 21:22:32    126s] [NR-eGR] Total length: 1.120668e+05um, number of vias: 5657
[11/09 21:22:32    126s] [NR-eGR] End Peak syMemory usage = 1143.6 MB
[11/09 21:22:32    126s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/09 21:22:32    126s] GigaOpt: Cleaning up extraction
[11/09 21:22:32    126s] Extraction called for design 'layout_lab_design' of instances=693 and nets=706 using extraction engine 'preRoute' .
[11/09 21:22:32    126s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:32    126s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:32    126s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:32    126s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:32    126s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:32    126s]       RC Corner Indexes            0   
[11/09 21:22:32    126s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:32    126s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:32    126s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:32    126s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:32    126s] Shrink Factor                : 1.00000
[11/09 21:22:32    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:32    126s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:32    126s] Using capacitance table file ...
[11/09 21:22:32    126s] Updating RC grid for preRoute extraction ...
[11/09 21:22:32    126s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:32    126s] Initializing multi-corner resistance tables ...
[11/09 21:22:32    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1143.641M)
[11/09 21:22:32    126s] GigaOpt: Cleaning up delay & timing
[11/09 21:22:32    126s] #################################################################################
[11/09 21:22:32    126s] # Design Stage: PreRoute
[11/09 21:22:32    126s] # Design Name: layout_lab_design
[11/09 21:22:32    126s] # Design Mode: 90nm
[11/09 21:22:32    126s] # Analysis Mode: MMMC OCV 
[11/09 21:22:32    126s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:32    126s] # Signoff Settings: SI Off 
[11/09 21:22:32    126s] #################################################################################
[11/09 21:22:32    126s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:32    126s] Calculate early delays in OCV mode...
[11/09 21:22:32    126s] Calculate late delays in OCV mode...
[11/09 21:22:32    126s] Topological Sorting (CPU = 0:00:00.0, MEM = 1141.6M, InitMEM = 1141.6M)
[11/09 21:22:33    127s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:33    127s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:33    127s] Total number of fetched objects 697
[11/09 21:22:33    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:33    127s] End delay calculation. (MEM=1193.07 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:22:33    127s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1193.1M) ***
[11/09 21:22:33    127s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:22:33    127s] Info: 16 io nets excluded
[11/09 21:22:33    127s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:33    127s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:22:33    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=1193.1M
[11/09 21:22:33    127s] Core basic site is core
[11/09 21:22:33    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:33    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=1193.1M
[11/09 21:22:33    127s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1193.1M
[11/09 21:22:33    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1193.1M
[11/09 21:22:33    127s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:33    127s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:22:33    127s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:33    127s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:22:33    127s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:33    127s] Info: violation cost 0.031674 (cap = 0.031674, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:33    127s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.30 |          0|          0|          0|  20.05  |            |           |
[11/09 21:22:33    127s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:33    127s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.30 |          1|          0|          0|  20.06  |   0:00:00.0|    1286.4M|
[11/09 21:22:33    127s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:22:33    127s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.30 |          0|          0|          0|  20.06  |   0:00:00.0|    1286.4M|
[11/09 21:22:33    127s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:22:33    127s] 
[11/09 21:22:33    127s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1286.4M) ***
[11/09 21:22:33    127s] 
[11/09 21:22:33    127s] *** Starting refinePlace (0:02:07 mem=1302.4M) ***
[11/09 21:22:33    127s] Total net bbox length = 8.609e+04 (4.328e+04 4.281e+04) (ext = 7.081e+03)
[11/09 21:22:33    127s] Starting refinePlace ...
[11/09 21:22:33    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:33    127s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:33    127s] Density distribution unevenness ratio = 41.552%
[11/09 21:22:33    127s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:22:33    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1302.4MB) @(0:02:07 - 0:02:07).
[11/09 21:22:33    127s] Move report: preRPlace moves 2 insts, mean move: 6.00 um, max move: 7.20 um
[11/09 21:22:33    127s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255): (765.60, 351.00) --> (758.40, 351.00)
[11/09 21:22:33    127s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:22:33    127s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:22:33    127s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:33    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1302.4MB) @(0:02:07 - 0:02:07).
[11/09 21:22:33    127s] Move report: Detail placement moves 2 insts, mean move: 6.00 um, max move: 7.20 um
[11/09 21:22:33    127s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255): (765.60, 351.00) --> (758.40, 351.00)
[11/09 21:22:33    127s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1302.4MB
[11/09 21:22:33    127s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:33    127s]   maximum (X+Y) =         7.20 um
[11/09 21:22:33    127s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255) with max move: (765.6, 351) -> (758.4, 351)
[11/09 21:22:33    127s]   mean    (X+Y) =         6.00 um
[11/09 21:22:33    127s] Summary Report:
[11/09 21:22:33    127s] Instances move: 2 (out of 670 movable)
[11/09 21:22:33    127s] Instances flipped: 0
[11/09 21:22:33    127s] Mean displacement: 6.00 um
[11/09 21:22:33    127s] Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255) (765.6, 351) -> (758.4, 351)
[11/09 21:22:33    127s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:22:33    127s] Total instances moved : 2
[11/09 21:22:33    127s] Total net bbox length = 8.611e+04 (4.329e+04 4.281e+04) (ext = 7.074e+03)
[11/09 21:22:33    127s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1302.4MB
[11/09 21:22:33    127s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1302.4MB) @(0:02:07 - 0:02:07).
[11/09 21:22:33    127s] *** Finished refinePlace (0:02:07 mem=1302.4M) ***
[11/09 21:22:33    127s] *** maximum move = 7.20 um ***
[11/09 21:22:33    127s] *** Finished re-routing un-routed nets (1302.4M) ***
[11/09 21:22:33    127s] 
[11/09 21:22:33    127s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1302.4M) ***
[11/09 21:22:33    127s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:22:33    127s] GigaOpt: Cleaning up delay & timing
[11/09 21:22:33    127s] 
------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1168.9M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.302  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.063%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1168.9M, totSessionCpu=0:02:07 **
[11/09 21:22:33    127s] Effort level <high> specified for reg2reg path_group
[11/09 21:22:33    127s] Reported timing to dir ./timingReports
[11/09 21:22:33    127s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1170.9M, totSessionCpu=0:02:07 **
[11/09 21:22:33    127s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.302  |  4.302  |  5.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.063%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1168.9M, totSessionCpu=0:02:08 **
[11/09 21:22:33    127s] *** Finished optDesign ***
[11/09 21:22:33    127s] 
[11/09 21:22:33    127s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.5 real=0:00:01.8)
[11/09 21:22:33    127s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:22:34    127s] <CMD> clockDesign
[11/09 21:22:34    127s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:22:34    127s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:22:34    127s] <clockDesign CMD> ccopt_design -cts
[11/09 21:22:34    127s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:22:34    127s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:22:34    127s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:22:34    127s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:22:34    127s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:22:34    127s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:22:34    127s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:22:34    127s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:22:34    127s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:22:34    127s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:22:34    127s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:22:34    127s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:22:34    127s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:22:34    127s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:22:34    127s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:22:34    127s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:22:34    127s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:22:34    127s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1111.4M, totSessionCpu=0:02:08 **
[11/09 21:22:34    127s] **ERROR: (IMPCK-9000):	
[11/09 21:22:34    127s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:22:34    127s] Severity  ID               Count  Summary                                  
[11/09 21:22:34    127s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:22:34    127s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:22:34    127s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:22:34    127s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:22:34    127s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:22:34    127s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:22:34    127s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] <CMD> trialRoute
[11/09 21:22:34    127s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:22:34    127s] Set wireMPool w/ noThreadCheck
[11/09 21:22:34    127s] *** Starting trialRoute (mem=1111.4M) ***
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Using hname+ instead name for net compare
[11/09 21:22:34    127s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:22:34    127s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:22:34    127s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:22:34    127s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1111.4M)
[11/09 21:22:34    127s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Nr of prerouted/Fixed nets = 16
[11/09 21:22:34    127s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:22:34    127s] routingBox: (1200 1500) (1971600 1960500)
[11/09 21:22:34    127s] coreBox:    (350400 351000) (1622400 1611000)
[11/09 21:22:34    127s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M):
[11/09 21:22:34    127s] Est net length = 1.058e+05um = 5.222e+04H + 5.358e+04V
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.318e+04um 1.114e+05um) = (5226 3709)
[11/09 21:22:34    127s] Obstruct: 1154 = 572 (8.5%H) + 582 (8.7%V)
[11/09 21:22:34    127s] Overflow: 29 = 0 (0.00% H) + 29 (0.47% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M):
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.296e+04um 1.114e+05um) = (5207 3709)
[11/09 21:22:34    127s] Overflow: 28 = 0 (0.00% H) + 28 (0.46% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M):
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.275e+04um 1.113e+05um) = (5190 3708)
[11/09 21:22:34    127s] Overflow: 21 = 0 (0.00% H) + 21 (0.35% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M):
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.275e+04um 1.114e+05um) = (5190 3709)
[11/09 21:22:34    127s] Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1a-1d Overflow: 0.00% H + 0.32% V (0:00:00.0 1111.4M)

[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M):
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.275e+04um 1.114e+05um) = (5190 3711)
[11/09 21:22:34    127s] Overflow: 19 = 0 (0.00% H) + 19 (0.31% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M):
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.288e+04um 1.115e+05um) = (5201 3713)
[11/09 21:22:34    127s] Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Congestion distribution:
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Remain	cntH		cntV
[11/09 21:22:34    127s] --------------------------------------
[11/09 21:22:34    127s]  -1:	0	 0.00%	13	 0.21%
[11/09 21:22:34    127s] --------------------------------------
[11/09 21:22:34    127s]   0:	0	 0.00%	180	 2.93%
[11/09 21:22:34    127s]   1:	1	 0.02%	210	 3.42%
[11/09 21:22:34    127s]   2:	50	 0.81%	410	 6.67%
[11/09 21:22:34    127s]   3:	90	 1.46%	596	 9.70%
[11/09 21:22:34    127s]   4:	58	 0.94%	575	 9.36%
[11/09 21:22:34    127s]   5:	5957	96.77%	4162	67.72%
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1e-1f Overflow: 0.00% H + 0.21% V (0:00:00.0 1111.4M)

[11/09 21:22:34    127s] Global route (cpu=0.0s real=0.0s 1111.4M)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] *** After '-updateRemainTrks' operation: 
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Usage: (7.9%H 9.3%V) = (6.288e+04um 1.115e+05um) = (5201 3713)
[11/09 21:22:34    127s] Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Phase 1l Overflow: 0.00% H + 0.21% V (0:00:00.0 1111.4M)

[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Congestion distribution:
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Remain	cntH		cntV
[11/09 21:22:34    127s] --------------------------------------
[11/09 21:22:34    127s]  -1:	0	 0.00%	13	 0.21%
[11/09 21:22:34    127s] --------------------------------------
[11/09 21:22:34    127s]   0:	0	 0.00%	180	 2.93%
[11/09 21:22:34    127s]   1:	1	 0.02%	210	 3.42%
[11/09 21:22:34    127s]   2:	50	 0.81%	410	 6.67%
[11/09 21:22:34    127s]   3:	90	 1.46%	596	 9.70%
[11/09 21:22:34    127s]   4:	58	 0.94%	575	 9.36%
[11/09 21:22:34    127s]   5:	5957	96.77%	4162	67.72%
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1111.4M) ***
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Using trMTFlushLazyWireDel= 1
[11/09 21:22:34    127s] Not using mpools for CRoute
[11/09 21:22:34    127s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:22:34    127s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M)
[11/09 21:22:34    127s] Not using mpools for CRoute
[11/09 21:22:34    127s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M)
[11/09 21:22:34    127s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:22:34    127s] Cleanup real= 0:00:00.0
[11/09 21:22:34    127s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1111.4M)
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Total length: 1.088e+05um, number of vias: 4392
[11/09 21:22:34    127s] M1(H) length: 0.000e+00um, number of vias: 2259
[11/09 21:22:34    127s] M2(V) length: 5.743e+04um, number of vias: 2133
[11/09 21:22:34    127s] M3(H) length: 5.134e+04um
[11/09 21:22:34    127s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1111.4M) ***
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Skipping QALenRecalc
[11/09 21:22:34    127s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:22:34    127s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:22:34    127s] *** Finished all Phases (cpu=0:00:00.0 mem=1111.4M) ***
[11/09 21:22:34    127s] trMTFlushLazyWireDel was already disabled
[11/09 21:22:34    127s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:22:34    127s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:22:34    127s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:22:34    127s] Peak Memory Usage was 1111.4M 
[11/09 21:22:34    127s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.3
[11/09 21:22:34    127s]   TrialRoute full (called 6x) runtime= 0:00:00.2
[11/09 21:22:34    127s]   GlbRouteEst (called 5x) runtime= 0:00:00.0
[11/09 21:22:34    127s] *** Finished trialRoute (cpu=0:00:00.0 mem=1111.4M) ***
[11/09 21:22:34    127s] 
[11/09 21:22:34    127s] Set wireMPool w/ threadCheck
[11/09 21:22:34    127s] <CMD> timeDesign -postCTS
[11/09 21:22:34    127s] Start to check current routing status for nets...
[11/09 21:22:34    127s] Using hname+ instead name for net compare
[11/09 21:22:34    127s] All nets are already routed correctly.
[11/09 21:22:34    127s] End to check current routing status for nets (mem=1111.4M)
[11/09 21:22:34    127s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:22:34    127s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:34    127s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:34    127s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:34    127s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:34    127s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:34    127s]       RC Corner Indexes            0   
[11/09 21:22:34    127s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:34    127s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:34    127s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:34    127s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:34    127s] Shrink Factor                : 1.00000
[11/09 21:22:34    127s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:34    127s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:34    127s] Using capacitance table file ...
[11/09 21:22:34    127s] Updating RC grid for preRoute extraction ...
[11/09 21:22:34    127s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:34    127s] Initializing multi-corner resistance tables ...
[11/09 21:22:34    127s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1111.438M)
[11/09 21:22:34    127s] Effort level <high> specified for reg2reg path_group
[11/09 21:22:34    127s] #################################################################################
[11/09 21:22:34    127s] # Design Stage: PreRoute
[11/09 21:22:34    127s] # Design Name: layout_lab_design
[11/09 21:22:34    127s] # Design Mode: 90nm
[11/09 21:22:34    127s] # Analysis Mode: MMMC OCV 
[11/09 21:22:34    127s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:34    127s] # Signoff Settings: SI On 
[11/09 21:22:34    127s] #################################################################################
[11/09 21:22:34    127s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:34    127s] Calculate early delays in OCV mode...
[11/09 21:22:34    127s] Calculate late delays in OCV mode...
[11/09 21:22:34    127s] Topological Sorting (CPU = 0:00:00.0, MEM = 1110.4M, InitMEM = 1110.4M)
[11/09 21:22:34    127s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:34    127s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:34    127s] Total number of fetched objects 698
[11/09 21:22:34    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:34    127s] End delay calculation. (MEM=1160.61 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:34    127s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1160.6M) ***
[11/09 21:22:34    127s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:08 mem=1160.6M)
[11/09 21:22:34    127s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.748  |  3.748  |  6.088  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.063%
Routing Overflow: 0.00% H and 0.21% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:22:34    127s] Total CPU time: 0.39 sec
[11/09 21:22:34    127s] Total Real time: 0.0 sec
[11/09 21:22:34    127s] Total Memory Usage: 1102.375 Mbytes
[11/09 21:22:34    128s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:22:34    128s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:22:34    128s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:22:34    128s] <CMD> extractRC -outfile encounter.cap
[11/09 21:22:34    128s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:22:34    128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:34    128s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:34    128s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:22:34    128s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:34    128s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:22:34    128s]       RC Corner Indexes            0   
[11/09 21:22:34    128s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:34    128s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:34    128s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:34    128s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:34    128s] Shrink Factor                : 1.00000
[11/09 21:22:34    128s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:34    128s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:34    128s] Using capacitance table file ...
[11/09 21:22:34    128s] Updating RC grid for preRoute extraction ...
[11/09 21:22:34    128s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:34    128s] Initializing multi-corner resistance tables ...
[11/09 21:22:34    128s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1102.375M)
[11/09 21:22:34    128s] <CMD> setOptMode -yieldEffort none
[11/09 21:22:34    128s] <CMD> setOptMode -highEffort
[11/09 21:22:34    128s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:22:34    128s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:22:34    128s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:22:34    128s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:22:34    128s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:22:34    128s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:22:34    128s] <CMD> optDesign -postCTS -hold
[11/09 21:22:34    128s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:22:34    128s] GigaOpt running with 1 threads.
[11/09 21:22:34    128s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:22:34    128s] #spOpts: mergeVia=F 
[11/09 21:22:34    128s] Core basic site is core
[11/09 21:22:34    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:34    128s] #spOpts: mergeVia=F 
[11/09 21:22:34    128s] #spOpts: mergeVia=F 
[11/09 21:22:34    128s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:22:34    128s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:22:34    128s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:22:34    128s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:22:34    128s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:22:34    128s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:22:34    128s] 	...
[11/09 21:22:34    128s] 	Reporting only the 20 first cells found...
[11/09 21:22:34    128s] 
[11/09 21:22:34    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1100.2M, totSessionCpu=0:02:08 **
[11/09 21:22:34    128s] *** optDesign -postCTS ***
[11/09 21:22:34    128s] DRC Margin: user margin 0.0
[11/09 21:22:34    128s] Hold Target Slack: user slack 0
[11/09 21:22:34    128s] Setup Target Slack: user slack 0;
[11/09 21:22:34    128s] Summary for sequential cells idenfication: 
[11/09 21:22:34    128s] Identified SBFF number: 3
[11/09 21:22:34    128s] Identified MBFF number: 0
[11/09 21:22:34    128s] Not identified SBFF number: 0
[11/09 21:22:34    128s] Not identified MBFF number: 0
[11/09 21:22:34    128s] Number of sequential cells which are not FFs: 1
[11/09 21:22:34    128s] 
[11/09 21:22:34    128s] Start to check current routing status for nets...
[11/09 21:22:34    128s] Using hname+ instead name for net compare
[11/09 21:22:34    128s] All nets are already routed correctly.
[11/09 21:22:34    128s] End to check current routing status for nets (mem=1100.2M)
[11/09 21:22:34    128s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=1167.0M
[11/09 21:22:35    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=1167.0M
[11/09 21:22:35    128s] Compute RC Scale Done ...
[11/09 21:22:35    128s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:22:35    128s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:22:35    128s] *info: ------------------------------------------------------------------
[11/09 21:22:35    128s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:22:35    128s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:22:35    128s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:22:35    128s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:22:35    128s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:22:35    128s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:22:35    128s] ### Creating PhyDesignMc. totSessionCpu=0:02:08 mem=1213.7M
[11/09 21:22:35    128s] #spOpts: mergeVia=F 
[11/09 21:22:35    128s] Core basic site is core
[11/09 21:22:35    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:35    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=1213.7M
[11/09 21:22:35    128s] GigaOpt Hold Optimizer is used
[11/09 21:22:35    128s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:08 mem=1213.7M ***
[11/09 21:22:35    128s] Effort level <high> specified for reg2reg path_group
[11/09 21:22:35    128s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:22:35    128s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:22:35    128s] #################################################################################
[11/09 21:22:35    128s] # Design Stage: PreRoute
[11/09 21:22:35    128s] # Design Name: layout_lab_design
[11/09 21:22:35    128s] # Design Mode: 90nm
[11/09 21:22:35    128s] # Analysis Mode: MMMC OCV 
[11/09 21:22:35    128s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:35    128s] # Signoff Settings: SI On 
[11/09 21:22:35    128s] #################################################################################
[11/09 21:22:35    128s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:35    128s] Calculate late delays in OCV mode...
[11/09 21:22:35    128s] Calculate early delays in OCV mode...
[11/09 21:22:35    128s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:22:35    128s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:35    128s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 696. 
[11/09 21:22:35    128s] Total number of fetched objects 698
[11/09 21:22:35    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:35    128s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:35    128s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:22:35    128s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:22:35    128s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:22:35    128s] Done building hold timer [89 node(s), 90 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:22:35    128s]  
_______________________________________________________________________
[11/09 21:22:35    128s] #################################################################################
[11/09 21:22:35    128s] # Design Stage: PreRoute
[11/09 21:22:35    128s] # Design Name: layout_lab_design
[11/09 21:22:35    128s] # Design Mode: 90nm
[11/09 21:22:35    128s] # Analysis Mode: MMMC OCV 
[11/09 21:22:35    128s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:35    128s] # Signoff Settings: SI On 
[11/09 21:22:35    128s] #################################################################################
[11/09 21:22:35    128s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:35    128s] Calculate early delays in OCV mode...
[11/09 21:22:35    128s] Calculate late delays in OCV mode...
[11/09 21:22:35    128s] Topological Sorting (CPU = 0:00:00.0, MEM = 1211.7M, InitMEM = 1211.7M)
[11/09 21:22:35    128s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:35    128s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:35    128s] Total number of fetched objects 698
[11/09 21:22:35    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:35    128s] End delay calculation. (MEM=1219.88 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:35    128s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1219.9M) ***
[11/09 21:22:35    128s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:08 mem=1219.9M)
[11/09 21:22:35    128s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:08 mem=1219.9M ***
[11/09 21:22:35    128s] *info: category slack lower bound [L 0.0] default
[11/09 21:22:35    128s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]          WNS    reg2regWNS
[11/09 21:22:35    128s]     3.748 ns      3.748 ns
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.748  |  3.748  |  6.088  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.678  |  0.113  | -0.678  |
|           TNS (ns):| -22.636 |  0.000  | -22.636 |
|    Violating Paths:|   54    |    0    |   54    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.063%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:22:35    128s] Identified SBFF number: 3
[11/09 21:22:35    128s] Identified MBFF number: 0
[11/09 21:22:35    128s] Not identified SBFF number: 0
[11/09 21:22:35    128s] Not identified MBFF number: 0
[11/09 21:22:35    128s] Number of sequential cells which are not FFs: 1
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] Summary for sequential cells idenfication: 
[11/09 21:22:35    128s] Identified SBFF number: 3
[11/09 21:22:35    128s] Identified MBFF number: 0
[11/09 21:22:35    128s] Not identified SBFF number: 0
[11/09 21:22:35    128s] Not identified MBFF number: 0
[11/09 21:22:35    128s] Number of sequential cells which are not FFs: 1
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:22:35    128s] *Info: worst delay setup view: osu05
[11/09 21:22:35    128s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:22:35    128s] =================================================================
[11/09 21:22:35    128s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:22:35    128s] ------------------------------------------------------------------
[11/09 21:22:35    128s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:22:35    128s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:22:35    128s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:22:35    128s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:22:35    128s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:22:35    128s] =================================================================
[11/09 21:22:35    128s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1153.4M, totSessionCpu=0:02:09 **
[11/09 21:22:35    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1153.4M
[11/09 21:22:35    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=1153.4M
[11/09 21:22:35    128s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:22:35    128s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:22:35    128s] Info: 16 io nets excluded
[11/09 21:22:35    128s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]    Hold Timing Summary  - Initial 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]  Target slack: 0.000 ns
[11/09 21:22:35    128s] View: osu05 
[11/09 21:22:35    128s] 	WNS: -0.245 
[11/09 21:22:35    128s] 	TNS: -0.245 
[11/09 21:22:35    128s] 	VP: 1 
[11/09 21:22:35    128s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]    Setup Timing Summary  - Initial 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]  Target slack: 0.000 ns
[11/09 21:22:35    128s] View: osu05 
[11/09 21:22:35    128s] 	WNS: 3.748 
[11/09 21:22:35    128s] 	TNS: 0.000 
[11/09 21:22:35    128s] 	VP: 0 
[11/09 21:22:35    128s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:22:35    128s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=1287.0M
[11/09 21:22:35    128s] #spOpts: mergeVia=F 
[11/09 21:22:35    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=1287.0M
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:09 mem=1287.0M density=20.063% ***
[11/09 21:22:35    128s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] Phase I ......
[11/09 21:22:35    128s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:22:35    128s] *info: Levelized Batch Commit is enabled
[11/09 21:22:35    128s] Executing transform: ECO Safe Resize
[11/09 21:22:35    128s] +-----------------------------------------------------------------------------------------------+
[11/09 21:22:35    128s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:22:35    128s] +-----------------------------------------------------------------------------------------------+
[11/09 21:22:35    128s] Worst hold path end point:
[11/09 21:22:35    128s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:22:35    128s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:22:35    128s] |   0|  -0.245|    -0.24|       1|          0|       0(     0)|    20.06%|   0:00:00.0|  1287.0M|
[11/09 21:22:35    128s] Worst hold path end point:
[11/09 21:22:35    128s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:22:35    128s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:22:35    128s] |   1|  -0.245|    -0.24|       1|          0|       0(     0)|    20.06%|   0:00:00.0|  1287.0M|
[11/09 21:22:35    128s] +-----------------------------------------------------------------------------------------------+
[11/09 21:22:35    128s] Executing transform: AddBuffer + LegalResize
[11/09 21:22:35    128s] +-----------------------------------------------------------------------------------------------+
[11/09 21:22:35    128s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:22:35    128s] +-----------------------------------------------------------------------------------------------+
[11/09 21:22:35    128s] Worst hold path end point:
[11/09 21:22:35    128s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:22:35    128s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:22:35    128s] |   0|  -0.245|    -0.24|       1|          0|       0(     0)|    20.06%|   0:00:00.0|  1287.0M|
[11/09 21:22:35    128s] Worst hold path end point:
[11/09 21:22:35    128s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:22:35    128s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:22:35    128s] |   1|  -0.081|    -0.08|       1|          1|       0(     0)|    20.08%|   0:00:00.0|  1288.7M|
[11/09 21:22:35    128s] Worst hold path end point:
[11/09 21:22:35    128s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:22:35    128s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:22:35    128s] |   2|   0.186|     0.00|       0|          1|       0(     0)|    20.09%|   0:00:00.0|  1288.7M|
[11/09 21:22:35    128s] +-----------------------------------------------------------------------------------------------+
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] *info:    Total 2 cells added for Phase I
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]    Hold Timing Summary  - Phase I 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]  Target slack: 0.000 ns
[11/09 21:22:35    128s] View: osu05 
[11/09 21:22:35    128s] 	WNS: 0.186 
[11/09 21:22:35    128s] 	TNS: 0.000 
[11/09 21:22:35    128s] 	VP: 0 
[11/09 21:22:35    128s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]    Setup Timing Summary  - Phase I 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s]  Target slack: 0.000 ns
[11/09 21:22:35    128s] View: osu05 
[11/09 21:22:35    128s] 	WNS: 3.748 
[11/09 21:22:35    128s] 	TNS: 0.000 
[11/09 21:22:35    128s] 	VP: 0 
[11/09 21:22:35    128s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
[11/09 21:22:35    128s] --------------------------------------------------- 
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] *** Finished Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:09 mem=1288.7M density=20.090% ***
[11/09 21:22:35    128s] *info:
[11/09 21:22:35    128s] *info: Added a total of 2 cells to fix/reduce hold violation
[11/09 21:22:35    128s] *info:          in which 1 termBuffering
[11/09 21:22:35    128s] *info:
[11/09 21:22:35    128s] *info: Summary: 
[11/09 21:22:35    128s] *info:            2 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:22:35    128s] *info:
[11/09 21:22:35    128s] *** Starting refinePlace (0:02:09 mem=1304.7M) ***
[11/09 21:22:35    128s] Total net bbox length = 8.658e+04 (4.375e+04 4.283e+04) (ext = 6.609e+03)
[11/09 21:22:35    128s] Starting refinePlace ...
[11/09 21:22:35    128s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:35    128s] default core: bins with density >  0.75 =    0 % ( 0 / 25 )
[11/09 21:22:35    128s] Density distribution unevenness ratio = 41.436%
[11/09 21:22:35    128s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:22:35    128s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1304.7MB) @(0:02:09 - 0:02:09).
[11/09 21:22:35    128s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:35    128s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:22:35    128s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:35    128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1304.7MB) @(0:02:09 - 0:02:09).
[11/09 21:22:35    128s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:22:35    128s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1304.7MB
[11/09 21:22:35    128s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:35    128s]   maximum (X+Y) =         0.00 um
[11/09 21:22:35    128s]   mean    (X+Y) =         0.00 um
[11/09 21:22:35    128s] Summary Report:
[11/09 21:22:35    128s] Instances move: 0 (out of 672 movable)
[11/09 21:22:35    128s] Instances flipped: 0
[11/09 21:22:35    128s] Mean displacement: 0.00 um
[11/09 21:22:35    128s] Max displacement: 0.00 um 
[11/09 21:22:35    128s] Total instances moved : 0
[11/09 21:22:35    128s] Total net bbox length = 8.658e+04 (4.375e+04 4.283e+04) (ext = 6.609e+03)
[11/09 21:22:35    128s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1304.7MB
[11/09 21:22:35    128s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1304.7MB) @(0:02:09 - 0:02:09).
[11/09 21:22:35    128s] *** Finished refinePlace (0:02:09 mem=1304.7M) ***
[11/09 21:22:35    128s] *** maximum move = 0.00 um ***
[11/09 21:22:35    128s] *** Finished re-routing un-routed nets (1304.7M) ***
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1304.7M) ***
[11/09 21:22:35    128s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:09 mem=1304.7M density=20.090%) ***
[11/09 21:22:35    128s] *** Steiner Routed Nets: 2.714%; Threshold: 100; Threshold for Hold: 100
[11/09 21:22:35    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1171.2M
[11/09 21:22:35    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=1171.2M
[11/09 21:22:35    128s] Re-routed 0 nets
[11/09 21:22:35    128s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:22:35    128s] Summary for sequential cells idenfication: 
[11/09 21:22:35    128s] Identified SBFF number: 3
[11/09 21:22:35    128s] Identified MBFF number: 0
[11/09 21:22:35    128s] Not identified SBFF number: 0
[11/09 21:22:35    128s] Not identified MBFF number: 0
[11/09 21:22:35    128s] Number of sequential cells which are not FFs: 1
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] Summary for sequential cells idenfication: 
[11/09 21:22:35    128s] Identified SBFF number: 3
[11/09 21:22:35    128s] Identified MBFF number: 0
[11/09 21:22:35    128s] Not identified SBFF number: 0
[11/09 21:22:35    128s] Not identified MBFF number: 0
[11/09 21:22:35    128s] Number of sequential cells which are not FFs: 1
[11/09 21:22:35    128s] 
[11/09 21:22:35    128s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:22:35    128s] GigaOpt: Skipping postEco optimization
[11/09 21:22:35    128s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:22:35    128s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:22:35    128s] *** Steiner Routed Nets: 2.714%; Threshold: 100; Threshold for Hold: 100
[11/09 21:22:35    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1171.2M
[11/09 21:22:35    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=1171.2M
[11/09 21:22:35    128s] Re-routed 0 nets
[11/09 21:22:35    128s] Reported timing to dir ./timingReports
[11/09 21:22:35    128s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1165.1M, totSessionCpu=0:02:09 **
[11/09 21:22:35    128s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:22:35    128s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:22:35    128s] #################################################################################
[11/09 21:22:35    128s] # Design Stage: PreRoute
[11/09 21:22:35    128s] # Design Name: layout_lab_design
[11/09 21:22:35    128s] # Design Mode: 90nm
[11/09 21:22:35    128s] # Analysis Mode: MMMC OCV 
[11/09 21:22:35    128s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:35    128s] # Signoff Settings: SI On 
[11/09 21:22:35    128s] #################################################################################
[11/09 21:22:35    128s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:35    128s] Calculate late delays in OCV mode...
[11/09 21:22:35    128s] Calculate early delays in OCV mode...
[11/09 21:22:35    128s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:22:35    128s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:35    128s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 698. 
[11/09 21:22:35    128s] Total number of fetched objects 700
[11/09 21:22:35    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:35    128s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:35    128s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:22:35    128s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:22:36    128s]  
_______________________________________________________________________
[11/09 21:22:36    128s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.748  |  3.748  |  6.088  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.678  |  0.113  | -0.678  |
|           TNS (ns):| -22.392 |  0.000  | -22.392 |
|    Violating Paths:|   53    |    0    |   53    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.090%
Routing Overflow: 0.00% H and 0.21% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1169.1M
[11/09 21:22:36    128s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1165.1M, totSessionCpu=0:02:09 **
[11/09 21:22:36    128s] *** Finished optDesign ***
[11/09 21:22:36    128s] 
[11/09 21:22:36    128s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.8 real=0:00:01.6)
[11/09 21:22:36    128s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:22:36    128s] <CMD> optDesign -postCTS -drv
[11/09 21:22:36    128s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:22:36    128s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:22:36    128s] Core basic site is core
[11/09 21:22:36    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:36    128s] #spOpts: mergeVia=F 
[11/09 21:22:36    128s] GigaOpt running with 1 threads.
[11/09 21:22:36    128s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:22:36    128s] #spOpts: mergeVia=F 
[11/09 21:22:36    128s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:22:36    128s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:22:36    128s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:22:36    128s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:22:36    128s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:22:36    128s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:22:36    128s] 	...
[11/09 21:22:36    128s] 	Reporting only the 20 first cells found...
[11/09 21:22:36    128s] 
[11/09 21:22:36    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1120.7M, totSessionCpu=0:02:09 **
[11/09 21:22:36    128s] *** optDesign -postCTS ***
[11/09 21:22:36    128s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:22:36    128s] Hold Target Slack: user slack 0
[11/09 21:22:36    128s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:22:36    128s] Multi-VT timing optimization disabled based on library information.
[11/09 21:22:36    128s] Summary for sequential cells idenfication: 
[11/09 21:22:36    128s] Identified SBFF number: 3
[11/09 21:22:36    128s] Identified MBFF number: 0
[11/09 21:22:36    128s] Not identified SBFF number: 0
[11/09 21:22:36    128s] Not identified MBFF number: 0
[11/09 21:22:36    128s] Number of sequential cells which are not FFs: 1
[11/09 21:22:36    128s] 
[11/09 21:22:36    128s] Start to check current routing status for nets...
[11/09 21:22:36    128s] Using hname+ instead name for net compare
[11/09 21:22:36    128s] All nets are already routed correctly.
[11/09 21:22:36    128s] End to check current routing status for nets (mem=1120.7M)
[11/09 21:22:36    129s] #################################################################################
[11/09 21:22:36    129s] # Design Stage: PreRoute
[11/09 21:22:36    129s] # Design Name: layout_lab_design
[11/09 21:22:36    129s] # Design Mode: 90nm
[11/09 21:22:36    129s] # Analysis Mode: MMMC OCV 
[11/09 21:22:36    129s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:22:36    129s] # Signoff Settings: SI Off 
[11/09 21:22:36    129s] #################################################################################
[11/09 21:22:36    129s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:36    129s] Calculate early delays in OCV mode...
[11/09 21:22:36    129s] Calculate late delays in OCV mode...
[11/09 21:22:36    129s] Topological Sorting (CPU = 0:00:00.0, MEM = 1118.7M, InitMEM = 1118.7M)
[11/09 21:22:36    129s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:36    129s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:22:36    129s] Total number of fetched objects 700
[11/09 21:22:36    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:36    129s] End delay calculation. (MEM=1168.12 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:22:36    129s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1168.1M) ***
[11/09 21:22:36    129s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:09 mem=1168.1M)
[11/09 21:22:36    129s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.748  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.090%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.9M, totSessionCpu=0:02:09 **
[11/09 21:22:36    129s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:22:36    129s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=1104.9M
[11/09 21:22:36    129s] #spOpts: mergeVia=F 
[11/09 21:22:36    129s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=1104.9M
[11/09 21:22:36    129s] *** Starting optimizing excluded clock nets MEM= 1104.9M) ***
[11/09 21:22:36    129s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1104.9M) ***
[11/09 21:22:36    129s] *** Starting optimizing excluded clock nets MEM= 1104.9M) ***
[11/09 21:22:36    129s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1104.9M) ***
[11/09 21:22:36    129s] Effort level <high> specified for reg2reg path_group
[11/09 21:22:36    129s] Reported timing to dir ./timingReports
[11/09 21:22:36    129s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1120.9M, totSessionCpu=0:02:09 **
[11/09 21:22:37    129s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.748  |  3.748  |  6.088  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.090%
Routing Overflow: 0.00% H and 0.21% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1116.9M, totSessionCpu=0:02:09 **
[11/09 21:22:37    129s] *** Finished optDesign ***
[11/09 21:22:37    129s] 
[11/09 21:22:37    129s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.4 real=0:00:00.7)
[11/09 21:22:37    129s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:22:37    129s] <CMD> all_hold_analysis_views
[11/09 21:22:37    129s] <CMD> all_setup_analysis_views
[11/09 21:22:37    129s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:22:37    129s] Checking spec file integrity...
[11/09 21:22:37    129s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:22:37    129s] a) clock tree synthesis is not yet run, or
[11/09 21:22:37    129s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:22:37    129s] c) clock specification file mis-spelled clock name
[11/09 21:22:37    129s] 
[11/09 21:22:37    129s] Please correct above error(s) before running CTS.
[11/09 21:22:37    129s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1094.7M) ***
[11/09 21:22:37    129s] <CMD> addFiller -cell FILL
[11/09 21:22:37    129s] Core basic site is core
[11/09 21:22:37    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:37    129s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:22:37    129s] *INFO: Adding fillers to top-module.
[11/09 21:22:37    129s] *INFO:   Added 17788 filler insts (cell FILL / prefix FILLER).
[11/09 21:22:37    129s] *INFO: Total 17788 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[11/09 21:22:37    129s] For 17788 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:22:37    129s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:22:37    129s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:22:37    129s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:22:37    129s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:22:37    129s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:22:37    129s] <CMD> sroute
[11/09 21:22:37    129s] #- Begin sroute (date=11/09 21:22:37, mem=1094.7M)
[11/09 21:22:37    129s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:22:37 2019 ***
[11/09 21:22:37    129s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:22:37    129s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:22:37    129s] 
[11/09 21:22:37    129s] Begin option processing ...
[11/09 21:22:37    129s] srouteConnectPowerBump set to false
[11/09 21:22:37    129s] routeSpecial set to true
[11/09 21:22:37    129s] srouteConnectConverterPin set to false
[11/09 21:22:37    129s] srouteFollowCorePinEnd set to 3
[11/09 21:22:37    129s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:22:37    129s] sroutePadPinAllPorts set to true
[11/09 21:22:37    129s] sroutePreserveExistingRoutes set to true
[11/09 21:22:37    129s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:22:37    129s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1976.00 megs.
[11/09 21:22:37    129s] 
[11/09 21:22:37    129s] Reading DB technology information...
[11/09 21:22:37    129s] Finished reading DB technology information.
[11/09 21:22:37    129s] Reading floorplan and netlist information...
[11/09 21:22:37    129s] Finished reading floorplan and netlist information.
[11/09 21:22:37    129s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:22:37    129s] Read in 38 macros, 23 used
[11/09 21:22:37    129s] Read in 18484 components
[11/09 21:22:37    129s]   18460 core components: 0 unplaced, 18460 placed, 0 fixed
[11/09 21:22:37    129s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:22:37    129s] Read in 16 logical pins
[11/09 21:22:37    129s] Read in 16 nets
[11/09 21:22:37    129s] Read in 2 special nets, 2 routed
[11/09 21:22:37    129s] Read in 36928 terminals
[11/09 21:22:37    129s] Begin power routing ...
[11/09 21:22:37    129s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:22:37    129s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:22:37    129s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:22:37    129s] CPU time for FollowPin 0 seconds
[11/09 21:22:37    129s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:22:37    130s] CPU time for FollowPin 0 seconds
[11/09 21:22:37    130s]   Number of IO ports routed: 0
[11/09 21:22:37    130s]   Number of Block ports routed: 0
[11/09 21:22:37    130s]   Number of Stripe ports routed: 0
[11/09 21:22:37    130s]   Number of Core ports routed: 0
[11/09 21:22:37    130s]   Number of Pad ports routed: 0
[11/09 21:22:37    130s]   Number of Power Bump ports routed: 0
[11/09 21:22:37    130s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1976.00 megs.
[11/09 21:22:37    130s] 
[11/09 21:22:37    130s] 
[11/09 21:22:37    130s] 
[11/09 21:22:37    130s]  Begin updating DB with routing results ...
[11/09 21:22:37    130s]  Updating DB with 17 via definition ...
[11/09 21:22:37    130s] sroute created 0 wire.
[11/09 21:22:37    130s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:22:38    130s] #- End sroute (date=11/09 21:22:37, total cpu=0:00:00.6, real=0:00:01.0, peak res=1093.4M, current mem=1093.4M)
[11/09 21:22:38    130s] <CMD> globalDetailRoute
[11/09 21:22:38    130s] 
[11/09 21:22:38    130s] globalDetailRoute
[11/09 21:22:38    130s] 
[11/09 21:22:38    130s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:22:38    130s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:22:38    130s] #Start globalDetailRoute on Sat Nov  9 21:22:38 2019
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] ### Net info: total nets: 709
[11/09 21:22:38    130s] ### Net info: dirty nets: 3
[11/09 21:22:38    130s] ### Net info: marked as disconnected nets: 0
[11/09 21:22:38    130s] ### Net info: fully routed nets: 0
[11/09 21:22:38    130s] ### Net info: trivial (single pin) nets: 0
[11/09 21:22:38    130s] ### Net info: unrouted nets: 709
[11/09 21:22:38    130s] ### Net info: re-extraction nets: 0
[11/09 21:22:38    130s] ### Net info: ignored nets: 0
[11/09 21:22:38    130s] ### Net info: skip routing nets: 0
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:38    130s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:22:38    130s] #Start routing data preparation.
[11/09 21:22:38    130s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:22:38    130s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:22:38    130s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:22:38    130s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:22:38    130s] #Voltage range [0.000 - 5.000] has 707 nets.
[11/09 21:22:38    130s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:22:38    130s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:22:38    130s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:22:38    130s] #Regenerating Ggrids automatically.
[11/09 21:22:38    130s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:22:38    130s] #Using automatically generated G-grids.
[11/09 21:22:38    130s] #Done routing data preparation.
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.09 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #Merging special wires...
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Connectivity extraction summary:
[11/09 21:22:38    130s] #685 (96.61%) nets are without wires.
[11/09 21:22:38    130s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:22:38    130s] #Total number of nets = 709.
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Number of eco nets is 0
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Start data preparation...
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Data preparation is done on Sat Nov  9 21:22:38 2019
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Analyzing routing resource...
[11/09 21:22:38    130s] #Routing resource analysis is done on Sat Nov  9 21:22:38 2019
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #  Resource Analysis:
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:22:38    130s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:22:38    130s] #  --------------------------------------------------------------
[11/09 21:22:38    130s] #  Metal 1        H         572          82        1681    29.51%
[11/09 21:22:38    130s] #  Metal 2        V         657         165        1681    14.99%
[11/09 21:22:38    130s] #  Metal 3        H         586          68        1681    17.25%
[11/09 21:22:38    130s] #  --------------------------------------------------------------
[11/09 21:22:38    130s] #  Total                   1816      14.27%        5043    20.58%
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.35 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #start global routing iteration 1...
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 822.12 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #start global routing iteration 2...
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.29 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #start global routing iteration 3...
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.45 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #start global routing iteration 4...
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.48 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:22:38    130s] #Total number of routable nets = 685.
[11/09 21:22:38    130s] #Total number of nets in the design = 709.
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #685 routable nets have only global wires.
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Routed nets constraints summary:
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #        Rules   Unconstrained  
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #      Default             685  
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #        Total             685  
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Routing constraints summary of the whole design:
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #        Rules   Unconstrained  
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #      Default             685  
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #        Total             685  
[11/09 21:22:38    130s] #-----------------------------
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #                 OverCon       OverCon          
[11/09 21:22:38    130s] #                  #Gcell        #Gcell    %Gcell
[11/09 21:22:38    130s] #     Layer           (1)           (2)   OverCon
[11/09 21:22:38    130s] #  ----------------------------------------------
[11/09 21:22:38    130s] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:22:38    130s] #   Metal 2      2(0.14%)      2(0.14%)   (0.28%)
[11/09 21:22:38    130s] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:22:38    130s] #  ----------------------------------------------
[11/09 21:22:38    130s] #     Total      2(0.05%)      2(0.05%)   (0.10%)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[11/09 21:22:38    130s] #  Overflow after GR: 0.00% H + 0.28% V
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Complete Global Routing.
[11/09 21:22:38    130s] #Total wire length = 109680 um.
[11/09 21:22:38    130s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:38    130s] #Total wire length on LAYER metal1 = 672 um.
[11/09 21:22:38    130s] #Total wire length on LAYER metal2 = 57600 um.
[11/09 21:22:38    130s] #Total wire length on LAYER metal3 = 51408 um.
[11/09 21:22:38    130s] #Total number of vias = 3475
[11/09 21:22:38    130s] #Up-Via Summary (total 3475):
[11/09 21:22:38    130s] #           
[11/09 21:22:38    130s] #-----------------------
[11/09 21:22:38    130s] #  Metal 1         2242
[11/09 21:22:38    130s] #  Metal 2         1233
[11/09 21:22:38    130s] #-----------------------
[11/09 21:22:38    130s] #                  3475 
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Max overcon = 2 tracks.
[11/09 21:22:38    130s] #Total overcon = 0.10%.
[11/09 21:22:38    130s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.49 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Connectivity extraction summary:
[11/09 21:22:38    130s] #Total number of nets = 0.
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 822.81 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #Start Track Assignment.
[11/09 21:22:38    130s] #Done with 859 horizontal wires in 1 hboxes and 1010 vertical wires in 1 hboxes.
[11/09 21:22:38    130s] #Done with 226 horizontal wires in 1 hboxes and 243 vertical wires in 1 hboxes.
[11/09 21:22:38    130s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Track assignment summary:
[11/09 21:22:38    130s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:22:38    130s] #----------------------------------------------------
[11/09 21:22:38    130s] #M1 	    662.40 	 98.55%  	  0.00%
[11/09 21:22:38    130s] #M2 	  55410.30 	  0.11%  	  0.00%
[11/09 21:22:38    130s] #M3 	  49104.00 	  0.31%  	  0.00%
[11/09 21:22:38    130s] #----------------------------------------------------
[11/09 21:22:38    130s] #All 	 105176.70  	  0.82% 	  0.00%
[11/09 21:22:38    130s] #Complete Track Assignment.
[11/09 21:22:38    130s] #Total wire length = 117322 um.
[11/09 21:22:38    130s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:38    130s] #Total wire length on LAYER metal1 = 8821 um.
[11/09 21:22:38    130s] #Total wire length on LAYER metal2 = 55604 um.
[11/09 21:22:38    130s] #Total wire length on LAYER metal3 = 52897 um.
[11/09 21:22:38    130s] #Total number of vias = 3475
[11/09 21:22:38    130s] #Up-Via Summary (total 3475):
[11/09 21:22:38    130s] #           
[11/09 21:22:38    130s] #-----------------------
[11/09 21:22:38    130s] #  Metal 1         2242
[11/09 21:22:38    130s] #  Metal 2         1233
[11/09 21:22:38    130s] #-----------------------
[11/09 21:22:38    130s] #                  3475 
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.86 (MB), peak = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Cpu time = 00:00:00
[11/09 21:22:38    130s] #Elapsed time = 00:00:00
[11/09 21:22:38    130s] #Increased memory = 9.21 (MB)
[11/09 21:22:38    130s] #Total memory = 827.86 (MB)
[11/09 21:22:38    130s] #Peak memory = 916.21 (MB)
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Connectivity extraction summary:
[11/09 21:22:38    130s] #Total number of nets = 0.
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #
[11/09 21:22:38    130s] #Start Detail Routing..
[11/09 21:22:38    130s] #start initial detail routing ...
[11/09 21:22:39    131s] #    number of violations = 0
[11/09 21:22:39    131s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 873.02 (MB), peak = 916.21 (MB)
[11/09 21:22:39    131s] #start 1st optimization iteration ...
[11/09 21:22:39    131s] #    number of violations = 0
[11/09 21:22:39    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.02 (MB), peak = 916.21 (MB)
[11/09 21:22:39    131s] #Complete Detail Routing.
[11/09 21:22:39    131s] #Total wire length = 114207 um.
[11/09 21:22:39    131s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:39    131s] #Total number of vias = 3874
[11/09 21:22:39    131s] #Up-Via Summary (total 3874):
[11/09 21:22:39    131s] #           
[11/09 21:22:39    131s] #-----------------------
[11/09 21:22:39    131s] #  Metal 1         2364
[11/09 21:22:39    131s] #  Metal 2         1510
[11/09 21:22:39    131s] #-----------------------
[11/09 21:22:39    131s] #                  3874 
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Total number of DRC violations = 0
[11/09 21:22:39    131s] #Cpu time = 00:00:01
[11/09 21:22:39    131s] #Elapsed time = 00:00:01
[11/09 21:22:39    131s] #Increased memory = -2.91 (MB)
[11/09 21:22:39    131s] #Total memory = 824.95 (MB)
[11/09 21:22:39    131s] #Peak memory = 916.21 (MB)
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Connectivity extraction summary:
[11/09 21:22:39    131s] #Total number of nets = 0.
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Start Detail Routing..
[11/09 21:22:39    131s] #start initial detail routing ...
[11/09 21:22:39    131s] #    number of violations = 0
[11/09 21:22:39    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.73 (MB), peak = 916.21 (MB)
[11/09 21:22:39    131s] #start 1st optimization iteration ...
[11/09 21:22:39    131s] #    number of violations = 0
[11/09 21:22:39    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.73 (MB), peak = 916.21 (MB)
[11/09 21:22:39    131s] #Complete Detail Routing.
[11/09 21:22:39    131s] #Total wire length = 114207 um.
[11/09 21:22:39    131s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:39    131s] #Total number of vias = 3874
[11/09 21:22:39    131s] #Up-Via Summary (total 3874):
[11/09 21:22:39    131s] #           
[11/09 21:22:39    131s] #-----------------------
[11/09 21:22:39    131s] #  Metal 1         2364
[11/09 21:22:39    131s] #  Metal 2         1510
[11/09 21:22:39    131s] #-----------------------
[11/09 21:22:39    131s] #                  3874 
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Total number of DRC violations = 0
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #start routing for process antenna violation fix ...
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Connectivity extraction summary:
[11/09 21:22:39    131s] #Total number of nets = 0.
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.95 (MB), peak = 916.21 (MB)
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Total wire length = 114207 um.
[11/09 21:22:39    131s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:39    131s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:39    131s] #Total number of vias = 3874
[11/09 21:22:39    131s] #Up-Via Summary (total 3874):
[11/09 21:22:39    131s] #           
[11/09 21:22:39    131s] #-----------------------
[11/09 21:22:39    131s] #  Metal 1         2364
[11/09 21:22:39    131s] #  Metal 2         1510
[11/09 21:22:39    131s] #-----------------------
[11/09 21:22:39    131s] #                  3874 
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #Total number of DRC violations = 0
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #detailRoute Statistics:
[11/09 21:22:39    131s] #Cpu time = 00:00:01
[11/09 21:22:39    131s] #Elapsed time = 00:00:01
[11/09 21:22:39    131s] #Increased memory = -2.48 (MB)
[11/09 21:22:39    131s] #Total memory = 825.38 (MB)
[11/09 21:22:39    131s] #Peak memory = 916.21 (MB)
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] #globalDetailRoute statistics:
[11/09 21:22:39    131s] #Cpu time = 00:00:02
[11/09 21:22:39    131s] #Elapsed time = 00:00:02
[11/09 21:22:39    131s] #Increased memory = -7.68 (MB)
[11/09 21:22:39    131s] #Total memory = 820.30 (MB)
[11/09 21:22:39    131s] #Peak memory = 916.21 (MB)
[11/09 21:22:39    131s] #Number of warnings = 17
[11/09 21:22:39    131s] #Total number of warnings = 131
[11/09 21:22:39    131s] #Number of fails = 0
[11/09 21:22:39    131s] #Total number of fails = 0
[11/09 21:22:39    131s] #Complete globalDetailRoute on Sat Nov  9 21:22:39 2019
[11/09 21:22:39    131s] #
[11/09 21:22:39    131s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:22:39    131s] <CMD> extractRC
[11/09 21:22:39    131s] Extraction called for design 'layout_lab_design' of instances=18484 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:22:39    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:39    131s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:39    131s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:22:39    131s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:39    131s] Process corner(s) are loaded.
[11/09 21:22:39    131s]  Corner: osu05
[11/09 21:22:39    131s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:22:39    131s] Assumed metal fill uses the following parameters:
[11/09 21:22:39    131s]               Active Spacing      Min. Width
[11/09 21:22:39    131s]                 [microns]         [microns]
[11/09 21:22:39    131s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:22:39    131s]   Layer M1        0.600             0.400 
[11/09 21:22:39    131s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:22:39    131s]   Layer M2        0.600             0.400 
[11/09 21:22:39    131s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:22:39    131s]   Layer M3        0.600             0.400 
[11/09 21:22:39    131s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:22:39    131s]       RC Corner Indexes            0   
[11/09 21:22:39    131s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:39    131s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:22:39    131s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:39    131s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:39    131s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:39    131s] Shrink Factor                : 1.00000
[11/09 21:22:39    131s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:39    131s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:39    131s] Initializing multi-corner resistance tables ...
[11/09 21:22:39    131s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1090.5M)
[11/09 21:22:39    131s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:22:39    131s] Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 50.0312% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 70.0395% (CPU Time= 0:00:00.0  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 80.0332% (CPU Time= 0:00:00.1  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 90.027% (CPU Time= 0:00:00.1  MEM= 1166.5M)
[11/09 21:22:39    131s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1166.5M)
[11/09 21:22:39    131s] Number of Extracted Resistors     : 8739
[11/09 21:22:39    131s] Number of Extracted Ground Cap.   : 9407
[11/09 21:22:39    131s] Number of Extracted Coupling Cap. : 9520
[11/09 21:22:39    131s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:39    131s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:22:39    131s]  Corner: osu05
[11/09 21:22:39    131s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1128.5M)
[11/09 21:22:39    131s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:22:39    131s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 700 times net's RC data read were performed.
[11/09 21:22:39    132s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1132.496M)
[11/09 21:22:39    132s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:39    132s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1132.496M)
[11/09 21:22:39    132s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1132.496M)
[11/09 21:22:39    132s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:22:39    132s] <CMD> setOptMode -yieldEffort none
[11/09 21:22:39    132s] <CMD> setOptMode -effort high
[11/09 21:22:39    132s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:22:39    132s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:22:39    132s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:22:39    132s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:22:39    132s] <CMD> setOptMode -usefulSkew false
[11/09 21:22:39    132s] <CMD> optDesign -postRoute -incr
[11/09 21:22:39    132s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:22:39    132s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:22:39    132s] #spOpts: mergeVia=F 
[11/09 21:22:40    132s] Core basic site is core
[11/09 21:22:40    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:40    132s] Summary for sequential cells idenfication: 
[11/09 21:22:40    132s] Identified SBFF number: 3
[11/09 21:22:40    132s] Identified MBFF number: 0
[11/09 21:22:40    132s] Not identified SBFF number: 0
[11/09 21:22:40    132s] Not identified MBFF number: 0
[11/09 21:22:40    132s] Number of sequential cells which are not FFs: 1
[11/09 21:22:40    132s] 
[11/09 21:22:40    132s] #spOpts: mergeVia=F 
[11/09 21:22:40    132s] GigaOpt running with 1 threads.
[11/09 21:22:40    132s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:22:40    132s] #spOpts: mergeVia=F 
[11/09 21:22:40    132s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:40    132s] Initializing multi-corner resistance tables ...
[11/09 21:22:40    132s] Effort level <high> specified for reg2reg path_group
[11/09 21:22:40    132s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:22:40    132s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:22:40    132s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:22:40    132s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:22:40    132s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:22:40    132s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:22:40    132s] 	...
[11/09 21:22:40    132s] 	Reporting only the 20 first cells found...
[11/09 21:22:40    132s] 
[11/09 21:22:40    132s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1130.5M, totSessionCpu=0:02:12 **
[11/09 21:22:40    132s] **INFO: DRVs not fixed with -incr option
[11/09 21:22:40    132s] #Created 41 library cell signatures
[11/09 21:22:40    132s] #Created 709 NETS and 0 SPECIALNETS signatures
[11/09 21:22:40    132s] #Created 18484 instance signatures
[11/09 21:22:40    132s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.72 (MB), peak = 916.21 (MB)
[11/09 21:22:40    132s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.74 (MB), peak = 916.21 (MB)
[11/09 21:22:40    132s] Begin checking placement ... (start mem=1130.5M, init mem=1130.5M)
[11/09 21:22:40    132s] *info: Placed = 18460         
[11/09 21:22:40    132s] *info: Unplaced = 0           
[11/09 21:22:40    132s] Placement Density:100.00%(1602720/1602720)
[11/09 21:22:40    132s] Placement Density (including fixed std cells):100.00%(1602720/1602720)
[11/09 21:22:40    132s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1130.5M)
[11/09 21:22:40    132s]  Initial DC engine is -> aae
[11/09 21:22:40    132s]  
[11/09 21:22:40    132s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:22:40    132s]  
[11/09 21:22:40    132s]  
[11/09 21:22:40    132s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:22:40    132s]  
[11/09 21:22:40    132s] Reset EOS DB
[11/09 21:22:40    132s] Ignoring AAE DB Resetting ...
[11/09 21:22:40    132s]  Set Options for AAE Based Opt flow 
[11/09 21:22:40    132s] *** optDesign -postRoute ***
[11/09 21:22:40    132s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:22:40    132s] Setup Target Slack: user slack 0
[11/09 21:22:40    132s] Hold Target Slack: user slack 0
[11/09 21:22:40    132s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:22:40    132s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:40    132s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1132.5M)
[11/09 21:22:40    132s] Multi-VT timing optimization disabled based on library information.
[11/09 21:22:40    132s] Summary for sequential cells idenfication: 
[11/09 21:22:40    132s] Identified SBFF number: 3
[11/09 21:22:40    132s] Identified MBFF number: 0
[11/09 21:22:40    132s] Not identified SBFF number: 0
[11/09 21:22:40    132s] Not identified MBFF number: 0
[11/09 21:22:40    132s] Number of sequential cells which are not FFs: 1
[11/09 21:22:40    132s] 
[11/09 21:22:40    132s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:22:40    132s] Extraction called for design 'layout_lab_design' of instances=18484 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:22:40    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:40    132s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:40    132s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:22:40    132s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:40    132s] Process corner(s) are loaded.
[11/09 21:22:40    132s]  Corner: osu05
[11/09 21:22:40    132s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:22:40    132s] Assumed metal fill uses the following parameters:
[11/09 21:22:40    132s]               Active Spacing      Min. Width
[11/09 21:22:40    132s]                 [microns]         [microns]
[11/09 21:22:40    132s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:22:40    132s]   Layer M1        0.600             0.400 
[11/09 21:22:40    132s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:22:40    132s]   Layer M2        0.600             0.400 
[11/09 21:22:40    132s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:22:40    132s]   Layer M3        0.600             0.400 
[11/09 21:22:40    132s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:22:40    132s]       RC Corner Indexes            0   
[11/09 21:22:40    132s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:40    132s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:22:40    132s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:40    132s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:40    132s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:40    132s] Shrink Factor                : 1.00000
[11/09 21:22:40    132s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:40    132s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:40    132s] Initializing multi-corner resistance tables ...
[11/09 21:22:40    132s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1124.5M)
[11/09 21:22:40    132s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:22:40    132s] Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 50.0312% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 70.0395% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 80.0332% (CPU Time= 0:00:00.0  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 90.027% (CPU Time= 0:00:00.1  MEM= 1180.5M)
[11/09 21:22:40    132s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1180.5M)
[11/09 21:22:40    132s] Number of Extracted Resistors     : 8739
[11/09 21:22:40    132s] Number of Extracted Ground Cap.   : 9407
[11/09 21:22:40    132s] Number of Extracted Coupling Cap. : 9520
[11/09 21:22:40    132s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:40    132s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:22:40    132s]  Corner: osu05
[11/09 21:22:40    132s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1142.5M)
[11/09 21:22:40    132s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:22:40    132s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 700 times net's RC data read were performed.
[11/09 21:22:40    132s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1146.480M)
[11/09 21:22:40    132s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:40    132s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1146.480M)
[11/09 21:22:40    132s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1146.480M)
[11/09 21:22:40    132s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:40    132s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1146.5M)
[11/09 21:22:40    132s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:40    132s] Initializing multi-corner resistance tables ...
[11/09 21:22:40    132s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:22:40    132s] #################################################################################
[11/09 21:22:40    132s] # Design Stage: PostRoute
[11/09 21:22:40    132s] # Design Name: layout_lab_design
[11/09 21:22:40    132s] # Design Mode: 90nm
[11/09 21:22:40    132s] # Analysis Mode: MMMC OCV 
[11/09 21:22:40    132s] # Parasitics Mode: SPEF/RCDB
[11/09 21:22:40    132s] # Signoff Settings: SI On 
[11/09 21:22:40    132s] #################################################################################
[11/09 21:22:40    132s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:40    132s] Setting infinite Tws ...
[11/09 21:22:40    132s] First Iteration Infinite Tw... 
[11/09 21:22:40    132s] Calculate early delays in OCV mode...
[11/09 21:22:40    132s] Calculate late delays in OCV mode...
[11/09 21:22:40    132s] Topological Sorting (CPU = 0:00:00.0, MEM = 1144.5M, InitMEM = 1144.5M)
[11/09 21:22:40    132s] Total number of fetched objects 700
[11/09 21:22:40    132s] AAE_INFO-618: Total number of nets in the design is 709,  98.6 percent of the nets selected for SI analysis
[11/09 21:22:40    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:40    132s] End delay calculation. (MEM=1197.4 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:22:40    132s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:22:40    132s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1197.4M) ***
[11/09 21:22:40    132s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1197.4M)
[11/09 21:22:40    132s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:22:40    132s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1197.4M)
[11/09 21:22:40    132s] 
[11/09 21:22:40    132s] Executing IPO callback for view pruning ..
[11/09 21:22:40    132s] Starting SI iteration 2
[11/09 21:22:40    132s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:40    132s] Calculate early delays in OCV mode...
[11/09 21:22:40    132s] Calculate late delays in OCV mode...
[11/09 21:22:40    132s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:40    132s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 700. 
[11/09 21:22:40    132s] Total number of fetched objects 700
[11/09 21:22:40    132s] AAE_INFO-618: Total number of nets in the design is 709,  0.0 percent of the nets selected for SI analysis
[11/09 21:22:40    132s] End delay calculation. (MEM=1205.45 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:22:40    132s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1205.4M) ***
[11/09 21:22:40    132s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:13 mem=1205.4M)
[11/09 21:22:40    132s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.756  |  3.756  |  5.973  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.090%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1109.7M, totSessionCpu=0:02:13 **
[11/09 21:22:40    132s] Setting latch borrow mode to budget during optimization.
[11/09 21:22:40    132s] *** Timing Is met
[11/09 21:22:40    132s] *** Check timing (0:00:00.0)
[11/09 21:22:40    132s] *** Setup timing is met (target slack 0ns)
[11/09 21:22:41    132s]   Timing/DRV Snapshot: (REF)
[11/09 21:22:41    132s]      Weighted WNS: 0.000
[11/09 21:22:41    132s]       All  PG WNS: 0.000
[11/09 21:22:41    132s]       High PG WNS: 0.000
[11/09 21:22:41    132s]       All  PG TNS: 0.000
[11/09 21:22:41    132s]       High PG TNS: 0.000
[11/09 21:22:41    132s]          Tran DRV: 0
[11/09 21:22:41    132s]           Cap DRV: 0
[11/09 21:22:41    132s]        Fanout DRV: 0
[11/09 21:22:41    132s]            Glitch: 0
[11/09 21:22:41    132s]    Category Slack: { [L, 3.756] [H, 3.756] }
[11/09 21:22:41    132s] 
[11/09 21:22:41    132s] Summary for sequential cells idenfication: 
[11/09 21:22:41    132s] Identified SBFF number: 3
[11/09 21:22:41    132s] Identified MBFF number: 0
[11/09 21:22:41    132s] Not identified SBFF number: 0
[11/09 21:22:41    132s] Not identified MBFF number: 0
[11/09 21:22:41    132s] Number of sequential cells which are not FFs: 1
[11/09 21:22:41    132s] 
[11/09 21:22:41    133s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:22:41    133s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:22:41    133s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.756  |  3.756  |  5.973  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.090%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1131.7M, totSessionCpu=0:02:13 **
[11/09 21:22:41    133s] -routeWithEco false                      # bool, default=false
[11/09 21:22:41    133s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:22:41    133s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:22:41    133s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:22:41    133s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:22:41    133s] 
[11/09 21:22:41    133s] globalDetailRoute
[11/09 21:22:41    133s] 
[11/09 21:22:41    133s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:22:41    133s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:22:41    133s] #setNanoRouteMode -routeWithEco true
[11/09 21:22:41    133s] #Start globalDetailRoute on Sat Nov  9 21:22:41 2019
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 700 times net's RC data read were performed.
[11/09 21:22:41    133s] ### Net info: total nets: 709
[11/09 21:22:41    133s] ### Net info: dirty nets: 0
[11/09 21:22:41    133s] ### Net info: marked as disconnected nets: 0
[11/09 21:22:41    133s] ### Net info: fully routed nets: 685
[11/09 21:22:41    133s] ### Net info: trivial (single pin) nets: 0
[11/09 21:22:41    133s] ### Net info: unrouted nets: 24
[11/09 21:22:41    133s] ### Net info: re-extraction nets: 0
[11/09 21:22:41    133s] ### Net info: ignored nets: 0
[11/09 21:22:41    133s] ### Net info: skip routing nets: 0
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:41    133s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:22:41    133s] #Loading the last recorded routing design signature
[11/09 21:22:41    133s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:22:41    133s] #No placement changes detected since last routing
[11/09 21:22:41    133s] #Start routing data preparation.
[11/09 21:22:41    133s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:22:41    133s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:22:41    133s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:22:41    133s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:22:41    133s] #Voltage range [0.000 - 5.000] has 707 nets.
[11/09 21:22:41    133s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:22:41    133s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:22:41    133s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:22:41    133s] #Regenerating Ggrids automatically.
[11/09 21:22:41    133s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:22:41    133s] #Using automatically generated G-grids.
[11/09 21:22:41    133s] #Done routing data preparation.
[11/09 21:22:41    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.19 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #Merging special wires...
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Connectivity extraction summary:
[11/09 21:22:41    133s] #66 routed nets are extracted.
[11/09 21:22:41    133s] #619 routed net(s) are imported.
[11/09 21:22:41    133s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:22:41    133s] #Total number of nets = 709.
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:22:41    133s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Connectivity extraction summary:
[11/09 21:22:41    133s] #Total number of nets = 0.
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Cpu time = 00:00:00
[11/09 21:22:41    133s] #Elapsed time = 00:00:00
[11/09 21:22:41    133s] #Increased memory = 0.22 (MB)
[11/09 21:22:41    133s] #Total memory = 863.19 (MB)
[11/09 21:22:41    133s] #Peak memory = 916.21 (MB)
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Connectivity extraction summary:
[11/09 21:22:41    133s] #Total number of nets = 0.
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Start Detail Routing..
[11/09 21:22:41    133s] #start initial detail routing ...
[11/09 21:22:41    133s] #    number of violations = 0
[11/09 21:22:41    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.96 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #start 1st optimization iteration ...
[11/09 21:22:41    133s] #    number of violations = 0
[11/09 21:22:41    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.96 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #Complete Detail Routing.
[11/09 21:22:41    133s] #Total wire length = 114207 um.
[11/09 21:22:41    133s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:41    133s] #Total number of vias = 3874
[11/09 21:22:41    133s] #Up-Via Summary (total 3874):
[11/09 21:22:41    133s] #           
[11/09 21:22:41    133s] #-----------------------
[11/09 21:22:41    133s] #  Metal 1         2364
[11/09 21:22:41    133s] #  Metal 2         1510
[11/09 21:22:41    133s] #-----------------------
[11/09 21:22:41    133s] #                  3874 
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Total number of DRC violations = 0
[11/09 21:22:41    133s] #Cpu time = 00:00:00
[11/09 21:22:41    133s] #Elapsed time = 00:00:00
[11/09 21:22:41    133s] #Increased memory = 0.00 (MB)
[11/09 21:22:41    133s] #Total memory = 863.19 (MB)
[11/09 21:22:41    133s] #Peak memory = 916.21 (MB)
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Connectivity extraction summary:
[11/09 21:22:41    133s] #Total number of nets = 0.
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Start Detail Routing..
[11/09 21:22:41    133s] #start initial detail routing ...
[11/09 21:22:41    133s] #    number of violations = 0
[11/09 21:22:41    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.96 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #start 1st optimization iteration ...
[11/09 21:22:41    133s] #    number of violations = 0
[11/09 21:22:41    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.96 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #Complete Detail Routing.
[11/09 21:22:41    133s] #Total wire length = 114207 um.
[11/09 21:22:41    133s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:41    133s] #Total number of vias = 3874
[11/09 21:22:41    133s] #Up-Via Summary (total 3874):
[11/09 21:22:41    133s] #           
[11/09 21:22:41    133s] #-----------------------
[11/09 21:22:41    133s] #  Metal 1         2364
[11/09 21:22:41    133s] #  Metal 2         1510
[11/09 21:22:41    133s] #-----------------------
[11/09 21:22:41    133s] #                  3874 
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Total number of DRC violations = 0
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #start routing for process antenna violation fix ...
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Connectivity extraction summary:
[11/09 21:22:41    133s] #Total number of nets = 0.
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.19 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Total wire length = 114207 um.
[11/09 21:22:41    133s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:41    133s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:41    133s] #Total number of vias = 3874
[11/09 21:22:41    133s] #Up-Via Summary (total 3874):
[11/09 21:22:41    133s] #           
[11/09 21:22:41    133s] #-----------------------
[11/09 21:22:41    133s] #  Metal 1         2364
[11/09 21:22:41    133s] #  Metal 2         1510
[11/09 21:22:41    133s] #-----------------------
[11/09 21:22:41    133s] #                  3874 
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #Total number of DRC violations = 0
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #detailRoute Statistics:
[11/09 21:22:41    133s] #Cpu time = 00:00:00
[11/09 21:22:41    133s] #Elapsed time = 00:00:00
[11/09 21:22:41    133s] #Increased memory = 0.42 (MB)
[11/09 21:22:41    133s] #Total memory = 863.61 (MB)
[11/09 21:22:41    133s] #Peak memory = 916.21 (MB)
[11/09 21:22:41    133s] #Updating routing design signature
[11/09 21:22:41    133s] #Created 41 library cell signatures
[11/09 21:22:41    133s] #Created 709 NETS and 0 SPECIALNETS signatures
[11/09 21:22:41    133s] #Created 18484 instance signatures
[11/09 21:22:41    133s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.61 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.62 (MB), peak = 916.21 (MB)
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] #globalDetailRoute statistics:
[11/09 21:22:41    133s] #Cpu time = 00:00:00
[11/09 21:22:41    133s] #Elapsed time = 00:00:00
[11/09 21:22:41    133s] #Increased memory = -24.73 (MB)
[11/09 21:22:41    133s] #Total memory = 838.32 (MB)
[11/09 21:22:41    133s] #Peak memory = 916.21 (MB)
[11/09 21:22:41    133s] #Number of warnings = 18
[11/09 21:22:41    133s] #Total number of warnings = 149
[11/09 21:22:41    133s] #Number of fails = 0
[11/09 21:22:41    133s] #Total number of fails = 0
[11/09 21:22:41    133s] #Complete globalDetailRoute on Sat Nov  9 21:22:41 2019
[11/09 21:22:41    133s] #
[11/09 21:22:41    133s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1098.7M, totSessionCpu=0:02:13 **
[11/09 21:22:41    133s] -routeWithEco false                      # bool, default=false
[11/09 21:22:41    133s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:22:41    133s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:22:41    133s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:22:41    133s] Extraction called for design 'layout_lab_design' of instances=18484 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:22:41    133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:22:41    133s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:22:41    133s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:22:41    133s] RC Extraction called in multi-corner(1) mode.
[11/09 21:22:41    133s] Process corner(s) are loaded.
[11/09 21:22:41    133s]  Corner: osu05
[11/09 21:22:41    133s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:22:41    133s] Assumed metal fill uses the following parameters:
[11/09 21:22:41    133s]               Active Spacing      Min. Width
[11/09 21:22:41    133s]                 [microns]         [microns]
[11/09 21:22:41    133s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:22:41    133s]   Layer M1        0.600             0.400 
[11/09 21:22:41    133s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:22:41    133s]   Layer M2        0.600             0.400 
[11/09 21:22:41    133s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:22:41    133s]   Layer M3        0.600             0.400 
[11/09 21:22:41    133s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:22:41    133s]       RC Corner Indexes            0   
[11/09 21:22:41    133s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:22:41    133s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:22:41    133s] Resistance Scaling Factor    : 1.00000 
[11/09 21:22:41    133s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:22:41    133s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:22:41    133s] Shrink Factor                : 1.00000
[11/09 21:22:41    133s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:22:41    133s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:41    133s] Initializing multi-corner resistance tables ...
[11/09 21:22:41    133s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1098.7M)
[11/09 21:22:41    133s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:22:41    133s] Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 50.0312% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 70.0395% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 80.0332% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 90.027% (CPU Time= 0:00:00.0  MEM= 1175.7M)
[11/09 21:22:41    133s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1175.7M)
[11/09 21:22:41    133s] Number of Extracted Resistors     : 8739
[11/09 21:22:41    133s] Number of Extracted Ground Cap.   : 9407
[11/09 21:22:41    133s] Number of Extracted Coupling Cap. : 9520
[11/09 21:22:41    133s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:41    133s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:22:41    133s]  Corner: osu05
[11/09 21:22:41    133s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1143.7M)
[11/09 21:22:41    133s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:22:41    133s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 700 times net's RC data read were performed.
[11/09 21:22:41    133s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1141.691M)
[11/09 21:22:41    133s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:41    133s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1141.691M)
[11/09 21:22:41    133s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1141.691M)
[11/09 21:22:41    133s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1113.7M, totSessionCpu=0:02:13 **
[11/09 21:22:41    133s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:22:41    133s] Begin IPO call back ...
[11/09 21:22:41    133s] End IPO call back ...
[11/09 21:22:41    133s] #################################################################################
[11/09 21:22:41    133s] # Design Stage: PostRoute
[11/09 21:22:41    133s] # Design Name: layout_lab_design
[11/09 21:22:41    133s] # Design Mode: 90nm
[11/09 21:22:41    133s] # Analysis Mode: MMMC OCV 
[11/09 21:22:41    133s] # Parasitics Mode: SPEF/RCDB
[11/09 21:22:41    133s] # Signoff Settings: SI On 
[11/09 21:22:41    133s] #################################################################################
[11/09 21:22:41    133s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:41    133s] Setting infinite Tws ...
[11/09 21:22:41    133s] First Iteration Infinite Tw... 
[11/09 21:22:41    133s] Calculate early delays in OCV mode...
[11/09 21:22:41    133s] Calculate late delays in OCV mode...
[11/09 21:22:41    133s] Topological Sorting (CPU = 0:00:00.0, MEM = 1114.7M, InitMEM = 1114.7M)
[11/09 21:22:41    133s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:41    133s] Initializing multi-corner resistance tables ...
[11/09 21:22:41    133s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:22:41    133s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1132.9M)
[11/09 21:22:41    133s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:42    133s] Total number of fetched objects 700
[11/09 21:22:42    133s] AAE_INFO-618: Total number of nets in the design is 709,  98.6 percent of the nets selected for SI analysis
[11/09 21:22:42    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:42    133s] End delay calculation. (MEM=1169.62 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:22:42    133s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:22:42    133s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1169.6M) ***
[11/09 21:22:42    133s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1169.6M)
[11/09 21:22:42    133s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:22:42    133s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1169.6M)
[11/09 21:22:42    133s] Starting SI iteration 2
[11/09 21:22:42    133s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:22:42    133s] Calculate early delays in OCV mode...
[11/09 21:22:42    133s] Calculate late delays in OCV mode...
[11/09 21:22:42    133s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:22:42    133s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 700. 
[11/09 21:22:42    133s] Total number of fetched objects 700
[11/09 21:22:42    133s] AAE_INFO-618: Total number of nets in the design is 709,  0.0 percent of the nets selected for SI analysis
[11/09 21:22:42    133s] End delay calculation. (MEM=1177.67 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:22:42    133s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1177.7M) ***
[11/09 21:22:42    134s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:14 mem=1177.7M)
[11/09 21:22:42    134s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1112.9M, totSessionCpu=0:02:14 **
[11/09 21:22:42    134s] *** Timing Is met
[11/09 21:22:42    134s] *** Check timing (0:00:00.0)
[11/09 21:22:42    134s] Running postRoute recovery in postEcoRoute mode
[11/09 21:22:42    134s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1112.9M, totSessionCpu=0:02:14 **
[11/09 21:22:42    134s]   Timing/DRV Snapshot: (TGT)
[11/09 21:22:42    134s]      Weighted WNS: 0.000
[11/09 21:22:42    134s]       All  PG WNS: 0.000
[11/09 21:22:42    134s]       High PG WNS: 0.000
[11/09 21:22:42    134s]       All  PG TNS: 0.000
[11/09 21:22:42    134s]       High PG TNS: 0.000
[11/09 21:22:42    134s]          Tran DRV: 0
[11/09 21:22:42    134s]           Cap DRV: 0
[11/09 21:22:42    134s]        Fanout DRV: 0
[11/09 21:22:42    134s]            Glitch: 0
[11/09 21:22:42    134s]    Category Slack: { [L, 3.756] [H, 3.756] }
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] Checking setup slack degradation ...
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] Recovery Manager:
[11/09 21:22:42    134s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:22:42    134s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:22:42    134s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:22:42    134s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] Checking DRV degradation...
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] Recovery Manager:
[11/09 21:22:42    134s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:22:42    134s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:22:42    134s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:22:42    134s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:22:42    134s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1112.90M, totSessionCpu=0:02:14).
[11/09 21:22:42    134s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1112.9M, totSessionCpu=0:02:14 **
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] Latch borrow mode reset to max_borrow
[11/09 21:22:42    134s] Reported timing to dir ./timingReports
[11/09 21:22:42    134s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1112.9M, totSessionCpu=0:02:14 **
[11/09 21:22:42    134s] Begin: glitch net info
[11/09 21:22:42    134s] glitch slack range: number of glitch nets
[11/09 21:22:42    134s] glitch slack < -0.32 : 0
[11/09 21:22:42    134s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:22:42    134s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:22:42    134s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:22:42    134s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:22:42    134s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:22:42    134s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:22:42    134s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:22:42    134s] -0.04 < glitch slack : 0
[11/09 21:22:42    134s] End: glitch net info
[11/09 21:22:42    134s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.756  |  3.756  |  5.973  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.090%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1112.9M, totSessionCpu=0:02:14 **
[11/09 21:22:42    134s]  ReSet Options after AAE Based Opt flow 
[11/09 21:22:42    134s] *** Finished optDesign ***
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.3 real=0:00:02.8)
[11/09 21:22:42    134s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:42    134s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.4)
[11/09 21:22:42    134s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:22:42    134s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:42    134s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[11/09 21:22:42    134s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:22:42    134s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:42    134s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:42    134s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:42    134s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:22:42    134s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:22:42    134s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:22:42    134s] Type 'man IMPSP-5217' for more detail.
[11/09 21:22:42    134s] Core basic site is core
[11/09 21:22:42    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:42    134s]   Signal wire search tree: 8769 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:22:42    134s] *INFO: Adding fillers to top-module.
[11/09 21:22:42    134s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:22:42    134s] <CMD> ecoRoute
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] globalDetailRoute
[11/09 21:22:42    134s] 
[11/09 21:22:42    134s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:22:42    134s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:22:42    134s] #setNanoRouteMode -routeWithEco true
[11/09 21:22:42    134s] #Start globalDetailRoute on Sat Nov  9 21:22:42 2019
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 700 times net's RC data read were performed.
[11/09 21:22:42    134s] ### Net info: total nets: 709
[11/09 21:22:42    134s] ### Net info: dirty nets: 0
[11/09 21:22:42    134s] ### Net info: marked as disconnected nets: 0
[11/09 21:22:42    134s] ### Net info: fully routed nets: 685
[11/09 21:22:42    134s] ### Net info: trivial (single pin) nets: 0
[11/09 21:22:42    134s] ### Net info: unrouted nets: 24
[11/09 21:22:42    134s] ### Net info: re-extraction nets: 0
[11/09 21:22:42    134s] ### Net info: ignored nets: 0
[11/09 21:22:42    134s] ### Net info: skip routing nets: 0
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:22:42    134s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:22:42    134s] #Start routing data preparation.
[11/09 21:22:42    134s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:22:42    134s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:22:42    134s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:22:42    134s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:22:42    134s] #Voltage range [0.000 - 5.000] has 707 nets.
[11/09 21:22:42    134s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:22:42    134s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:22:42    134s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:22:42    134s] #Regenerating Ggrids automatically.
[11/09 21:22:42    134s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:22:42    134s] #Using automatically generated G-grids.
[11/09 21:22:42    134s] #Done routing data preparation.
[11/09 21:22:42    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.75 (MB), peak = 916.21 (MB)
[11/09 21:22:42    134s] #Merging special wires...
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Connectivity extraction summary:
[11/09 21:22:42    134s] #Total number of nets = 0.
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Connectivity extraction summary:
[11/09 21:22:42    134s] #Total number of nets = 0.
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Cpu time = 00:00:00
[11/09 21:22:42    134s] #Elapsed time = 00:00:00
[11/09 21:22:42    134s] #Increased memory = 0.86 (MB)
[11/09 21:22:42    134s] #Total memory = 858.83 (MB)
[11/09 21:22:42    134s] #Peak memory = 916.21 (MB)
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Connectivity extraction summary:
[11/09 21:22:42    134s] #Total number of nets = 0.
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Start Detail Routing..
[11/09 21:22:42    134s] #start initial detail routing ...
[11/09 21:22:42    134s] #    number of violations = 0
[11/09 21:22:42    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.80 (MB), peak = 916.21 (MB)
[11/09 21:22:42    134s] #start 1st optimization iteration ...
[11/09 21:22:42    134s] #    number of violations = 0
[11/09 21:22:42    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.81 (MB), peak = 916.21 (MB)
[11/09 21:22:42    134s] #Complete Detail Routing.
[11/09 21:22:42    134s] #Total wire length = 114207 um.
[11/09 21:22:42    134s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:42    134s] #Total number of vias = 3874
[11/09 21:22:42    134s] #Up-Via Summary (total 3874):
[11/09 21:22:42    134s] #           
[11/09 21:22:42    134s] #-----------------------
[11/09 21:22:42    134s] #  Metal 1         2364
[11/09 21:22:42    134s] #  Metal 2         1510
[11/09 21:22:42    134s] #-----------------------
[11/09 21:22:42    134s] #                  3874 
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Total number of DRC violations = 0
[11/09 21:22:42    134s] #Cpu time = 00:00:00
[11/09 21:22:42    134s] #Elapsed time = 00:00:00
[11/09 21:22:42    134s] #Increased memory = 0.20 (MB)
[11/09 21:22:42    134s] #Total memory = 859.04 (MB)
[11/09 21:22:42    134s] #Peak memory = 916.21 (MB)
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Connectivity extraction summary:
[11/09 21:22:42    134s] #Total number of nets = 0.
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Start Detail Routing..
[11/09 21:22:42    134s] #start initial detail routing ...
[11/09 21:22:42    134s] #    number of violations = 0
[11/09 21:22:42    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.84 (MB), peak = 916.21 (MB)
[11/09 21:22:42    134s] #start 1st optimization iteration ...
[11/09 21:22:42    134s] #    number of violations = 0
[11/09 21:22:42    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.84 (MB), peak = 916.21 (MB)
[11/09 21:22:42    134s] #Complete Detail Routing.
[11/09 21:22:42    134s] #Total wire length = 114207 um.
[11/09 21:22:42    134s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:42    134s] #Total number of vias = 3874
[11/09 21:22:42    134s] #Up-Via Summary (total 3874):
[11/09 21:22:42    134s] #           
[11/09 21:22:42    134s] #-----------------------
[11/09 21:22:42    134s] #  Metal 1         2364
[11/09 21:22:42    134s] #  Metal 2         1510
[11/09 21:22:42    134s] #-----------------------
[11/09 21:22:42    134s] #                  3874 
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Total number of DRC violations = 0
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #start routing for process antenna violation fix ...
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Connectivity extraction summary:
[11/09 21:22:42    134s] #Total number of nets = 0.
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.07 (MB), peak = 916.21 (MB)
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Total wire length = 114207 um.
[11/09 21:22:42    134s] #Total half perimeter of net bounding box = 89862 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal1 = 15738 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal2 = 58459 um.
[11/09 21:22:42    134s] #Total wire length on LAYER metal3 = 40010 um.
[11/09 21:22:42    134s] #Total number of vias = 3874
[11/09 21:22:42    134s] #Up-Via Summary (total 3874):
[11/09 21:22:42    134s] #           
[11/09 21:22:42    134s] #-----------------------
[11/09 21:22:42    134s] #  Metal 1         2364
[11/09 21:22:42    134s] #  Metal 2         1510
[11/09 21:22:42    134s] #-----------------------
[11/09 21:22:42    134s] #                  3874 
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #Total number of DRC violations = 0
[11/09 21:22:42    134s] #
[11/09 21:22:42    134s] #detailRoute Statistics:
[11/09 21:22:42    134s] #Cpu time = 00:00:00
[11/09 21:22:42    134s] #Elapsed time = 00:00:00
[11/09 21:22:42    134s] #Increased memory = 0.66 (MB)
[11/09 21:22:42    134s] #Total memory = 859.49 (MB)
[11/09 21:22:42    134s] #Peak memory = 916.21 (MB)
[11/09 21:22:43    134s] #
[11/09 21:22:43    134s] #globalDetailRoute statistics:
[11/09 21:22:43    134s] #Cpu time = 00:00:00
[11/09 21:22:43    134s] #Elapsed time = 00:00:00
[11/09 21:22:43    134s] #Increased memory = -28.46 (MB)
[11/09 21:22:43    134s] #Total memory = 834.23 (MB)
[11/09 21:22:43    134s] #Peak memory = 916.21 (MB)
[11/09 21:22:43    134s] #Number of warnings = 18
[11/09 21:22:43    134s] #Total number of warnings = 167
[11/09 21:22:43    134s] #Number of fails = 0
[11/09 21:22:43    134s] #Total number of fails = 0
[11/09 21:22:43    134s] #Complete globalDetailRoute on Sat Nov  9 21:22:43 2019
[11/09 21:22:43    134s] #
[11/09 21:22:43    134s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:22:43    134s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:22:43    134s] Start Time: Sat Nov  9 21:22:43 2019
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Design Name: layout_lab_design
[11/09 21:22:43    134s] Database Units: 1000
[11/09 21:22:43    134s] Design Boundary: (0.0000, 0.0000) (1972.8000, 1962.0000)
[11/09 21:22:43    134s] Error Limit = 1000; Warning Limit = 50
[11/09 21:22:43    134s] Check all nets
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Begin Summary 
[11/09 21:22:43    134s]   Found no problems or warnings.
[11/09 21:22:43    134s] End Summary
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] End Time: Sat Nov  9 21:22:43 2019
[11/09 21:22:43    134s] Time Elapsed: 0:00:00.0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:22:43    134s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:22:43    134s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] <CMD> verify_drc
[11/09 21:22:43    134s]  *** Starting Verify DRC (MEM: 1079.1) ***
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]   VERIFY DRC ...... Starting Verification
[11/09 21:22:43    134s]   VERIFY DRC ...... Initializing
[11/09 21:22:43    134s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:22:43    134s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:22:43    134s]   VERIFY DRC ...... Using new threading
[11/09 21:22:43    134s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/09 21:22:43    134s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]   Verification Complete : 0 Viols.
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 61.3M) ***
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:22:43    134s] Parse map file...
[11/09 21:22:43    134s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:22:43    134s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:22:43    134s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:22:43    134s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:22:43    134s] Writing GDSII file ...
[11/09 21:22:43    134s] 	****** db unit per micron = 1000 ******
[11/09 21:22:43    134s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:22:43    134s] 	****** unit scaling factor = 1 ******
[11/09 21:22:43    134s] Output for instance
[11/09 21:22:43    134s] Output for bump
[11/09 21:22:43    134s] Output for physical terminals
[11/09 21:22:43    134s] Output for logical terminals
[11/09 21:22:43    134s] Output for regular nets
[11/09 21:22:43    134s] Output for special nets and metal fills
[11/09 21:22:43    134s] Output for via structure generation
[11/09 21:22:43    134s] Statistics for GDS generated (version 3)
[11/09 21:22:43    134s] ----------------------------------------
[11/09 21:22:43    134s] Stream Out Layer Mapping Information:
[11/09 21:22:43    134s] GDS Layer Number          GDS Layer Name
[11/09 21:22:43    134s] ----------------------------------------
[11/09 21:22:43    134s]     49                            metal1
[11/09 21:22:43    134s]     50                               via
[11/09 21:22:43    134s]     51                            metal2
[11/09 21:22:43    134s]     61                              via2
[11/09 21:22:43    134s]     62                            metal3
[11/09 21:22:43    134s]     49                            metal1
[11/09 21:22:43    134s]     51                            metal2
[11/09 21:22:43    134s]     62                            metal3
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Stream Out Information Processed for GDS version 3:
[11/09 21:22:43    134s] Units: 1000 DBU
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Object                             Count
[11/09 21:22:43    134s] ----------------------------------------
[11/09 21:22:43    134s] Instances                          18484
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Ports/Pins                             0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Nets                                4892
[11/09 21:22:43    134s]     metal layer metal1              1382
[11/09 21:22:43    134s]     metal layer metal2              2591
[11/09 21:22:43    134s]     metal layer metal3               919
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]     Via Instances                   3874
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Special Nets                         148
[11/09 21:22:43    134s]     metal layer metal1               142
[11/09 21:22:43    134s]     metal layer metal2                 6
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]     Via Instances                    102
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Metal Fills                            0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]     Via Instances                      0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Metal FillOPCs                         0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s]     Via Instances                      0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Text                                  16
[11/09 21:22:43    134s]     metal layer metal1                 1
[11/09 21:22:43    134s]     metal layer metal3                15
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Blockages                              0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Custom Text                            0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Custom Box                             0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Trim Metal                             0
[11/09 21:22:43    134s] 
[11/09 21:22:43    134s] Output for cells
[11/09 21:22:43    134s] **WARN: (IMPOGDS-1176):	There are 69 empty cells. Check innovus.log# for the details.
[11/09 21:22:43    134s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:22:43    134s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:22:43    134s] ######Streamout is finished!
[11/09 21:22:43    134s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:22:43    134s] Writing Netlist "final.v" ...
[11/09 21:22:43    134s] <CMD> rcOut -spf final.dspf
[11/09 21:22:43    134s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:22:43    134s] Type 'man IMPDC-495' for more detail.
[11/09 21:22:43    134s] 
[11/09 21:22:53    136s] <CMD> pan -323.013 -209.958
[11/09 21:23:02    138s] <CMD> pan 248.707 84.308
[11/09 21:23:23    141s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:23:23    141s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:23:23    141s] <CMD> getDrawView
[11/09 21:23:23    141s] <CMD> loadWorkspace -name Physical
[11/09 21:23:23    141s] <CMD> win
[11/09 21:23:23    141s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:23:23    141s] <CMD> set conf_qxconf_file NULL
[11/09 21:23:23    141s] <CMD> set conf_qxlib_file NULL
[11/09 21:23:23    141s] <CMD> set defHierChar /
[11/09 21:23:23    141s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:23:23    141s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:23:23    141s] <CMD> set distributed_client_message_echo 1
[11/09 21:23:23    141s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:23:23    141s] <CMD> set floorplan_default_site core
[11/09 21:23:23    141s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:23:23    141s] <CMD> set init_gnd_net gnd
[11/09 21:23:23    141s] <CMD> set init_io_file innovus.io
[11/09 21:23:23    141s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:23:23    141s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:23:23    141s] <CMD> set init_oa_search_lib {}
[11/09 21:23:23    141s] <CMD> set init_pwr_net vdd
[11/09 21:23:23    141s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:23:23    141s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:23:23    141s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:23:23    141s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:23:23    141s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:23:23    141s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:23:23    141s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:23:23    141s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:23:23    141s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:23:23    141s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:23:23    141s] <CMD> init_design
[11/09 21:23:23    141s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:23:23    141s] 
[11/09 21:23:23    141s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:23:23    141s] Severity  ID               Count  Summary                                  
[11/09 21:23:23    141s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:23:23    141s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:23:23    141s] 
[11/09 21:23:23    141s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:23:23    141s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:23:23    141s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:23:23    141s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:23:23    141s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:23:23    141s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:23:23    141s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:23:23    141s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:23:23    141s] <CMD> unfixAllIos
[11/09 21:23:23    141s] <CMD> legalizePin
[11/09 21:23:23    141s] #- Begin legalizePin (date=11/09 21:23:23, mem=1139.5M)
[11/09 21:23:23    141s] 
[11/09 21:23:23    141s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:23:23    141s] Summary report for top level: [layout_lab_design] 
[11/09 21:23:23    141s] 	Total Pads                         : 16
[11/09 21:23:23    141s] 	Total Pins                         : 0
[11/09 21:23:23    141s] 	Legally Assigned Pins              : 0
[11/09 21:23:23    141s] 	Illegally Assigned Pins            : 0
[11/09 21:23:23    141s] 	Unplaced Pins                      : 0
[11/09 21:23:23    141s] 	Constant/Spl Net Pins              : 0
[11/09 21:23:23    141s] 	Internal Pins                      : 0
[11/09 21:23:23    141s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:23:23    141s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:23:23    141s] End of Summary report
[11/09 21:23:23    141s] End pin legalization for the partition [layout_lab_design].
[11/09 21:23:23    141s] 
[11/09 21:23:23    141s] #- End legalizePin (date=11/09 21:23:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1139.5M, current mem=1139.5M)
[11/09 21:23:23    141s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:23:23    141s] #- Begin addRing (date=11/09 21:23:23, mem=1139.5M)
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:23:23    141s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:23:23    141s] 
[11/09 21:23:23    141s] Ring generation is complete; vias are now being generated.
[11/09 21:23:23    141s] addRing created 8 wires.
[11/09 21:23:23    141s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:23:23    141s] +--------+----------------+----------------+
[11/09 21:23:23    141s] |  Layer |     Created    |     Deleted    |
[11/09 21:23:23    141s] +--------+----------------+----------------+
[11/09 21:23:23    141s] | metal1 |        4       |       NA       |
[11/09 21:23:23    141s] |   via  |        8       |        0       |
[11/09 21:23:23    141s] | metal2 |        4       |       NA       |
[11/09 21:23:23    141s] +--------+----------------+----------------+
[11/09 21:23:23    141s] #- End addRing (date=11/09 21:23:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1139.5M, current mem=1139.5M)
[11/09 21:23:23    141s] <CMD> setPlaceMode -congEffort medium
[11/09 21:23:23    141s] <CMD> placeDesign -inPlaceOpt
[11/09 21:23:23    141s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:23:23    141s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:23:23    141s] *** Starting placeDesign concurrent flow ***
[11/09 21:23:23    141s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:23:23    141s] Set Using Default Delay Limit as 101.
[11/09 21:23:23    141s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:23:23    141s] Set Default Net Delay as 0 ps.
[11/09 21:23:23    141s] Set Default Net Load as 0 pF. 
[11/09 21:23:23    141s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:23:23    141s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:23:23    141s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:23:23    141s] Begin IPO call back ...
[11/09 21:23:23    141s] End IPO call back ...
[11/09 21:23:23    141s] #################################################################################
[11/09 21:23:23    141s] # Design Stage: PostRoute
[11/09 21:23:23    141s] # Design Name: layout_lab_design
[11/09 21:23:23    141s] # Design Mode: 90nm
[11/09 21:23:23    141s] # Analysis Mode: MMMC OCV 
[11/09 21:23:23    141s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:23    141s] # Signoff Settings: SI On 
[11/09 21:23:23    141s] #################################################################################
[11/09 21:23:23    141s] Setting infinite Tws ...
[11/09 21:23:23    141s] First Iteration Infinite Tw... 
[11/09 21:23:23    141s] Calculate early delays in OCV mode...
[11/09 21:23:23    141s] Calculate late delays in OCV mode...
[11/09 21:23:23    141s] Topological Sorting (CPU = 0:00:00.0, MEM = 1137.5M, InitMEM = 1137.5M)
[11/09 21:23:23    141s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:23:23    141s] Updating RC grid for preRoute extraction ...
[11/09 21:23:23    141s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:23    141s] Initializing multi-corner resistance tables ...
[11/09 21:23:24    141s] Total number of fetched objects 700
[11/09 21:23:24    141s] AAE_INFO-618: Total number of nets in the design is 709,  98.6 percent of the nets selected for SI analysis
[11/09 21:23:24    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:24    141s] End delay calculation. (MEM=1210.87 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 21:23:24    141s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:23:24    141s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1210.9M) ***
[11/09 21:23:24    141s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1210.9M)
[11/09 21:23:24    141s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:23:24    141s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1210.9M)
[11/09 21:23:24    141s] Starting SI iteration 2
[11/09 21:23:24    142s] Calculate early delays in OCV mode...
[11/09 21:23:24    142s] Calculate late delays in OCV mode...
[11/09 21:23:24    142s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:23:24    142s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:24    142s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 700. 
[11/09 21:23:24    142s] Total number of fetched objects 700
[11/09 21:23:24    142s] AAE_INFO-618: Total number of nets in the design is 709,  0.0 percent of the nets selected for SI analysis
[11/09 21:23:24    142s] End delay calculation. (MEM=1218.91 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:23:24    142s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1218.9M) ***
[11/09 21:23:24    142s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:23:24    142s] Set Using Default Delay Limit as 1000.
[11/09 21:23:24    142s] Set Default Net Delay as 1000 ps.
[11/09 21:23:24    142s] Set Default Net Load as 0.5 pF. 
[11/09 21:23:24    142s] *** Start deleteBufferTree ***
[11/09 21:23:24    142s] Info: Detect buffers to remove automatically.
[11/09 21:23:24    142s] Analyzing netlist ...
[11/09 21:23:24    142s] Updating netlist
[11/09 21:23:24    142s] 
[11/09 21:23:24    142s] *summary: 34 instances (buffers/inverters) removed
[11/09 21:23:24    142s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:23:24    142s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:23:24    142s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:23:24    142s] Deleted 17788 physical insts (cell - / prefix -).
[11/09 21:23:24    142s] *** Starting "NanoPlace(TM) placement v#1 (mem=1196.7M)" ...
[11/09 21:23:24    142s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:23:24    142s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:23:24    142s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:23:24    142s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:23:24    142s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:23:24    142s] Core basic site is core
[11/09 21:23:24    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:24    142s] Apply auto density screen in pre-place stage.
[11/09 21:23:24    142s] Auto density screen increases utilization from 0.118 to 0.118
[11/09 21:23:24    142s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.7M
[11/09 21:23:24    142s] Average module density = 0.118.
[11/09 21:23:24    142s] Density for the design = 0.118.
[11/09 21:23:24    142s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 37112 sites (2672064 um^2).
[11/09 21:23:24    142s] Pin Density = 0.06037.
[11/09 21:23:24    142s]             = total # of pins 2243 / total area 37152.
[11/09 21:23:24    142s] Initial padding reaches pin density 0.413 for top
[11/09 21:23:24    142s] Initial padding increases density from 0.118 to 0.192 for top
[11/09 21:23:24    142s] === lastAutoLevel = 7 
[11/09 21:23:24    142s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:23:24    142s] Iteration  1: Total net bbox = 4.269e+04 (1.84e+04 2.43e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 5.025e+04 (2.21e+04 2.82e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.7M
[11/09 21:23:24    142s] Iteration  2: Total net bbox = 4.269e+04 (1.84e+04 2.43e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 5.025e+04 (2.21e+04 2.82e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.7M
[11/09 21:23:24    142s] Iteration  3: Total net bbox = 3.782e+04 (1.99e+04 1.79e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 4.885e+04 (2.53e+04 2.35e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:24    142s] Iteration  4: Total net bbox = 3.718e+04 (1.88e+04 1.84e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 4.771e+04 (2.39e+04 2.39e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:24    142s] Iteration  5: Total net bbox = 4.758e+04 (2.78e+04 1.98e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 6.178e+04 (3.67e+04 2.50e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:24    142s] Iteration  6: Total net bbox = 6.341e+04 (3.42e+04 2.92e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 8.172e+04 (4.45e+04 3.72e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:24    142s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:23:24    142s] Congestion driven padding in post-place stage.
[11/09 21:23:24    142s] Congestion driven padding increases utilization from 0.192 to 0.193
[11/09 21:23:24    142s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:24    142s] Iteration  7: Total net bbox = 6.657e+04 (3.68e+04 2.98e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 8.511e+04 (4.72e+04 3.79e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:24    142s] Iteration  8: Total net bbox = 6.657e+04 (3.68e+04 2.98e+04)
[11/09 21:23:24    142s]               Est.  stn bbox = 8.511e+04 (4.72e+04 3.79e+04)
[11/09 21:23:24    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:25    143s] Iteration  9: Total net bbox = 8.719e+04 (4.60e+04 4.12e+04)
[11/09 21:23:25    143s]               Est.  stn bbox = 1.070e+05 (5.68e+04 5.02e+04)
[11/09 21:23:25    143s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:25    143s] Iteration 10: Total net bbox = 8.856e+04 (4.72e+04 4.14e+04)
[11/09 21:23:25    143s]               Est.  stn bbox = 1.085e+05 (5.81e+04 5.04e+04)
[11/09 21:23:25    143s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1212.7M
[11/09 21:23:25    143s] Iteration 11: Total net bbox = 8.856e+04 (4.72e+04 4.14e+04)
[11/09 21:23:25    143s]               Est.  stn bbox = 1.085e+05 (5.81e+04 5.04e+04)
[11/09 21:23:25    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:25    143s] Iteration 12: Total net bbox = 8.856e+04 (4.72e+04 4.14e+04)
[11/09 21:23:25    143s]               Est.  stn bbox = 1.085e+05 (5.81e+04 5.04e+04)
[11/09 21:23:25    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1212.7M
[11/09 21:23:25    143s] *** cost = 8.856e+04 (4.72e+04 4.14e+04) (cpu for global=0:00:01.8) real=0:00:01.0***
[11/09 21:23:25    143s] Core Placement runtime cpu: 0:00:01.7 real: 0:00:01.0
[11/09 21:23:25    143s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:23:25    143s] Type 'man IMPSP-9025' for more detail.
[11/09 21:23:25    143s] #spOpts: mergeVia=F 
[11/09 21:23:25    143s] Core basic site is core
[11/09 21:23:25    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:25    143s] *** Starting refinePlace (0:02:24 mem=1212.7M) ***
[11/09 21:23:25    143s] Total net bbox length = 8.856e+04 (4.718e+04 4.137e+04) (ext = 1.168e+04)
[11/09 21:23:25    143s] Starting refinePlace ...
[11/09 21:23:25    143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:25    143s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[11/09 21:23:25    143s] Density distribution unevenness ratio = 63.951%
[11/09 21:23:25    143s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:23:25    143s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1212.7MB) @(0:02:24 - 0:02:24).
[11/09 21:23:25    143s] Move report: preRPlace moves 638 insts, mean move: 7.24 um, max move: 19.36 um
[11/09 21:23:25    143s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129): (1369.93, 666.02) --> (1365.60, 651.00)
[11/09 21:23:25    143s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AOI22X1
[11/09 21:23:25    143s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:23:25    143s] Placement tweakage begins.
[11/09 21:23:25    143s] wire length = 1.160e+05
[11/09 21:23:26    143s] wire length = 1.109e+05
[11/09 21:23:26    143s] Placement tweakage ends.
[11/09 21:23:26    143s] Move report: tweak moves 130 insts, mean move: 30.96 um, max move: 112.80 um
[11/09 21:23:26    143s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]): (1454.40, 891.00) --> (1401.60, 831.00)
[11/09 21:23:26    143s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:26    143s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1212.7MB) @(0:02:24 - 0:02:24).
[11/09 21:23:26    143s] Move report: Detail placement moves 638 insts, mean move: 12.99 um, max move: 115.69 um
[11/09 21:23:26    143s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]): (1455.04, 893.25) --> (1401.60, 831.00)
[11/09 21:23:26    143s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1212.7MB
[11/09 21:23:26    143s] Statistics of distance of Instance movement in refine placement:
[11/09 21:23:26    143s]   maximum (X+Y) =       115.69 um
[11/09 21:23:26    143s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]) with max move: (1455.04, 893.252) -> (1401.6, 831)
[11/09 21:23:26    143s]   mean    (X+Y) =        12.99 um
[11/09 21:23:26    143s] Total instances flipped for WireLenOpt: 41
[11/09 21:23:26    143s] Summary Report:
[11/09 21:23:26    143s] Instances move: 638 (out of 638 movable)
[11/09 21:23:26    143s] Instances flipped: 0
[11/09 21:23:26    143s] Mean displacement: 12.99 um
[11/09 21:23:26    143s] Max displacement: 115.69 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]) (1455.04, 893.252) -> (1401.6, 831)
[11/09 21:23:26    143s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:23:26    143s] Total instances moved : 638
[11/09 21:23:26    143s] Total net bbox length = 8.489e+04 (4.343e+04 4.145e+04) (ext = 1.146e+04)
[11/09 21:23:26    143s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1212.7MB
[11/09 21:23:26    143s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1212.7MB) @(0:02:24 - 0:02:24).
[11/09 21:23:26    143s] *** Finished refinePlace (0:02:24 mem=1212.7M) ***
[11/09 21:23:26    143s] *** End of Placement (cpu=0:00:01.9, real=0:00:02.0, mem=1212.7M) ***
[11/09 21:23:26    143s] #spOpts: mergeVia=F 
[11/09 21:23:26    143s] Core basic site is core
[11/09 21:23:26    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:26    143s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[11/09 21:23:26    143s] Density distribution unevenness ratio = 63.951%
[11/09 21:23:26    144s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:23:26    144s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:23:26    144s] Core basic site is core
[11/09 21:23:26    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:26    144s] #spOpts: mergeVia=F 
[11/09 21:23:26    144s] GigaOpt running with 1 threads.
[11/09 21:23:26    144s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:23:26    144s] #spOpts: mergeVia=F 
[11/09 21:23:26    144s] Summary for sequential cells idenfication: 
[11/09 21:23:26    144s] Identified SBFF number: 3
[11/09 21:23:26    144s] Identified MBFF number: 0
[11/09 21:23:26    144s] Not identified SBFF number: 0
[11/09 21:23:26    144s] Not identified MBFF number: 0
[11/09 21:23:26    144s] Number of sequential cells which are not FFs: 1
[11/09 21:23:26    144s] 
[11/09 21:23:26    144s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:23:26    144s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:23:26    144s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:23:26    144s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:23:26    144s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:23:26    144s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:23:26    144s] 	...
[11/09 21:23:26    144s] 	Reporting only the 20 first cells found...
[11/09 21:23:26    144s] 
[11/09 21:23:26    144s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1121.6M, totSessionCpu=0:02:24 **
[11/09 21:23:26    144s] *** optDesign -preCTS ***
[11/09 21:23:26    144s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:23:26    144s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:23:26    144s] Hold Target Slack: user slack 0
[11/09 21:23:26    144s] Summary for sequential cells idenfication: 
[11/09 21:23:26    144s] Identified SBFF number: 3
[11/09 21:23:26    144s] Identified MBFF number: 0
[11/09 21:23:26    144s] Not identified SBFF number: 0
[11/09 21:23:26    144s] Not identified MBFF number: 0
[11/09 21:23:26    144s] Number of sequential cells which are not FFs: 1
[11/09 21:23:26    144s] 
[11/09 21:23:26    144s] Start to check current routing status for nets...
[11/09 21:23:26    144s] Using hname+ instead name for net compare
[11/09 21:23:26    144s] All nets will be re-routed.
[11/09 21:23:26    144s] End to check current routing status for nets (mem=1121.6M)
[11/09 21:23:26    144s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1121.6M
[11/09 21:23:26    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1121.6M
[11/09 21:23:26    144s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:23:26    144s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:23:26    144s] [PSP] Initial Peak syMemory usage = 1121.6 MB
[11/09 21:23:26    144s] (I)       Reading DB...
[11/09 21:23:26    144s] (I)       congestionReportName   : 
[11/09 21:23:26    144s] (I)       layerRangeFor2DCongestion : 
[11/09 21:23:26    144s] (I)       buildTerm2TermWires    : 1
[11/09 21:23:26    144s] (I)       doTrackAssignment      : 1
[11/09 21:23:26    144s] (I)       dumpBookshelfFiles     : 0
[11/09 21:23:26    144s] (I)       numThreads             : 1
[11/09 21:23:26    144s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:23:26    144s] (I)       honorPin               : false
[11/09 21:23:26    144s] (I)       honorPinGuide          : true
[11/09 21:23:26    144s] (I)       honorPartition         : false
[11/09 21:23:26    144s] (I)       allowPartitionCrossover: false
[11/09 21:23:26    144s] (I)       honorSingleEntry       : true
[11/09 21:23:26    144s] (I)       honorSingleEntryStrong : true
[11/09 21:23:26    144s] (I)       handleViaSpacingRule   : false
[11/09 21:23:26    144s] (I)       handleEolSpacingRule   : false
[11/09 21:23:26    144s] (I)       PDConstraint           : none
[11/09 21:23:26    144s] (I)       expBetterNDRHandling   : false
[11/09 21:23:26    144s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:23:26    144s] (I)       routingEffortLevel     : 3
[11/09 21:23:26    144s] (I)       effortLevel            : standard
[11/09 21:23:26    144s] [NR-eGR] minRouteLayer          : 2
[11/09 21:23:26    144s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:23:26    144s] (I)       numRowsPerGCell        : 1
[11/09 21:23:26    144s] (I)       speedUpLargeDesign     : 0
[11/09 21:23:26    144s] (I)       speedUpBlkViolationClean: 1
[11/09 21:23:26    144s] (I)       multiThreadingTA       : 1
[11/09 21:23:26    144s] (I)       blockedPinEscape       : 1
[11/09 21:23:26    144s] (I)       blkAwareLayerSwitching : 1
[11/09 21:23:26    144s] (I)       betterClockWireModeling: 1
[11/09 21:23:26    144s] (I)       congestionCleanMode    : 0
[11/09 21:23:26    144s] (I)       optimizationMode       : false
[11/09 21:23:26    144s] (I)       routeSecondPG          : false
[11/09 21:23:26    144s] (I)       punchThroughDistance   : 500.00
[11/09 21:23:26    144s] (I)       scenicBound            : 1.15
[11/09 21:23:26    144s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:23:26    144s] (I)       source-to-sink ratio   : 0.00
[11/09 21:23:26    144s] (I)       targetCongestionRatioH : 1.00
[11/09 21:23:26    144s] (I)       targetCongestionRatioV : 1.00
[11/09 21:23:26    144s] (I)       layerCongestionRatio   : 0.70
[11/09 21:23:26    144s] (I)       m1CongestionRatio      : 0.10
[11/09 21:23:26    144s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:23:26    144s] (I)       localRouteEffort       : 1.00
[11/09 21:23:26    144s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:23:26    144s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:23:26    144s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:23:26    144s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:23:26    144s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:23:26    144s] (I)       blockTrack             : 
[11/09 21:23:26    144s] (I)       routeVias              : 
[11/09 21:23:26    144s] (I)       readTROption           : true
[11/09 21:23:26    144s] (I)       extraSpacingFactor     : 1.00
[11/09 21:23:26    144s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:23:26    144s] (I)       routeSelectedNetsOnly  : false
[11/09 21:23:26    144s] (I)       before initializing RouteDB syMemory usage = 1121.6 MB
[11/09 21:23:26    144s] (I)       starting read tracks
[11/09 21:23:26    144s] (I)       build grid graph
[11/09 21:23:26    144s] (I)       build grid graph start
[11/09 21:23:26    144s] [NR-eGR] Layer1 has no routable track
[11/09 21:23:26    144s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:23:26    144s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:23:26    144s] (I)       build grid graph end
[11/09 21:23:26    144s] (I)       numViaLayers=2
[11/09 21:23:26    144s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:23:26    144s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:23:26    144s] (I)       end build via table
[11/09 21:23:26    144s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:23:26    144s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:23:26    144s] (I)       readDataFromPlaceDB
[11/09 21:23:26    144s] (I)       Read net information..
[11/09 21:23:26    144s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:23:26    144s] (I)       Read testcase time = 0.000 seconds
[11/09 21:23:26    144s] 
[11/09 21:23:26    144s] (I)       build grid graph start
[11/09 21:23:26    144s] (I)       build grid graph end
[11/09 21:23:26    144s] (I)       Model blockage into capacity
[11/09 21:23:26    144s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:23:26    144s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:23:26    144s] (I)       blocked area on Layer2 : 2981481570000  (54.59%)
[11/09 21:23:26    144s] (I)       blocked area on Layer3 : 1775168010000  (32.50%)
[11/09 21:23:26    144s] (I)       Modeling time = 0.000 seconds
[11/09 21:23:26    144s] 
[11/09 21:23:26    144s] (I)       totalPins=2211  totalGlobalPin=2125 (96.11%)
[11/09 21:23:26    144s] (I)       Number of ignored nets = 16
[11/09 21:23:26    144s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:23:26    144s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:23:26    144s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:23:26    144s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:23:26    144s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:23:26    144s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:23:26    144s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:23:26    144s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:23:26    144s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:23:26    144s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:23:26    144s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1121.6 MB
[11/09 21:23:26    144s] (I)       Layer1  viaCost=200.00
[11/09 21:23:26    144s] (I)       Layer2  viaCost=100.00
[11/09 21:23:26    144s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:23:26    144s] (I)       routing area        :  (0, 0) - (2352000, 2322000)
[11/09 21:23:26    144s] (I)       core area           :  (350400, 351000) - (2001600, 1971000)
[11/09 21:23:26    144s] (I)       Site Width          :  2400  (dbu)
[11/09 21:23:26    144s] (I)       Row Height          : 30000  (dbu)
[11/09 21:23:26    144s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:23:26    144s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:23:26    144s] (I)       grid                :    78    77     3
[11/09 21:23:26    144s] (I)       vertical capacity   :     0 30000     0
[11/09 21:23:26    144s] (I)       horizontal capacity :     0     0 30000
[11/09 21:23:26    144s] (I)       Default wire width  :   900   900  1500
[11/09 21:23:26    144s] (I)       Default wire space  :   900   900   900
[11/09 21:23:26    144s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:23:26    144s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:23:26    144s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:23:26    144s] (I)       Total num of tracks :     0   980   774
[11/09 21:23:26    144s] (I)       Num of masks        :     1     1     1
[11/09 21:23:26    144s] (I)       Num of trim masks   :     0     0     0
[11/09 21:23:26    144s] (I)       --------------------------------------------------------
[11/09 21:23:26    144s] 
[11/09 21:23:26    144s] [NR-eGR] ============ Routing rule table ============
[11/09 21:23:26    144s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:23:26    144s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:23:26    144s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:23:26    144s] [NR-eGR] ========================================
[11/09 21:23:26    144s] [NR-eGR] 
[11/09 21:23:26    144s] (I)       After initializing earlyGlobalRoute syMemory usage = 1121.6 MB
[11/09 21:23:26    144s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:23:26    144s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:23:26    144s] (I)       ============= Initialization =============
[11/09 21:23:26    144s] (I)       total 2D Cap : 112230 = (50867 H, 61363 V)
[11/09 21:23:26    144s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:23:26    144s] (I)       ============  Phase 1a Route ============
[11/09 21:23:26    144s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:23:26    144s] (I)       Usage: 3499 = (1721 H, 1778 V) = (3.38% H, 2.90% V) = (5.163e+04um H, 5.334e+04um V)
[11/09 21:23:26    144s] (I)       
[11/09 21:23:26    144s] (I)       ============  Phase 1b Route ============
[11/09 21:23:26    144s] (I)       Usage: 3499 = (1721 H, 1778 V) = (3.38% H, 2.90% V) = (5.163e+04um H, 5.334e+04um V)
[11/09 21:23:26    144s] (I)       
[11/09 21:23:26    144s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.049700e+05um
[11/09 21:23:26    144s] (I)       ============  Phase 1c Route ============
[11/09 21:23:26    144s] (I)       Usage: 3499 = (1721 H, 1778 V) = (3.38% H, 2.90% V) = (5.163e+04um H, 5.334e+04um V)
[11/09 21:23:26    144s] (I)       
[11/09 21:23:26    144s] (I)       ============  Phase 1d Route ============
[11/09 21:23:26    144s] (I)       Usage: 3499 = (1721 H, 1778 V) = (3.38% H, 2.90% V) = (5.163e+04um H, 5.334e+04um V)
[11/09 21:23:26    144s] (I)       
[11/09 21:23:26    144s] (I)       ============  Phase 1e Route ============
[11/09 21:23:26    144s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:23:26    144s] (I)       Usage: 3499 = (1721 H, 1778 V) = (3.38% H, 2.90% V) = (5.163e+04um H, 5.334e+04um V)
[11/09 21:23:26    144s] (I)       
[11/09 21:23:26    144s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.049700e+05um
[11/09 21:23:26    144s] [NR-eGR] 
[11/09 21:23:26    144s] (I)       ============  Phase 1l Route ============
[11/09 21:23:26    144s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:23:26    144s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:23:26    144s] (I)       total 2D Cap : 112608 = (50931 H, 61677 V)
[11/09 21:23:26    144s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:23:26    144s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:23:26    144s] (I)       ============= track Assignment ============
[11/09 21:23:26    144s] (I)       extract Global 3D Wires
[11/09 21:23:26    144s] (I)       Extract Global WL : time=0.00
[11/09 21:23:26    144s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:23:26    144s] (I)       Initialization real time=0.00 seconds
[11/09 21:23:26    144s] (I)       Kernel real time=0.01 seconds
[11/09 21:23:26    144s] (I)       End Greedy Track Assignment
[11/09 21:23:26    144s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:23:26    144s] [NR-eGR] Layer2(metal2)(V) length: 5.691735e+04um, number of vias: 3371
[11/09 21:23:26    144s] [NR-eGR] Layer3(metal3)(H) length: 5.455680e+04um, number of vias: 0
[11/09 21:23:26    144s] [NR-eGR] Total length: 1.114741e+05um, number of vias: 5566
[11/09 21:23:26    144s] [NR-eGR] End Peak syMemory usage = 1117.6 MB
[11/09 21:23:26    144s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:23:26    144s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1117.6M
[11/09 21:23:26    144s] Updating RC grid for preRoute extraction ...
[11/09 21:23:26    144s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:26    144s] Initializing multi-corner resistance tables ...
[11/09 21:23:26    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1117.6M
[11/09 21:23:26    144s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:23:26    144s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:26    144s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:26    144s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:26    144s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:26    144s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:26    144s]       RC Corner Indexes            0   
[11/09 21:23:26    144s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:26    144s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:26    144s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:26    144s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:26    144s] Shrink Factor                : 1.00000
[11/09 21:23:26    144s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:26    144s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:26    144s] Using capacitance table file ...
[11/09 21:23:26    144s] Updating RC grid for preRoute extraction ...
[11/09 21:23:26    144s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:26    144s] Initializing multi-corner resistance tables ...
[11/09 21:23:26    144s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1117.613M)
[11/09 21:23:26    144s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:23:26    144s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:26    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=1117.6M
[11/09 21:23:26    144s] #spOpts: mergeVia=F 
[11/09 21:23:26    144s] Core basic site is core
[11/09 21:23:26    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:26    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=1117.6M
[11/09 21:23:26    144s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:26    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=1117.6M
[11/09 21:23:26    144s] #spOpts: mergeVia=F 
[11/09 21:23:26    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=1117.6M
[11/09 21:23:26    144s] *** Starting optimizing excluded clock nets MEM= 1117.6M) ***
[11/09 21:23:26    144s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1121.1M) ***
[11/09 21:23:26    144s] #################################################################################
[11/09 21:23:26    144s] # Design Stage: PreRoute
[11/09 21:23:26    144s] # Design Name: layout_lab_design
[11/09 21:23:26    144s] # Design Mode: 90nm
[11/09 21:23:26    144s] # Analysis Mode: MMMC OCV 
[11/09 21:23:26    144s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:26    144s] # Signoff Settings: SI Off 
[11/09 21:23:26    144s] #################################################################################
[11/09 21:23:26    144s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:26    144s] Calculate early delays in OCV mode...
[11/09 21:23:26    144s] Calculate late delays in OCV mode...
[11/09 21:23:26    144s] Topological Sorting (CPU = 0:00:00.0, MEM = 1119.1M, InitMEM = 1119.1M)
[11/09 21:23:26    144s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:26    144s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:26    144s] Total number of fetched objects 666
[11/09 21:23:26    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:26    144s] End delay calculation. (MEM=1184.56 CPU=0:00:00.6 REAL=0:00:00.0)
[11/09 21:23:26    144s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1184.6M) ***
[11/09 21:23:26    144s] The useful skew maximum allowed delay is: 0.3
[11/09 21:23:27    144s] Begin: GigaOpt high fanout net optimization
[11/09 21:23:27    144s] Info: 16 io nets excluded
[11/09 21:23:27    144s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:27    145s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:27    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=1200.6M
[11/09 21:23:27    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=1200.6M
[11/09 21:23:27    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1200.6M
[11/09 21:23:27    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=1200.6M
[11/09 21:23:27    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1203.7M
[11/09 21:23:27    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=1203.7M
[11/09 21:23:27    145s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:27    145s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:23:27    145s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:27    145s] |    11.76%|        -|   0.100|   0.000|   0:00:00.0| 1318.2M|
[11/09 21:23:27    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:27    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:27    145s] |    11.76%|        -|   0.100|   0.000|   0:00:00.0| 1318.2M|
[11/09 21:23:27    145s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1318.2M) ***
[11/09 21:23:27    145s] End: GigaOpt high fanout net optimization
[11/09 21:23:27    145s] Begin: GigaOpt DRV Optimization
[11/09 21:23:27    145s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:23:27    145s] Info: 16 io nets excluded
[11/09 21:23:27    145s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:27    145s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:27    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=1299.1M
[11/09 21:23:27    145s] #spOpts: mergeVia=F 
[11/09 21:23:27    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=1299.1M
[11/09 21:23:27    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1299.1M
[11/09 21:23:27    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=1299.1M
[11/09 21:23:27    145s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:27    145s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:23:27    145s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:27    145s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:23:27    145s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:27    145s] Info: violation cost 22.095472 (cap = 22.095472, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:27    145s] |     0   |     0   |    29   |     29  |     0   |     0   |     0   |     0   | 3.91 |          0|          0|          0|  11.76  |            |           |
[11/09 21:23:27    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:27    145s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.24 |         29|          0|          0|  12.00  |   0:00:00.0|    1318.2M|
[11/09 21:23:27    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:27    145s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.24 |          0|          0|          0|  12.00  |   0:00:00.0|    1318.2M|
[11/09 21:23:27    145s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1318.2M) ***
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:23:27    145s] End: GigaOpt DRV Optimization
[11/09 21:23:27    145s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1175.5M, totSessionCpu=0:02:25 **
[11/09 21:23:27    145s] Begin: GigaOpt Global Optimization
[11/09 21:23:27    145s] *info: use new DP (enabled)
[11/09 21:23:27    145s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:23:27    145s] Info: 16 io nets excluded
[11/09 21:23:27    145s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:27    145s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:23:27    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=1175.5M
[11/09 21:23:27    145s] #spOpts: mergeVia=F 
[11/09 21:23:27    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=1175.5M
[11/09 21:23:27    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1175.5M
[11/09 21:23:27    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=1175.5M
[11/09 21:23:27    145s] *info: 16 io nets excluded
[11/09 21:23:27    145s] *info: 2 clock nets excluded
[11/09 21:23:27    145s] *info: 2 special nets excluded.
[11/09 21:23:27    145s] *info: 9 no-driver nets excluded.
[11/09 21:23:27    145s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:23:27    145s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:23:27    145s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:23:27    145s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:23:27    145s] |   0.000|   0.000|    12.00%|   0:00:00.0| 1325.0M|     osu05|       NA| NA                                                 |
[11/09 21:23:27    145s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1325.0M) ***
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1325.0M) ***
[11/09 21:23:27    145s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:23:27    145s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:23:27    145s] End: GigaOpt Global Optimization
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] Active setup views:
[11/09 21:23:27    145s]  osu05
[11/09 21:23:27    145s]   Dominating endpoints: 0
[11/09 21:23:27    145s]   Dominating TNS: -0.000
[11/09 21:23:27    145s] 
[11/09 21:23:27    145s] *** Timing Is met
[11/09 21:23:27    145s] *** Check timing (0:00:00.0)
[11/09 21:23:27    145s] Info: 16 io nets excluded
[11/09 21:23:27    145s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:27    145s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1189.5M
[11/09 21:23:27    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1189.5M
[11/09 21:23:27    145s] **INFO: Flow update: Design is easy to close.
[11/09 21:23:27    145s] *** Timing Is met
[11/09 21:23:27    145s] *** Check timing (0:00:00.0)
[11/09 21:23:27    145s] *** Timing Is met
[11/09 21:23:27    145s] *** Check timing (0:00:00.0)
[11/09 21:23:27    145s] Info: 16 io nets excluded
[11/09 21:23:27    145s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:27    145s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1187.5M
[11/09 21:23:27    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1187.5M
[11/09 21:23:27    145s] Begin: Area Reclaim Optimization
[11/09 21:23:28    145s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:28    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=1325.0M
[11/09 21:23:28    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=1325.0M
[11/09 21:23:28    145s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1325.0M
[11/09 21:23:28    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1325.0M
[11/09 21:23:28    145s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.00
[11/09 21:23:28    145s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:28    145s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:23:28    145s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:28    145s] |    12.00%|        -|   0.000|   0.000|   0:00:00.0| 1325.0M|
[11/09 21:23:28    146s] |    12.00%|        0|   0.000|   0.000|   0:00:00.0| 1325.0M|
[11/09 21:23:28    146s] |    12.00%|        0|   0.000|   0.000|   0:00:00.0| 1325.0M|
[11/09 21:23:28    146s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:28    146s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.00
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:23:28    146s] --------------------------------------------------------------
[11/09 21:23:28    146s] |                                   | Total     | Sequential |
[11/09 21:23:28    146s] --------------------------------------------------------------
[11/09 21:23:28    146s] | Num insts resized                 |       0  |       0    |
[11/09 21:23:28    146s] | Num insts undone                  |       0  |       0    |
[11/09 21:23:28    146s] | Num insts Downsized               |       0  |       0    |
[11/09 21:23:28    146s] | Num insts Samesized               |       0  |       0    |
[11/09 21:23:28    146s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:23:28    146s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:23:28    146s] --------------------------------------------------------------
[11/09 21:23:28    146s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
[11/09 21:23:28    146s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1191.48M, totSessionCpu=0:02:26).
[11/09 21:23:28    146s] *** Steiner Routed Nets: 10.647%; Threshold: 100; Threshold for Hold: 100
[11/09 21:23:28    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1191.5M
[11/09 21:23:28    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1191.5M
[11/09 21:23:28    146s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:23:28    146s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:23:28    146s] [NR-eGR] Initial Peak syMemory usage = 1191.5 MB
[11/09 21:23:28    146s] (I)       Reading DB...
[11/09 21:23:28    146s] (I)       congestionReportName   : 
[11/09 21:23:28    146s] (I)       layerRangeFor2DCongestion : 
[11/09 21:23:28    146s] (I)       buildTerm2TermWires    : 1
[11/09 21:23:28    146s] (I)       doTrackAssignment      : 1
[11/09 21:23:28    146s] (I)       dumpBookshelfFiles     : 0
[11/09 21:23:28    146s] (I)       numThreads             : 1
[11/09 21:23:28    146s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:23:28    146s] (I)       honorPin               : false
[11/09 21:23:28    146s] (I)       honorPinGuide          : true
[11/09 21:23:28    146s] (I)       honorPartition         : false
[11/09 21:23:28    146s] (I)       allowPartitionCrossover: false
[11/09 21:23:28    146s] (I)       honorSingleEntry       : true
[11/09 21:23:28    146s] (I)       honorSingleEntryStrong : true
[11/09 21:23:28    146s] (I)       handleViaSpacingRule   : false
[11/09 21:23:28    146s] (I)       handleEolSpacingRule   : false
[11/09 21:23:28    146s] (I)       PDConstraint           : none
[11/09 21:23:28    146s] (I)       expBetterNDRHandling   : false
[11/09 21:23:28    146s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:23:28    146s] (I)       routingEffortLevel     : 3
[11/09 21:23:28    146s] (I)       effortLevel            : standard
[11/09 21:23:28    146s] [NR-eGR] minRouteLayer          : 2
[11/09 21:23:28    146s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:23:28    146s] (I)       numRowsPerGCell        : 1
[11/09 21:23:28    146s] (I)       speedUpLargeDesign     : 0
[11/09 21:23:28    146s] (I)       speedUpBlkViolationClean: 1
[11/09 21:23:28    146s] (I)       multiThreadingTA       : 1
[11/09 21:23:28    146s] (I)       blockedPinEscape       : 1
[11/09 21:23:28    146s] (I)       blkAwareLayerSwitching : 1
[11/09 21:23:28    146s] (I)       betterClockWireModeling: 1
[11/09 21:23:28    146s] (I)       congestionCleanMode    : 0
[11/09 21:23:28    146s] (I)       optimizationMode       : false
[11/09 21:23:28    146s] (I)       routeSecondPG          : false
[11/09 21:23:28    146s] (I)       punchThroughDistance   : 500.00
[11/09 21:23:28    146s] (I)       scenicBound            : 1.15
[11/09 21:23:28    146s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:23:28    146s] (I)       source-to-sink ratio   : 0.00
[11/09 21:23:28    146s] (I)       targetCongestionRatioH : 1.00
[11/09 21:23:28    146s] (I)       targetCongestionRatioV : 1.00
[11/09 21:23:28    146s] (I)       layerCongestionRatio   : 0.70
[11/09 21:23:28    146s] (I)       m1CongestionRatio      : 0.10
[11/09 21:23:28    146s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:23:28    146s] (I)       localRouteEffort       : 1.00
[11/09 21:23:28    146s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:23:28    146s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:23:28    146s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:23:28    146s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:23:28    146s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:23:28    146s] (I)       blockTrack             : 
[11/09 21:23:28    146s] (I)       routeVias              : 
[11/09 21:23:28    146s] (I)       readTROption           : true
[11/09 21:23:28    146s] (I)       extraSpacingFactor     : 1.00
[11/09 21:23:28    146s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:23:28    146s] (I)       routeSelectedNetsOnly  : false
[11/09 21:23:28    146s] (I)       before initializing RouteDB syMemory usage = 1191.5 MB
[11/09 21:23:28    146s] (I)       starting read tracks
[11/09 21:23:28    146s] (I)       build grid graph
[11/09 21:23:28    146s] (I)       build grid graph start
[11/09 21:23:28    146s] [NR-eGR] Layer1 has no routable track
[11/09 21:23:28    146s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:23:28    146s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:23:28    146s] (I)       build grid graph end
[11/09 21:23:28    146s] (I)       numViaLayers=2
[11/09 21:23:28    146s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:23:28    146s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:23:28    146s] (I)       end build via table
[11/09 21:23:28    146s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:23:28    146s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:23:28    146s] (I)       readDataFromPlaceDB
[11/09 21:23:28    146s] (I)       Read net information..
[11/09 21:23:28    146s] [NR-eGR] Read numTotalNets=695  numIgnoredNets=18
[11/09 21:23:28    146s] (I)       Read testcase time = 0.000 seconds
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] (I)       build grid graph start
[11/09 21:23:28    146s] (I)       build grid graph end
[11/09 21:23:28    146s] (I)       Model blockage into capacity
[11/09 21:23:28    146s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:23:28    146s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:23:28    146s] (I)       blocked area on Layer2 : 2981481570000  (54.59%)
[11/09 21:23:28    146s] (I)       blocked area on Layer3 : 1775168010000  (32.50%)
[11/09 21:23:28    146s] (I)       Modeling time = 0.000 seconds
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] (I)       totalPins=2265  totalGlobalPin=2138 (94.39%)
[11/09 21:23:28    146s] (I)       Number of ignored nets = 18
[11/09 21:23:28    146s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:23:28    146s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:23:28    146s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:23:28    146s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:23:28    146s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1191.5 MB
[11/09 21:23:28    146s] (I)       Layer1  viaCost=200.00
[11/09 21:23:28    146s] (I)       Layer2  viaCost=100.00
[11/09 21:23:28    146s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:23:28    146s] (I)       routing area        :  (0, 0) - (2352000, 2322000)
[11/09 21:23:28    146s] (I)       core area           :  (350400, 351000) - (2001600, 1971000)
[11/09 21:23:28    146s] (I)       Site Width          :  2400  (dbu)
[11/09 21:23:28    146s] (I)       Row Height          : 30000  (dbu)
[11/09 21:23:28    146s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:23:28    146s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:23:28    146s] (I)       grid                :    78    77     3
[11/09 21:23:28    146s] (I)       vertical capacity   :     0 30000     0
[11/09 21:23:28    146s] (I)       horizontal capacity :     0     0 30000
[11/09 21:23:28    146s] (I)       Default wire width  :   900   900  1500
[11/09 21:23:28    146s] (I)       Default wire space  :   900   900   900
[11/09 21:23:28    146s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:23:28    146s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:23:28    146s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:23:28    146s] (I)       Total num of tracks :     0   980   774
[11/09 21:23:28    146s] (I)       Num of masks        :     1     1     1
[11/09 21:23:28    146s] (I)       Num of trim masks   :     0     0     0
[11/09 21:23:28    146s] (I)       --------------------------------------------------------
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] [NR-eGR] ============ Routing rule table ============
[11/09 21:23:28    146s] [NR-eGR] Rule id 0. Nets 677 
[11/09 21:23:28    146s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:23:28    146s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:23:28    146s] [NR-eGR] ========================================
[11/09 21:23:28    146s] [NR-eGR] 
[11/09 21:23:28    146s] (I)       After initializing earlyGlobalRoute syMemory usage = 1191.5 MB
[11/09 21:23:28    146s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:23:28    146s] (I)       ============= Initialization =============
[11/09 21:23:28    146s] (I)       total 2D Cap : 112230 = (50867 H, 61363 V)
[11/09 21:23:28    146s] [NR-eGR] Layer group 1: route 677 net(s) in layer range [2, 3]
[11/09 21:23:28    146s] (I)       ============  Phase 1a Route ============
[11/09 21:23:28    146s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:23:28    146s] (I)       Usage: 3500 = (1711 H, 1789 V) = (3.36% H, 2.92% V) = (5.133e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       ============  Phase 1b Route ============
[11/09 21:23:28    146s] (I)       Usage: 3500 = (1711 H, 1789 V) = (3.36% H, 2.92% V) = (5.133e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.050000e+05um
[11/09 21:23:28    146s] (I)       ============  Phase 1c Route ============
[11/09 21:23:28    146s] (I)       Usage: 3500 = (1711 H, 1789 V) = (3.36% H, 2.92% V) = (5.133e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       ============  Phase 1d Route ============
[11/09 21:23:28    146s] (I)       Usage: 3500 = (1711 H, 1789 V) = (3.36% H, 2.92% V) = (5.133e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       ============  Phase 1e Route ============
[11/09 21:23:28    146s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:23:28    146s] (I)       Usage: 3500 = (1711 H, 1789 V) = (3.36% H, 2.92% V) = (5.133e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.050000e+05um
[11/09 21:23:28    146s] [NR-eGR] 
[11/09 21:23:28    146s] (I)       ============  Phase 1l Route ============
[11/09 21:23:28    146s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:23:28    146s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:23:28    146s] (I)       total 2D Cap : 112608 = (50931 H, 61677 V)
[11/09 21:23:28    146s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:23:28    146s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:23:28    146s] (I)       ============= track Assignment ============
[11/09 21:23:28    146s] (I)       extract Global 3D Wires
[11/09 21:23:28    146s] (I)       Extract Global WL : time=0.00
[11/09 21:23:28    146s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:23:28    146s] (I)       Initialization real time=0.00 seconds
[11/09 21:23:28    146s] (I)       Kernel real time=0.01 seconds
[11/09 21:23:28    146s] (I)       End Greedy Track Assignment
[11/09 21:23:28    146s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2249
[11/09 21:23:28    146s] [NR-eGR] Layer2(metal2)(V) length: 5.733435e+04um, number of vias: 3408
[11/09 21:23:28    146s] [NR-eGR] Layer3(metal3)(H) length: 5.436240e+04um, number of vias: 0
[11/09 21:23:28    146s] [NR-eGR] Total length: 1.116968e+05um, number of vias: 5657
[11/09 21:23:28    146s] [NR-eGR] End Peak syMemory usage = 1166.5 MB
[11/09 21:23:28    146s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:23:28    146s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:23:28    146s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:28    146s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:28    146s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:28    146s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:28    146s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:28    146s]       RC Corner Indexes            0   
[11/09 21:23:28    146s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:28    146s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Shrink Factor                : 1.00000
[11/09 21:23:28    146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:28    146s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:28    146s] Using capacitance table file ...
[11/09 21:23:28    146s] Updating RC grid for preRoute extraction ...
[11/09 21:23:28    146s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:28    146s] Initializing multi-corner resistance tables ...
[11/09 21:23:28    146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1166.508M)
[11/09 21:23:28    146s] Compute RC Scale Done ...
[11/09 21:23:28    146s] #################################################################################
[11/09 21:23:28    146s] # Design Stage: PreRoute
[11/09 21:23:28    146s] # Design Name: layout_lab_design
[11/09 21:23:28    146s] # Design Mode: 90nm
[11/09 21:23:28    146s] # Analysis Mode: MMMC OCV 
[11/09 21:23:28    146s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:28    146s] # Signoff Settings: SI Off 
[11/09 21:23:28    146s] #################################################################################
[11/09 21:23:28    146s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:28    146s] Calculate early delays in OCV mode...
[11/09 21:23:28    146s] Calculate late delays in OCV mode...
[11/09 21:23:28    146s] Topological Sorting (CPU = 0:00:00.0, MEM = 1221.7M, InitMEM = 1221.7M)
[11/09 21:23:28    146s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:28    146s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:28    146s] Total number of fetched objects 695
[11/09 21:23:28    146s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:28    146s] End delay calculation. (MEM=1233.02 CPU=0:00:00.5 REAL=0:00:00.0)
[11/09 21:23:28    146s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1233.0M) ***
[11/09 21:23:28    146s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:23:28    146s] Info: 16 io nets excluded
[11/09 21:23:28    146s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:28    146s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:28    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:27 mem=1233.0M
[11/09 21:23:28    146s] Core basic site is core
[11/09 21:23:28    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:28    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:27 mem=1233.0M
[11/09 21:23:28    146s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=1233.0M
[11/09 21:23:28    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=1233.0M
[11/09 21:23:28    146s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:28    146s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:23:28    146s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:28    146s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:23:28    146s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:28    146s] Info: violation cost 0.007599 (cap = 0.007599, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:28    146s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|  12.00  |            |           |
[11/09 21:23:28    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:28    146s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          1|          0|          0|  12.00  |   0:00:00.0|    1324.6M|
[11/09 21:23:28    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:28    146s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|  12.00  |   0:00:00.0|    1324.6M|
[11/09 21:23:28    146s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1324.6M) ***
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] *** Starting refinePlace (0:02:27 mem=1340.6M) ***
[11/09 21:23:28    146s] Total net bbox length = 8.668e+04 (4.460e+04 4.209e+04) (ext = 1.148e+04)
[11/09 21:23:28    146s] Starting refinePlace ...
[11/09 21:23:28    146s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:28    146s] Move report: legalization moves 29 insts, mean move: 7.86 um, max move: 30.00 um
[11/09 21:23:28    146s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC103_n56): (1324.80, 711.00) --> (1324.80, 681.00)
[11/09 21:23:28    146s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1340.6MB) @(0:02:27 - 0:02:27).
[11/09 21:23:28    146s] Move report: Detail placement moves 29 insts, mean move: 7.86 um, max move: 30.00 um
[11/09 21:23:28    146s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC103_n56): (1324.80, 711.00) --> (1324.80, 681.00)
[11/09 21:23:28    146s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1340.6MB
[11/09 21:23:28    146s] Statistics of distance of Instance movement in refine placement:
[11/09 21:23:28    146s]   maximum (X+Y) =        30.00 um
[11/09 21:23:28    146s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC103_n56) with max move: (1324.8, 711) -> (1324.8, 681)
[11/09 21:23:28    146s]   mean    (X+Y) =         7.86 um
[11/09 21:23:28    146s] Summary Report:
[11/09 21:23:28    146s] Instances move: 29 (out of 668 movable)
[11/09 21:23:28    146s] Instances flipped: 0
[11/09 21:23:28    146s] Mean displacement: 7.86 um
[11/09 21:23:28    146s] Max displacement: 30.00 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC103_n56) (1324.8, 711) -> (1324.8, 681)
[11/09 21:23:28    146s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:23:28    146s] Total instances moved : 29
[11/09 21:23:28    146s] Total net bbox length = 8.684e+04 (4.472e+04 4.211e+04) (ext = 1.148e+04)
[11/09 21:23:28    146s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1340.6MB
[11/09 21:23:28    146s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1340.6MB) @(0:02:27 - 0:02:27).
[11/09 21:23:28    146s] *** Finished refinePlace (0:02:27 mem=1340.6M) ***
[11/09 21:23:28    146s] *** maximum move = 30.00 um ***
[11/09 21:23:28    146s] *** Finished re-routing un-routed nets (1340.6M) ***
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1340.6M) ***
[11/09 21:23:28    146s] End: GigaOpt postEco DRV Optimization
[11/09 21:23:28    146s] **INFO: Flow update: Design timing is met.
[11/09 21:23:28    146s] **INFO: Flow update: Design timing is met.
[11/09 21:23:28    146s] **INFO: Flow update: Design timing is met.
[11/09 21:23:28    146s] *** Steiner Routed Nets: 2.586%; Threshold: 100; Threshold for Hold: 100
[11/09 21:23:28    146s] Start to check current routing status for nets...
[11/09 21:23:28    146s] Using hname+ instead name for net compare
[11/09 21:23:28    146s] All nets are already routed correctly.
[11/09 21:23:28    146s] End to check current routing status for nets (mem=1321.5M)
[11/09 21:23:28    146s] doiPBLastSyncSlave
[11/09 21:23:28    146s] Extraction called for design 'layout_lab_design' of instances=692 and nets=705 using extraction engine 'preRoute' .
[11/09 21:23:28    146s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:28    146s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:28    146s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:28    146s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:28    146s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:28    146s]       RC Corner Indexes            0   
[11/09 21:23:28    146s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:28    146s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Shrink Factor                : 1.00000
[11/09 21:23:28    146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:28    146s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:28    146s] Using capacitance table file ...
[11/09 21:23:28    146s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:28    146s] Initializing multi-corner resistance tables ...
[11/09 21:23:28    146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1165.766M)
[11/09 21:23:28    146s] *** Steiner Routed Nets: 2.586%; Threshold: 100; Threshold for Hold: 100
[11/09 21:23:28    146s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=1165.8M
[11/09 21:23:28    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=1165.8M
[11/09 21:23:28    146s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:23:28    146s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:23:28    146s] [PSP] Initial Peak syMemory usage = 1165.8 MB
[11/09 21:23:28    146s] (I)       Reading DB...
[11/09 21:23:28    146s] (I)       congestionReportName   : 
[11/09 21:23:28    146s] (I)       layerRangeFor2DCongestion : 
[11/09 21:23:28    146s] (I)       buildTerm2TermWires    : 1
[11/09 21:23:28    146s] (I)       doTrackAssignment      : 1
[11/09 21:23:28    146s] (I)       dumpBookshelfFiles     : 0
[11/09 21:23:28    146s] (I)       numThreads             : 1
[11/09 21:23:28    146s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:23:28    146s] (I)       honorPin               : false
[11/09 21:23:28    146s] (I)       honorPinGuide          : true
[11/09 21:23:28    146s] (I)       honorPartition         : false
[11/09 21:23:28    146s] (I)       allowPartitionCrossover: false
[11/09 21:23:28    146s] (I)       honorSingleEntry       : true
[11/09 21:23:28    146s] (I)       honorSingleEntryStrong : true
[11/09 21:23:28    146s] (I)       handleViaSpacingRule   : false
[11/09 21:23:28    146s] (I)       handleEolSpacingRule   : false
[11/09 21:23:28    146s] (I)       PDConstraint           : none
[11/09 21:23:28    146s] (I)       expBetterNDRHandling   : false
[11/09 21:23:28    146s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:23:28    146s] (I)       routingEffortLevel     : 3
[11/09 21:23:28    146s] (I)       effortLevel            : standard
[11/09 21:23:28    146s] [NR-eGR] minRouteLayer          : 2
[11/09 21:23:28    146s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:23:28    146s] (I)       numRowsPerGCell        : 1
[11/09 21:23:28    146s] (I)       speedUpLargeDesign     : 0
[11/09 21:23:28    146s] (I)       speedUpBlkViolationClean: 1
[11/09 21:23:28    146s] (I)       multiThreadingTA       : 1
[11/09 21:23:28    146s] (I)       blockedPinEscape       : 1
[11/09 21:23:28    146s] (I)       blkAwareLayerSwitching : 1
[11/09 21:23:28    146s] (I)       betterClockWireModeling: 1
[11/09 21:23:28    146s] (I)       congestionCleanMode    : 0
[11/09 21:23:28    146s] (I)       optimizationMode       : false
[11/09 21:23:28    146s] (I)       routeSecondPG          : false
[11/09 21:23:28    146s] (I)       punchThroughDistance   : 500.00
[11/09 21:23:28    146s] (I)       scenicBound            : 1.15
[11/09 21:23:28    146s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:23:28    146s] (I)       source-to-sink ratio   : 0.00
[11/09 21:23:28    146s] (I)       targetCongestionRatioH : 1.00
[11/09 21:23:28    146s] (I)       targetCongestionRatioV : 1.00
[11/09 21:23:28    146s] (I)       layerCongestionRatio   : 0.70
[11/09 21:23:28    146s] (I)       m1CongestionRatio      : 0.10
[11/09 21:23:28    146s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:23:28    146s] (I)       localRouteEffort       : 1.00
[11/09 21:23:28    146s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:23:28    146s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:23:28    146s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:23:28    146s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:23:28    146s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:23:28    146s] (I)       blockTrack             : 
[11/09 21:23:28    146s] (I)       routeVias              : 
[11/09 21:23:28    146s] (I)       readTROption           : true
[11/09 21:23:28    146s] (I)       extraSpacingFactor     : 1.00
[11/09 21:23:28    146s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:23:28    146s] (I)       routeSelectedNetsOnly  : false
[11/09 21:23:28    146s] (I)       before initializing RouteDB syMemory usage = 1165.8 MB
[11/09 21:23:28    146s] (I)       starting read tracks
[11/09 21:23:28    146s] (I)       build grid graph
[11/09 21:23:28    146s] (I)       build grid graph start
[11/09 21:23:28    146s] [NR-eGR] Layer1 has no routable track
[11/09 21:23:28    146s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:23:28    146s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:23:28    146s] (I)       build grid graph end
[11/09 21:23:28    146s] (I)       numViaLayers=2
[11/09 21:23:28    146s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:23:28    146s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:23:28    146s] (I)       end build via table
[11/09 21:23:28    146s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:23:28    146s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:23:28    146s] (I)       readDataFromPlaceDB
[11/09 21:23:28    146s] (I)       Read net information..
[11/09 21:23:28    146s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=16
[11/09 21:23:28    146s] (I)       Read testcase time = 0.000 seconds
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] (I)       build grid graph start
[11/09 21:23:28    146s] (I)       build grid graph end
[11/09 21:23:28    146s] (I)       Model blockage into capacity
[11/09 21:23:28    146s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:23:28    146s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:23:28    146s] (I)       blocked area on Layer2 : 2981481570000  (54.59%)
[11/09 21:23:28    146s] (I)       blocked area on Layer3 : 1775168010000  (32.50%)
[11/09 21:23:28    146s] (I)       Modeling time = 0.000 seconds
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] (I)       totalPins=2271  totalGlobalPin=2145 (94.45%)
[11/09 21:23:28    146s] (I)       Number of ignored nets = 16
[11/09 21:23:28    146s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:23:28    146s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:23:28    146s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:23:28    146s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:23:28    146s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:23:28    146s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1165.8 MB
[11/09 21:23:28    146s] (I)       Layer1  viaCost=200.00
[11/09 21:23:28    146s] (I)       Layer2  viaCost=100.00
[11/09 21:23:28    146s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:23:28    146s] (I)       routing area        :  (0, 0) - (2352000, 2322000)
[11/09 21:23:28    146s] (I)       core area           :  (350400, 351000) - (2001600, 1971000)
[11/09 21:23:28    146s] (I)       Site Width          :  2400  (dbu)
[11/09 21:23:28    146s] (I)       Row Height          : 30000  (dbu)
[11/09 21:23:28    146s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:23:28    146s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:23:28    146s] (I)       grid                :    78    77     3
[11/09 21:23:28    146s] (I)       vertical capacity   :     0 30000     0
[11/09 21:23:28    146s] (I)       horizontal capacity :     0     0 30000
[11/09 21:23:28    146s] (I)       Default wire width  :   900   900  1500
[11/09 21:23:28    146s] (I)       Default wire space  :   900   900   900
[11/09 21:23:28    146s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:23:28    146s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:23:28    146s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:23:28    146s] (I)       Total num of tracks :     0   980   774
[11/09 21:23:28    146s] (I)       Num of masks        :     1     1     1
[11/09 21:23:28    146s] (I)       Num of trim masks   :     0     0     0
[11/09 21:23:28    146s] (I)       --------------------------------------------------------
[11/09 21:23:28    146s] 
[11/09 21:23:28    146s] [NR-eGR] ============ Routing rule table ============
[11/09 21:23:28    146s] [NR-eGR] Rule id 0. Nets 680 
[11/09 21:23:28    146s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:23:28    146s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:23:28    146s] [NR-eGR] ========================================
[11/09 21:23:28    146s] [NR-eGR] 
[11/09 21:23:28    146s] (I)       After initializing earlyGlobalRoute syMemory usage = 1165.8 MB
[11/09 21:23:28    146s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:23:28    146s] (I)       ============= Initialization =============
[11/09 21:23:28    146s] (I)       total 2D Cap : 112230 = (50867 H, 61363 V)
[11/09 21:23:28    146s] [NR-eGR] Layer group 1: route 680 net(s) in layer range [2, 3]
[11/09 21:23:28    146s] (I)       ============  Phase 1a Route ============
[11/09 21:23:28    146s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:23:28    146s] (I)       Usage: 3506 = (1717 H, 1789 V) = (3.38% H, 2.92% V) = (5.151e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       ============  Phase 1b Route ============
[11/09 21:23:28    146s] (I)       Usage: 3506 = (1717 H, 1789 V) = (3.38% H, 2.92% V) = (5.151e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.051800e+05um
[11/09 21:23:28    146s] (I)       ============  Phase 1c Route ============
[11/09 21:23:28    146s] (I)       Usage: 3506 = (1717 H, 1789 V) = (3.38% H, 2.92% V) = (5.151e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       ============  Phase 1d Route ============
[11/09 21:23:28    146s] (I)       Usage: 3506 = (1717 H, 1789 V) = (3.38% H, 2.92% V) = (5.151e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] (I)       ============  Phase 1e Route ============
[11/09 21:23:28    146s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:23:28    146s] (I)       Usage: 3506 = (1717 H, 1789 V) = (3.38% H, 2.92% V) = (5.151e+04um H, 5.367e+04um V)
[11/09 21:23:28    146s] (I)       
[11/09 21:23:28    146s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.051800e+05um
[11/09 21:23:28    146s] [NR-eGR] 
[11/09 21:23:28    146s] (I)       ============  Phase 1l Route ============
[11/09 21:23:28    146s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:23:28    146s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:23:28    146s] (I)       total 2D Cap : 112608 = (50931 H, 61677 V)
[11/09 21:23:28    146s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:23:28    146s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:23:28    146s] (I)       ============= track Assignment ============
[11/09 21:23:28    146s] (I)       extract Global 3D Wires
[11/09 21:23:28    146s] (I)       Extract Global WL : time=0.00
[11/09 21:23:28    146s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:23:28    146s] (I)       Initialization real time=0.00 seconds
[11/09 21:23:28    146s] (I)       Kernel real time=0.01 seconds
[11/09 21:23:28    146s] (I)       End Greedy Track Assignment
[11/09 21:23:28    146s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2255
[11/09 21:23:28    146s] [NR-eGR] Layer2(metal2)(V) length: 5.740635e+04um, number of vias: 3454
[11/09 21:23:28    146s] [NR-eGR] Layer3(metal3)(H) length: 5.454000e+04um, number of vias: 0
[11/09 21:23:28    146s] [NR-eGR] Total length: 1.119464e+05um, number of vias: 5709
[11/09 21:23:28    146s] [NR-eGR] End Peak syMemory usage = 1165.8 MB
[11/09 21:23:28    146s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[11/09 21:23:28    146s] Extraction called for design 'layout_lab_design' of instances=692 and nets=705 using extraction engine 'preRoute' .
[11/09 21:23:28    146s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:28    146s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:28    146s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:28    146s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:28    146s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:28    146s]       RC Corner Indexes            0   
[11/09 21:23:28    146s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:28    146s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:28    146s] Shrink Factor                : 1.00000
[11/09 21:23:28    146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:28    146s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:28    146s] Using capacitance table file ...
[11/09 21:23:28    146s] Updating RC grid for preRoute extraction ...
[11/09 21:23:28    146s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:28    146s] Initializing multi-corner resistance tables ...
[11/09 21:23:28    146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1165.766M)
[11/09 21:23:28    146s] Compute RC Scale Done ...
[11/09 21:23:28    146s] WARN: Correct the flow
[11/09 21:23:28    146s] #################################################################################
[11/09 21:23:28    146s] # Design Stage: PreRoute
[11/09 21:23:28    146s] # Design Name: layout_lab_design
[11/09 21:23:28    146s] # Design Mode: 90nm
[11/09 21:23:28    146s] # Analysis Mode: MMMC OCV 
[11/09 21:23:28    146s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:28    146s] # Signoff Settings: SI Off 
[11/09 21:23:28    146s] #################################################################################
[11/09 21:23:28    146s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:28    146s] Calculate early delays in OCV mode...
[11/09 21:23:28    146s] Calculate late delays in OCV mode...
[11/09 21:23:28    146s] Topological Sorting (CPU = 0:00:00.0, MEM = 1221.0M, InitMEM = 1221.0M)
[11/09 21:23:29    147s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:29    147s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:29    147s] Total number of fetched objects 696
[11/09 21:23:29    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:29    147s] End delay calculation. (MEM=1215.94 CPU=0:00:00.6 REAL=0:00:01.0)
[11/09 21:23:29    147s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1215.9M) ***
[11/09 21:23:29    147s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1158.7M, totSessionCpu=0:02:27 **
[11/09 21:23:29    147s] *** Finished optDesign ***
[11/09 21:23:29    147s] 
[11/09 21:23:29    147s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.6 real=0:00:04.6)
[11/09 21:23:29    147s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:23:29    147s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:23:29    147s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:23:29    147s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:23:29    147s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:23:29    147s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:23:29    147s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:23:29    147s] *** Starting "NanoPlace(TM) placement v#1 (mem=1136.5M)" ...
[11/09 21:23:29    147s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:23:29    147s] #std cell=668 (0 fixed + 668 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:23:29    147s] #ioInst=24 #net=696 #term=2303 #term/net=3.31, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:23:29    147s] stdCell: 668 single + 0 double + 0 multi
[11/09 21:23:29    147s] Total standard cell length = 10.7040 (mm), area = 0.3211 (mm^2)
[11/09 21:23:29    147s] Core basic site is core
[11/09 21:23:29    147s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:29    147s] Apply auto density screen in pre-place stage.
[11/09 21:23:29    147s] Auto density screen increases utilization from 0.120 to 0.120
[11/09 21:23:29    147s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1136.5M
[11/09 21:23:29    147s] Average module density = 0.120.
[11/09 21:23:29    147s] Density for the design = 0.120.
[11/09 21:23:29    147s]        = stdcell_area 4460 sites (321120 um^2) / alloc_area 37112 sites (2672064 um^2).
[11/09 21:23:29    147s] Pin Density = 0.06199.
[11/09 21:23:29    147s]             = total # of pins 2303 / total area 37152.
[11/09 21:23:29    147s] Initial padding reaches pin density 0.410 for top
[11/09 21:23:29    147s] Initial padding increases density from 0.120 to 0.201 for top
[11/09 21:23:29    147s] === lastAutoLevel = 7 
[11/09 21:23:29    147s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:23:29    147s] Iteration  7: Total net bbox = 7.593e+04 (4.01e+04 3.59e+04)
[11/09 21:23:29    147s]               Est.  stn bbox = 9.492e+04 (5.04e+04 4.45e+04)
[11/09 21:23:29    147s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1152.5M
[11/09 21:23:29    147s] Iteration  8: Total net bbox = 8.264e+04 (4.36e+04 3.90e+04)
[11/09 21:23:29    147s]               Est.  stn bbox = 1.021e+05 (5.42e+04 4.79e+04)
[11/09 21:23:29    147s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1152.5M
[11/09 21:23:30    148s] Iteration  9: Total net bbox = 8.915e+04 (4.78e+04 4.13e+04)
[11/09 21:23:30    148s]               Est.  stn bbox = 1.085e+05 (5.85e+04 5.00e+04)
[11/09 21:23:30    148s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1152.5M
[11/09 21:23:30    148s] Iteration 10: Total net bbox = 9.036e+04 (4.90e+04 4.14e+04)
[11/09 21:23:30    148s]               Est.  stn bbox = 1.098e+05 (5.97e+04 5.01e+04)
[11/09 21:23:30    148s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1152.5M
[11/09 21:23:30    148s] Iteration 11: Total net bbox = 9.036e+04 (4.90e+04 4.14e+04)
[11/09 21:23:30    148s]               Est.  stn bbox = 1.098e+05 (5.97e+04 5.01e+04)
[11/09 21:23:30    148s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1152.5M
[11/09 21:23:30    148s] Iteration 12: Total net bbox = 9.036e+04 (4.90e+04 4.14e+04)
[11/09 21:23:30    148s]               Est.  stn bbox = 1.098e+05 (5.97e+04 5.01e+04)
[11/09 21:23:30    148s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1152.5M
[11/09 21:23:30    148s] *** cost = 9.036e+04 (4.90e+04 4.14e+04) (cpu for global=0:00:01.1) real=0:00:01.0***
[11/09 21:23:30    148s] Core Placement runtime cpu: 0:00:01.1 real: 0:00:01.0
[11/09 21:23:30    148s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:23:30    148s] Type 'man IMPSP-9025' for more detail.
[11/09 21:23:30    148s] #spOpts: mergeVia=F 
[11/09 21:23:30    148s] Core basic site is core
[11/09 21:23:30    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:30    148s] *** Starting refinePlace (0:02:29 mem=1152.5M) ***
[11/09 21:23:30    148s] Total net bbox length = 9.036e+04 (4.900e+04 4.137e+04) (ext = 1.190e+04)
[11/09 21:23:30    148s] Starting refinePlace ...
[11/09 21:23:30    148s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:30    148s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[11/09 21:23:30    148s] Density distribution unevenness ratio = 62.118%
[11/09 21:23:30    148s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:23:30    148s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1152.5MB) @(0:02:29 - 0:02:29).
[11/09 21:23:30    148s] Move report: preRPlace moves 668 insts, mean move: 8.11 um, max move: 20.06 um
[11/09 21:23:30    148s] 	Max move on inst (I0/LD/T_SR_1/curr_val_reg[3]): (1082.32, 878.06) --> (1075.20, 891.00)
[11/09 21:23:30    148s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:23:30    148s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:23:30    148s] Placement tweakage begins.
[11/09 21:23:30    148s] wire length = 1.180e+05
[11/09 21:23:30    148s] wire length = 1.123e+05
[11/09 21:23:30    148s] Placement tweakage ends.
[11/09 21:23:30    148s] Move report: tweak moves 133 insts, mean move: 32.48 um, max move: 93.60 um
[11/09 21:23:30    148s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC118_n232): (1274.40, 621.00) --> (1308.00, 561.00)
[11/09 21:23:30    148s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:30    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1152.5MB) @(0:02:29 - 0:02:29).
[11/09 21:23:30    148s] Move report: Detail placement moves 668 insts, mean move: 13.79 um, max move: 101.34 um
[11/09 21:23:30    148s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC97_wenable_fifo): (1637.13, 612.93) --> (1730.40, 621.00)
[11/09 21:23:30    148s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1152.5MB
[11/09 21:23:30    148s] Statistics of distance of Instance movement in refine placement:
[11/09 21:23:30    148s]   maximum (X+Y) =       101.34 um
[11/09 21:23:30    148s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC97_wenable_fifo) with max move: (1637.13, 612.929) -> (1730.4, 621)
[11/09 21:23:30    148s]   mean    (X+Y) =        13.79 um
[11/09 21:23:30    148s] Total instances flipped for WireLenOpt: 39
[11/09 21:23:30    148s] Summary Report:
[11/09 21:23:30    148s] Instances move: 668 (out of 668 movable)
[11/09 21:23:30    148s] Instances flipped: 0
[11/09 21:23:30    148s] Mean displacement: 13.79 um
[11/09 21:23:30    148s] Max displacement: 101.34 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC97_wenable_fifo) (1637.13, 612.929) -> (1730.4, 621)
[11/09 21:23:30    148s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:23:30    148s] Total instances moved : 668
[11/09 21:23:30    148s] Total net bbox length = 8.733e+04 (4.523e+04 4.210e+04) (ext = 1.177e+04)
[11/09 21:23:30    148s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1152.5MB
[11/09 21:23:30    148s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1152.5MB) @(0:02:29 - 0:02:29).
[11/09 21:23:30    148s] *** Finished refinePlace (0:02:29 mem=1152.5M) ***
[11/09 21:23:30    148s] *** End of Placement (cpu=0:00:01.2, real=0:00:01.0, mem=1152.5M) ***
[11/09 21:23:30    148s] #spOpts: mergeVia=F 
[11/09 21:23:30    148s] Core basic site is core
[11/09 21:23:30    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:30    148s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[11/09 21:23:30    148s] Density distribution unevenness ratio = 62.185%
[11/09 21:23:30    148s] *** Finishing placeDesign concurrent flow ***
[11/09 21:23:30    148s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 1123.5M **
[11/09 21:23:30    148s] Command spTest is not supported.
[11/09 21:23:30    148s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:23:30    148s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:23:30    148s] Severity  ID               Count  Summary                                  
[11/09 21:23:30    148s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:23:30    148s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/09 21:23:30    148s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:23:30    148s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:23:30    148s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:23:30    148s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:23:30    148s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:23:30    148s] *** Message Summary: 13 warning(s), 0 error(s)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] <CMD> checkPlace
[11/09 21:23:30    148s] Core basic site is core
[11/09 21:23:30    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:30    148s] Begin checking placement ... (start mem=1123.5M, init mem=1123.5M)
[11/09 21:23:30    148s] *info: Placed = 668           
[11/09 21:23:30    148s] *info: Unplaced = 0           
[11/09 21:23:30    148s] Placement Density:12.00%(321120/2674944)
[11/09 21:23:30    148s] Placement Density (including fixed std cells):12.00%(321120/2674944)
[11/09 21:23:30    148s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1123.5M)
[11/09 21:23:30    148s] <CMD> sroute
[11/09 21:23:30    148s] #- Begin sroute (date=11/09 21:23:30, mem=1123.5M)
[11/09 21:23:30    148s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:23:30 2019 ***
[11/09 21:23:30    148s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:23:30    148s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Begin option processing ...
[11/09 21:23:30    148s] srouteConnectPowerBump set to false
[11/09 21:23:30    148s] routeSpecial set to true
[11/09 21:23:30    148s] srouteConnectConverterPin set to false
[11/09 21:23:30    148s] srouteFollowCorePinEnd set to 3
[11/09 21:23:30    148s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:23:30    148s] sroutePadPinAllPorts set to true
[11/09 21:23:30    148s] sroutePreserveExistingRoutes set to true
[11/09 21:23:30    148s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:23:30    148s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2004.00 megs.
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Reading DB technology information...
[11/09 21:23:30    148s] Finished reading DB technology information.
[11/09 21:23:30    148s] Reading floorplan and netlist information...
[11/09 21:23:30    148s] Finished reading floorplan and netlist information.
[11/09 21:23:30    148s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:23:30    148s] Read in 38 macros, 22 used
[11/09 21:23:30    148s] Read in 692 components
[11/09 21:23:30    148s]   668 core components: 0 unplaced, 668 placed, 0 fixed
[11/09 21:23:30    148s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:23:30    148s] Read in 16 logical pins
[11/09 21:23:30    148s] Read in 16 nets
[11/09 21:23:30    148s] Read in 2 special nets, 2 routed
[11/09 21:23:30    148s] Read in 1344 terminals
[11/09 21:23:30    148s] Begin power routing ...
[11/09 21:23:30    148s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:23:30    148s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:23:30    148s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:23:30    148s] CPU time for FollowPin 0 seconds
[11/09 21:23:30    148s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:23:30    148s] CPU time for FollowPin 0 seconds
[11/09 21:23:30    148s]   Number of IO ports routed: 8
[11/09 21:23:30    148s]   Number of Block ports routed: 0
[11/09 21:23:30    148s]   Number of Stripe ports routed: 0
[11/09 21:23:30    148s]   Number of Core ports routed: 110
[11/09 21:23:30    148s]   Number of Pad ports routed: 0
[11/09 21:23:30    148s]   Number of Power Bump ports routed: 0
[11/09 21:23:30    148s]   Number of Followpin connections: 55
[11/09 21:23:30    148s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2006.00 megs.
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s]  Begin updating DB with routing results ...
[11/09 21:23:30    148s]  Updating DB with 24 via definition ...
[11/09 21:23:30    148s] 
sroute post-processing starts at Sat Nov  9 21:23:30 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:23:30    148s] sroute post-processing ends at Sat Nov  9 21:23:30 2019

sroute post-processing starts at Sat Nov  9 21:23:30 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:23:30    148s] sroute post-processing ends at Sat Nov  9 21:23:30 2019
sroute created 181 wires.
[11/09 21:23:30    148s] ViaGen created 120 vias and deleted 0 via to avoid violation.
[11/09 21:23:30    148s] +--------+----------------+----------------+
[11/09 21:23:30    148s] |  Layer |     Created    |     Deleted    |
[11/09 21:23:30    148s] +--------+----------------+----------------+
[11/09 21:23:30    148s] | metal1 |       175      |       NA       |
[11/09 21:23:30    148s] |   via  |       116      |        0       |
[11/09 21:23:30    148s] | metal2 |        4       |       NA       |
[11/09 21:23:30    148s] |  via2  |        4       |        0       |
[11/09 21:23:30    148s] | metal3 |        2       |       NA       |
[11/09 21:23:30    148s] +--------+----------------+----------------+
[11/09 21:23:30    148s] #- End sroute (date=11/09 21:23:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.8M, current mem=1125.8M)
[11/09 21:23:30    148s] <CMD> trialRoute
[11/09 21:23:30    148s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:23:30    148s] Set wireMPool w/ noThreadCheck
[11/09 21:23:30    148s] *** Starting trialRoute (mem=1123.5M) ***
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Using hname+ instead name for net compare
[11/09 21:23:30    148s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:23:30    148s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:23:30    148s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:23:30    148s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1123.5M)
[11/09 21:23:30    148s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Nr of prerouted/Fixed nets = 16
[11/09 21:23:30    148s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:23:30    148s] routingBox: (1200 1500) (2350800 2320500)
[11/09 21:23:30    148s] coreBox:    (350400 351000) (2001600 1971000)
[11/09 21:23:30    148s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/12
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M):
[11/09 21:23:30    148s] Est net length = 1.073e+05um = 5.448e+04H + 5.286e+04V
[11/09 21:23:30    148s] Usage: (5.2%H 6.2%V) = (6.534e+04um 1.111e+05um) = (5380 3700)
[11/09 21:23:30    148s] Obstruct: 1158 = 576 (5.6%H) + 582 (5.7%V)
[11/09 21:23:30    148s] Overflow: 27 = 0 (0.00% H) + 27 (0.28% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M):
[11/09 21:23:30    148s] Usage: (5.2%H 6.2%V) = (6.518e+04um 1.111e+05um) = (5367 3700)
[11/09 21:23:30    148s] Overflow: 28 = 0 (0.00% H) + 28 (0.29% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M):
[11/09 21:23:30    148s] Usage: (5.1%H 6.2%V) = (6.492e+04um 1.112e+05um) = (5345 3705)
[11/09 21:23:30    148s] Overflow: 25 = 0 (0.00% H) + 25 (0.26% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M):
[11/09 21:23:30    148s] Usage: (5.1%H 6.2%V) = (6.492e+04um 1.113e+05um) = (5345 3707)
[11/09 21:23:30    148s] Overflow: 20 = 0 (0.00% H) + 20 (0.21% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1a-1d Overflow: 0.00% H + 0.21% V (0:00:00.0 1123.5M)

[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M):
[11/09 21:23:30    148s] Usage: (5.1%H 6.2%V) = (6.492e+04um 1.113e+05um) = (5345 3707)
[11/09 21:23:30    148s] Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M):
[11/09 21:23:30    148s] Usage: (5.2%H 6.2%V) = (6.508e+04um 1.114e+05um) = (5358 3711)
[11/09 21:23:30    148s] Overflow: 7 = 0 (0.00% H) + 7 (0.07% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Congestion distribution:
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Remain	cntH		cntV
[11/09 21:23:30    148s] --------------------------------------
[11/09 21:23:30    148s]  -1:	0	 0.00%	7	 0.07%
[11/09 21:23:30    148s] --------------------------------------
[11/09 21:23:30    148s]   0:	0	 0.00%	196	 2.02%
[11/09 21:23:30    148s]   1:	0	 0.00%	257	 2.65%
[11/09 21:23:30    148s]   2:	40	 0.41%	366	 3.77%
[11/09 21:23:30    148s]   3:	91	 0.94%	562	 5.79%
[11/09 21:23:30    148s]   4:	75	 0.77%	537	 5.53%
[11/09 21:23:30    148s]   5:	9508	97.88%	7783	80.17%
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1e-1f Overflow: 0.00% H + 0.07% V (0:00:00.0 1123.5M)

[11/09 21:23:30    148s] Global route (cpu=0.0s real=0.0s 1123.5M)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] *** After '-updateRemainTrks' operation: 
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Usage: (5.2%H 6.2%V) = (6.508e+04um 1.114e+05um) = (5358 3711)
[11/09 21:23:30    148s] Overflow: 7 = 0 (0.00% H) + 7 (0.07% V)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Phase 1l Overflow: 0.00% H + 0.07% V (0:00:00.0 1123.5M)

[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Congestion distribution:
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Remain	cntH		cntV
[11/09 21:23:30    148s] --------------------------------------
[11/09 21:23:30    148s]  -1:	0	 0.00%	7	 0.07%
[11/09 21:23:30    148s] --------------------------------------
[11/09 21:23:30    148s]   0:	0	 0.00%	196	 2.02%
[11/09 21:23:30    148s]   1:	0	 0.00%	257	 2.65%
[11/09 21:23:30    148s]   2:	40	 0.41%	366	 3.77%
[11/09 21:23:30    148s]   3:	91	 0.94%	562	 5.79%
[11/09 21:23:30    148s]   4:	75	 0.77%	537	 5.53%
[11/09 21:23:30    148s]   5:	9508	97.88%	7783	80.17%
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1123.5M) ***
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Using trMTFlushLazyWireDel= 1
[11/09 21:23:30    148s] Not using mpools for CRoute
[11/09 21:23:30    148s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:23:30    148s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M)
[11/09 21:23:30    148s] Not using mpools for CRoute
[11/09 21:23:30    148s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M)
[11/09 21:23:30    148s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:23:30    148s] Cleanup real= 0:00:00.0
[11/09 21:23:30    148s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1123.5M)
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Total length: 1.105e+05um, number of vias: 4393
[11/09 21:23:30    148s] M1(H) length: 0.000e+00um, number of vias: 2255
[11/09 21:23:30    148s] M2(V) length: 5.701e+04um, number of vias: 2138
[11/09 21:23:30    148s] M3(H) length: 5.349e+04um
[11/09 21:23:30    148s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1123.5M) ***
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Skipping QALenRecalc
[11/09 21:23:30    148s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:23:30    148s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:23:30    148s] *** Finished all Phases (cpu=0:00:00.0 mem=1123.5M) ***
[11/09 21:23:30    148s] trMTFlushLazyWireDel was already disabled
[11/09 21:23:30    148s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:23:30    148s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:23:30    148s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:23:30    148s] Peak Memory Usage was 1123.5M 
[11/09 21:23:30    148s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.3
[11/09 21:23:30    148s]   TrialRoute full (called 7x) runtime= 0:00:00.3
[11/09 21:23:30    148s]   GlbRouteEst (called 6x) runtime= 0:00:00.0
[11/09 21:23:30    148s] *** Finished trialRoute (cpu=0:00:00.0 mem=1123.5M) ***
[11/09 21:23:30    148s] 
[11/09 21:23:30    148s] Set wireMPool w/ threadCheck
[11/09 21:23:30    148s] <CMD> timeDesign -preCTS
[11/09 21:23:31    148s] Start to check current routing status for nets...
[11/09 21:23:31    148s] Using hname+ instead name for net compare
[11/09 21:23:31    148s] All nets are already routed correctly.
[11/09 21:23:31    148s] End to check current routing status for nets (mem=1123.5M)
[11/09 21:23:31    148s] Extraction called for design 'layout_lab_design' of instances=692 and nets=705 using extraction engine 'preRoute' .
[11/09 21:23:31    148s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:31    148s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:31    148s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:31    148s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:31    148s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:31    148s]       RC Corner Indexes            0   
[11/09 21:23:31    148s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:31    148s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:31    148s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:31    148s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:31    148s] Shrink Factor                : 1.00000
[11/09 21:23:31    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:31    148s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:31    148s] Using capacitance table file ...
[11/09 21:23:31    148s] Updating RC grid for preRoute extraction ...
[11/09 21:23:31    148s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:31    148s] Initializing multi-corner resistance tables ...
[11/09 21:23:31    148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1123.488M)
[11/09 21:23:31    148s] Effort level <high> specified for reg2reg path_group
[11/09 21:23:31    148s] #################################################################################
[11/09 21:23:31    148s] # Design Stage: PreRoute
[11/09 21:23:31    148s] # Design Name: layout_lab_design
[11/09 21:23:31    148s] # Design Mode: 90nm
[11/09 21:23:31    148s] # Analysis Mode: MMMC OCV 
[11/09 21:23:31    148s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:31    148s] # Signoff Settings: SI On 
[11/09 21:23:31    148s] #################################################################################
[11/09 21:23:31    148s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:31    148s] Calculate early delays in OCV mode...
[11/09 21:23:31    148s] Calculate late delays in OCV mode...
[11/09 21:23:31    148s] Topological Sorting (CPU = 0:00:00.0, MEM = 1122.5M, InitMEM = 1122.5M)
[11/09 21:23:31    149s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:31    149s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:31    149s] Total number of fetched objects 696
[11/09 21:23:31    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:31    149s] End delay calculation. (MEM=1187.92 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:23:31    149s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1187.9M) ***
[11/09 21:23:31    149s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:29 mem=1187.9M)
[11/09 21:23:31    149s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.209  |  4.209  |  4.877  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.005%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:23:31    149s] Total CPU time: 0.46 sec
[11/09 21:23:31    149s] Total Real time: 1.0 sec
[11/09 21:23:31    149s] Total Memory Usage: 1125.6875 Mbytes
[11/09 21:23:31    149s] <CMD> setOptMode -yieldEffort none
[11/09 21:23:31    149s] <CMD> setOptMode -highEffort
[11/09 21:23:31    149s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:23:31    149s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:23:31    149s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:23:31    149s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:23:31    149s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:23:31    149s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:23:31    149s] <CMD> optDesign -preCTS -drv
[11/09 21:23:31    149s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:23:31    149s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:23:31    149s] #spOpts: mergeVia=F 
[11/09 21:23:31    149s] Core basic site is core
[11/09 21:23:31    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:31    149s] #spOpts: mergeVia=F 
[11/09 21:23:31    149s] GigaOpt running with 1 threads.
[11/09 21:23:31    149s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:23:31    149s] #spOpts: mergeVia=F 
[11/09 21:23:31    149s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:23:31    149s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:23:31    149s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:23:31    149s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:23:31    149s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:23:31    149s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:23:31    149s] 	...
[11/09 21:23:31    149s] 	Reporting only the 20 first cells found...
[11/09 21:23:31    149s] 
[11/09 21:23:31    149s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1123.5M, totSessionCpu=0:02:29 **
[11/09 21:23:31    149s] *** optDesign -preCTS ***
[11/09 21:23:31    149s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:23:31    149s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:23:31    149s] Hold Target Slack: user slack 0
[11/09 21:23:31    149s] Multi-VT timing optimization disabled based on library information.
[11/09 21:23:31    149s] Summary for sequential cells idenfication: 
[11/09 21:23:31    149s] Identified SBFF number: 3
[11/09 21:23:31    149s] Identified MBFF number: 0
[11/09 21:23:31    149s] Not identified SBFF number: 0
[11/09 21:23:31    149s] Not identified MBFF number: 0
[11/09 21:23:31    149s] Number of sequential cells which are not FFs: 1
[11/09 21:23:31    149s] 
[11/09 21:23:31    149s] Start to check current routing status for nets...
[11/09 21:23:31    149s] Using hname+ instead name for net compare
[11/09 21:23:31    149s] All nets are already routed correctly.
[11/09 21:23:31    149s] End to check current routing status for nets (mem=1123.5M)
[11/09 21:23:31    149s] #################################################################################
[11/09 21:23:31    149s] # Design Stage: PreRoute
[11/09 21:23:31    149s] # Design Name: layout_lab_design
[11/09 21:23:31    149s] # Design Mode: 90nm
[11/09 21:23:31    149s] # Analysis Mode: MMMC OCV 
[11/09 21:23:31    149s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:31    149s] # Signoff Settings: SI Off 
[11/09 21:23:31    149s] #################################################################################
[11/09 21:23:31    149s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:31    149s] Calculate early delays in OCV mode...
[11/09 21:23:31    149s] Calculate late delays in OCV mode...
[11/09 21:23:31    149s] Topological Sorting (CPU = 0:00:00.0, MEM = 1121.5M, InitMEM = 1121.5M)
[11/09 21:23:32    149s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:32    149s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:32    149s] Total number of fetched objects 696
[11/09 21:23:32    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:32    149s] End delay calculation. (MEM=1186.94 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:23:32    149s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1186.9M) ***
[11/09 21:23:32    149s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:30 mem=1186.9M)
[11/09 21:23:32    149s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.209  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.005%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1123.7M, totSessionCpu=0:02:30 **
[11/09 21:23:32    149s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:23:32    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1123.7M
[11/09 21:23:32    149s] #spOpts: mergeVia=F 
[11/09 21:23:32    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1123.7M
[11/09 21:23:32    149s] *** Starting optimizing excluded clock nets MEM= 1123.7M) ***
[11/09 21:23:32    149s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1123.7M) ***
[11/09 21:23:32    149s] Begin: GigaOpt high fanout net optimization
[11/09 21:23:32    149s] Info: 16 io nets excluded
[11/09 21:23:32    149s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:32    149s] Summary for sequential cells idenfication: 
[11/09 21:23:32    149s] Identified SBFF number: 3
[11/09 21:23:32    149s] Identified MBFF number: 0
[11/09 21:23:32    149s] Not identified SBFF number: 0
[11/09 21:23:32    149s] Not identified MBFF number: 0
[11/09 21:23:32    149s] Number of sequential cells which are not FFs: 1
[11/09 21:23:32    149s] 
[11/09 21:23:32    149s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:23:32    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1133.7M
[11/09 21:23:32    149s] #spOpts: mergeVia=F 
[11/09 21:23:32    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1133.7M
[11/09 21:23:32    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1133.7M
[11/09 21:23:32    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1149.7M
[11/09 21:23:32    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1199.7M
[11/09 21:23:32    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1199.7M
[11/09 21:23:32    150s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:32    150s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:23:32    150s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:32    150s] |    12.00%|        -|   0.100|   0.000|   0:00:00.0| 1314.2M|
[11/09 21:23:32    150s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:32    150s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:32    150s] |    12.00%|        -|   0.100|   0.000|   0:00:00.0| 1314.2M|
[11/09 21:23:32    150s] +----------+---------+--------+--------+------------+--------+
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1314.2M) ***
[11/09 21:23:32    150s] End: GigaOpt high fanout net optimization
[11/09 21:23:32    150s] Begin: GigaOpt DRV Optimization
[11/09 21:23:32    150s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:23:32    150s] Info: 16 io nets excluded
[11/09 21:23:32    150s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:32    150s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:23:32    150s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1295.1M
[11/09 21:23:32    150s] #spOpts: mergeVia=F 
[11/09 21:23:32    150s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1295.1M
[11/09 21:23:32    150s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1295.1M
[11/09 21:23:32    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1295.1M
[11/09 21:23:32    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:32    150s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:23:32    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:32    150s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:23:32    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:32    150s] Info: violation cost 0.027558 (cap = 0.027558, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:32    150s] |     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 4.21 |          0|          0|          0|  12.00  |            |           |
[11/09 21:23:32    150s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:32    150s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.21 |          2|          0|          1|  12.02  |   0:00:00.0|    1314.2M|
[11/09 21:23:32    150s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:32    150s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.21 |          0|          0|          0|  12.02  |   0:00:00.0|    1314.2M|
[11/09 21:23:32    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1314.2M) ***
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] *** Starting refinePlace (0:02:30 mem=1330.2M) ***
[11/09 21:23:32    150s] Total net bbox length = 8.735e+04 (4.524e+04 4.211e+04) (ext = 1.177e+04)
[11/09 21:23:32    150s] Starting refinePlace ...
[11/09 21:23:32    150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:32    150s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[11/09 21:23:32    150s] Density distribution unevenness ratio = 62.197%
[11/09 21:23:32    150s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:23:32    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2MB) @(0:02:30 - 0:02:30).
[11/09 21:23:32    150s] Move report: preRPlace moves 4 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:23:32    150s] 	Max move on inst (I0/LD/T_SR_0/FE_OFC121_n12): (1240.80, 981.00) --> (1243.20, 981.00)
[11/09 21:23:32    150s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:23:32    150s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:23:32    150s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:32    150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2MB) @(0:02:30 - 0:02:30).
[11/09 21:23:32    150s] Move report: Detail placement moves 4 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:23:32    150s] 	Max move on inst (I0/LD/T_SR_0/FE_OFC121_n12): (1240.80, 981.00) --> (1243.20, 981.00)
[11/09 21:23:32    150s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.2MB
[11/09 21:23:32    150s] Statistics of distance of Instance movement in refine placement:
[11/09 21:23:32    150s]   maximum (X+Y) =         2.40 um
[11/09 21:23:32    150s]   inst (I0/LD/T_SR_0/FE_OFC121_n12) with max move: (1240.8, 981) -> (1243.2, 981)
[11/09 21:23:32    150s]   mean    (X+Y) =         2.40 um
[11/09 21:23:32    150s] Summary Report:
[11/09 21:23:32    150s] Instances move: 4 (out of 670 movable)
[11/09 21:23:32    150s] Instances flipped: 0
[11/09 21:23:32    150s] Mean displacement: 2.40 um
[11/09 21:23:32    150s] Max displacement: 2.40 um (Instance: I0/LD/T_SR_0/FE_OFC121_n12) (1240.8, 981) -> (1243.2, 981)
[11/09 21:23:32    150s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:23:32    150s] Total instances moved : 4
[11/09 21:23:32    150s] Total net bbox length = 8.736e+04 (4.525e+04 4.211e+04) (ext = 1.177e+04)
[11/09 21:23:32    150s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.2MB
[11/09 21:23:32    150s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2MB) @(0:02:30 - 0:02:30).
[11/09 21:23:32    150s] *** Finished refinePlace (0:02:30 mem=1330.2M) ***
[11/09 21:23:32    150s] *** maximum move = 2.40 um ***
[11/09 21:23:32    150s] *** Finished re-routing un-routed nets (1330.2M) ***
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1330.2M) ***
[11/09 21:23:32    150s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:23:32    150s] End: GigaOpt DRV Optimization
[11/09 21:23:32    150s] GigaOpt: Cleaning up trial route
[11/09 21:23:32    150s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1311.1M
[11/09 21:23:32    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1311.1M
[11/09 21:23:32    150s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:23:32    150s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:23:32    150s] [PSP] Initial Peak syMemory usage = 1311.1 MB
[11/09 21:23:32    150s] (I)       Reading DB...
[11/09 21:23:32    150s] (I)       congestionReportName   : 
[11/09 21:23:32    150s] (I)       layerRangeFor2DCongestion : 
[11/09 21:23:32    150s] (I)       buildTerm2TermWires    : 1
[11/09 21:23:32    150s] (I)       doTrackAssignment      : 1
[11/09 21:23:32    150s] (I)       dumpBookshelfFiles     : 0
[11/09 21:23:32    150s] (I)       numThreads             : 1
[11/09 21:23:32    150s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:23:32    150s] (I)       honorPin               : false
[11/09 21:23:32    150s] (I)       honorPinGuide          : true
[11/09 21:23:32    150s] (I)       honorPartition         : false
[11/09 21:23:32    150s] (I)       allowPartitionCrossover: false
[11/09 21:23:32    150s] (I)       honorSingleEntry       : true
[11/09 21:23:32    150s] (I)       honorSingleEntryStrong : true
[11/09 21:23:32    150s] (I)       handleViaSpacingRule   : false
[11/09 21:23:32    150s] (I)       handleEolSpacingRule   : false
[11/09 21:23:32    150s] (I)       PDConstraint           : none
[11/09 21:23:32    150s] (I)       expBetterNDRHandling   : false
[11/09 21:23:32    150s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:23:32    150s] (I)       routingEffortLevel     : 3
[11/09 21:23:32    150s] (I)       effortLevel            : standard
[11/09 21:23:32    150s] [NR-eGR] minRouteLayer          : 2
[11/09 21:23:32    150s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:23:32    150s] (I)       numRowsPerGCell        : 1
[11/09 21:23:32    150s] (I)       speedUpLargeDesign     : 0
[11/09 21:23:32    150s] (I)       speedUpBlkViolationClean: 1
[11/09 21:23:32    150s] (I)       multiThreadingTA       : 1
[11/09 21:23:32    150s] (I)       blockedPinEscape       : 1
[11/09 21:23:32    150s] (I)       blkAwareLayerSwitching : 1
[11/09 21:23:32    150s] (I)       betterClockWireModeling: 1
[11/09 21:23:32    150s] (I)       congestionCleanMode    : 0
[11/09 21:23:32    150s] (I)       optimizationMode       : false
[11/09 21:23:32    150s] (I)       routeSecondPG          : false
[11/09 21:23:32    150s] (I)       punchThroughDistance   : 500.00
[11/09 21:23:32    150s] (I)       scenicBound            : 1.15
[11/09 21:23:32    150s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:23:32    150s] (I)       source-to-sink ratio   : 0.00
[11/09 21:23:32    150s] (I)       targetCongestionRatioH : 1.00
[11/09 21:23:32    150s] (I)       targetCongestionRatioV : 1.00
[11/09 21:23:32    150s] (I)       layerCongestionRatio   : 0.70
[11/09 21:23:32    150s] (I)       m1CongestionRatio      : 0.10
[11/09 21:23:32    150s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:23:32    150s] (I)       localRouteEffort       : 1.00
[11/09 21:23:32    150s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:23:32    150s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:23:32    150s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:23:32    150s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:23:32    150s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:23:32    150s] (I)       blockTrack             : 
[11/09 21:23:32    150s] (I)       routeVias              : 
[11/09 21:23:32    150s] (I)       readTROption           : true
[11/09 21:23:32    150s] (I)       extraSpacingFactor     : 1.00
[11/09 21:23:32    150s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:23:32    150s] (I)       routeSelectedNetsOnly  : false
[11/09 21:23:32    150s] (I)       before initializing RouteDB syMemory usage = 1311.1 MB
[11/09 21:23:32    150s] (I)       starting read tracks
[11/09 21:23:32    150s] (I)       build grid graph
[11/09 21:23:32    150s] (I)       build grid graph start
[11/09 21:23:32    150s] [NR-eGR] Layer1 has no routable track
[11/09 21:23:32    150s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:23:32    150s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:23:32    150s] (I)       build grid graph end
[11/09 21:23:32    150s] (I)       numViaLayers=2
[11/09 21:23:32    150s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:23:32    150s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:23:32    150s] (I)       end build via table
[11/09 21:23:32    150s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=142 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:23:32    150s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:23:32    150s] (I)       readDataFromPlaceDB
[11/09 21:23:32    150s] (I)       Read net information..
[11/09 21:23:32    150s] [NR-eGR] Read numTotalNets=698  numIgnoredNets=16
[11/09 21:23:32    150s] (I)       Read testcase time = 0.000 seconds
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] (I)       build grid graph start
[11/09 21:23:32    150s] (I)       build grid graph end
[11/09 21:23:32    150s] (I)       Model blockage into capacity
[11/09 21:23:32    150s] (I)       Read numBlocks=1672  numPreroutedWires=0  numCapScreens=0
[11/09 21:23:32    150s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:23:32    150s] (I)       blocked area on Layer2 : 2991620340000  (54.78%)
[11/09 21:23:32    150s] (I)       blocked area on Layer3 : 1775714220000  (32.51%)
[11/09 21:23:32    150s] (I)       Modeling time = 0.000 seconds
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] (I)       totalPins=2275  totalGlobalPin=2173 (95.52%)
[11/09 21:23:32    150s] (I)       Number of ignored nets = 16
[11/09 21:23:32    150s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:23:32    150s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:23:32    150s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:23:32    150s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:23:32    150s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:23:32    150s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:23:32    150s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:23:32    150s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:23:32    150s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:23:32    150s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:23:32    150s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1311.1 MB
[11/09 21:23:32    150s] (I)       Layer1  viaCost=200.00
[11/09 21:23:32    150s] (I)       Layer2  viaCost=100.00
[11/09 21:23:32    150s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:23:32    150s] (I)       routing area        :  (0, 0) - (2352000, 2322000)
[11/09 21:23:32    150s] (I)       core area           :  (350400, 351000) - (2001600, 1971000)
[11/09 21:23:32    150s] (I)       Site Width          :  2400  (dbu)
[11/09 21:23:32    150s] (I)       Row Height          : 30000  (dbu)
[11/09 21:23:32    150s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:23:32    150s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:23:32    150s] (I)       grid                :    78    77     3
[11/09 21:23:32    150s] (I)       vertical capacity   :     0 30000     0
[11/09 21:23:32    150s] (I)       horizontal capacity :     0     0 30000
[11/09 21:23:32    150s] (I)       Default wire width  :   900   900  1500
[11/09 21:23:32    150s] (I)       Default wire space  :   900   900   900
[11/09 21:23:32    150s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:23:32    150s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:23:32    150s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:23:32    150s] (I)       Total num of tracks :     0   980   774
[11/09 21:23:32    150s] (I)       Num of masks        :     1     1     1
[11/09 21:23:32    150s] (I)       Num of trim masks   :     0     0     0
[11/09 21:23:32    150s] (I)       --------------------------------------------------------
[11/09 21:23:32    150s] 
[11/09 21:23:32    150s] [NR-eGR] ============ Routing rule table ============
[11/09 21:23:32    150s] [NR-eGR] Rule id 0. Nets 682 
[11/09 21:23:32    150s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:23:32    150s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:23:32    150s] [NR-eGR] ========================================
[11/09 21:23:32    150s] [NR-eGR] 
[11/09 21:23:32    150s] (I)       After initializing earlyGlobalRoute syMemory usage = 1311.1 MB
[11/09 21:23:32    150s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:23:32    150s] (I)       ============= Initialization =============
[11/09 21:23:32    150s] (I)       total 2D Cap : 112226 = (50863 H, 61363 V)
[11/09 21:23:32    150s] [NR-eGR] Layer group 1: route 682 net(s) in layer range [2, 3]
[11/09 21:23:32    150s] (I)       ============  Phase 1a Route ============
[11/09 21:23:32    150s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:23:32    150s] (I)       Usage: 3575 = (1798 H, 1777 V) = (3.53% H, 2.90% V) = (5.394e+04um H, 5.331e+04um V)
[11/09 21:23:32    150s] (I)       
[11/09 21:23:32    150s] (I)       ============  Phase 1b Route ============
[11/09 21:23:32    150s] (I)       Usage: 3575 = (1798 H, 1777 V) = (3.53% H, 2.90% V) = (5.394e+04um H, 5.331e+04um V)
[11/09 21:23:32    150s] (I)       
[11/09 21:23:32    150s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.072500e+05um
[11/09 21:23:32    150s] (I)       ============  Phase 1c Route ============
[11/09 21:23:32    150s] (I)       Usage: 3575 = (1798 H, 1777 V) = (3.53% H, 2.90% V) = (5.394e+04um H, 5.331e+04um V)
[11/09 21:23:32    150s] (I)       
[11/09 21:23:32    150s] (I)       ============  Phase 1d Route ============
[11/09 21:23:32    150s] (I)       Usage: 3575 = (1798 H, 1777 V) = (3.53% H, 2.90% V) = (5.394e+04um H, 5.331e+04um V)
[11/09 21:23:32    150s] (I)       
[11/09 21:23:32    150s] (I)       ============  Phase 1e Route ============
[11/09 21:23:32    150s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:23:32    150s] (I)       Usage: 3575 = (1798 H, 1777 V) = (3.53% H, 2.90% V) = (5.394e+04um H, 5.331e+04um V)
[11/09 21:23:32    150s] (I)       
[11/09 21:23:32    150s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.072500e+05um
[11/09 21:23:32    150s] [NR-eGR] 
[11/09 21:23:32    150s] (I)       ============  Phase 1l Route ============
[11/09 21:23:32    150s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:23:32    150s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:23:32    150s] (I)       total 2D Cap : 112574 = (50927 H, 61647 V)
[11/09 21:23:32    150s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:23:32    150s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:23:32    150s] (I)       ============= track Assignment ============
[11/09 21:23:32    150s] (I)       extract Global 3D Wires
[11/09 21:23:32    150s] (I)       Extract Global WL : time=0.00
[11/09 21:23:32    150s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:23:32    150s] (I)       Initialization real time=0.00 seconds
[11/09 21:23:32    150s] (I)       Kernel real time=0.01 seconds
[11/09 21:23:32    150s] (I)       End Greedy Track Assignment
[11/09 21:23:32    150s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2259
[11/09 21:23:32    150s] [NR-eGR] Layer2(metal2)(V) length: 5.737035e+04um, number of vias: 3424
[11/09 21:23:32    150s] [NR-eGR] Layer3(metal3)(H) length: 5.634000e+04um, number of vias: 0
[11/09 21:23:32    150s] [NR-eGR] Total length: 1.137104e+05um, number of vias: 5683
[11/09 21:23:32    150s] [NR-eGR] End Peak syMemory usage = 1166.3 MB
[11/09 21:23:32    150s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:23:32    150s] GigaOpt: Cleaning up extraction
[11/09 21:23:32    150s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:23:32    150s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:32    150s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:32    150s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:32    150s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:32    150s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:32    150s]       RC Corner Indexes            0   
[11/09 21:23:32    150s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:32    150s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:32    150s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:32    150s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:32    150s] Shrink Factor                : 1.00000
[11/09 21:23:32    150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:32    150s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:32    150s] Using capacitance table file ...
[11/09 21:23:32    150s] Updating RC grid for preRoute extraction ...
[11/09 21:23:32    150s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:32    150s] Initializing multi-corner resistance tables ...
[11/09 21:23:32    150s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1166.258M)
[11/09 21:23:32    150s] GigaOpt: Cleaning up delay & timing
[11/09 21:23:32    150s] #################################################################################
[11/09 21:23:32    150s] # Design Stage: PreRoute
[11/09 21:23:32    150s] # Design Name: layout_lab_design
[11/09 21:23:32    150s] # Design Mode: 90nm
[11/09 21:23:32    150s] # Analysis Mode: MMMC OCV 
[11/09 21:23:32    150s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:32    150s] # Signoff Settings: SI Off 
[11/09 21:23:32    150s] #################################################################################
[11/09 21:23:32    150s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:32    150s] Calculate early delays in OCV mode...
[11/09 21:23:32    150s] Calculate late delays in OCV mode...
[11/09 21:23:32    150s] Topological Sorting (CPU = 0:00:00.0, MEM = 1164.3M, InitMEM = 1164.3M)
[11/09 21:23:33    150s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:33    150s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:33    150s] Total number of fetched objects 698
[11/09 21:23:33    150s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:33    150s] End delay calculation. (MEM=1213.69 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:23:33    150s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1213.7M) ***
[11/09 21:23:33    150s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:23:33    150s] Info: 16 io nets excluded
[11/09 21:23:33    150s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:33    150s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:23:33    150s] ### Creating PhyDesignMc. totSessionCpu=0:02:31 mem=1213.7M
[11/09 21:23:33    150s] Core basic site is core
[11/09 21:23:33    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:33    150s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:31 mem=1213.7M
[11/09 21:23:33    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=1213.7M
[11/09 21:23:33    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1213.7M
[11/09 21:23:33    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:33    150s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:23:33    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:33    150s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:23:33    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:33    150s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:33    150s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.16 |          0|          0|          0|  12.02  |            |           |
[11/09 21:23:33    150s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:23:33    150s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.16 |          0|          0|          0|  12.02  |   0:00:00.0|    1305.3M|
[11/09 21:23:33    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1305.3M) ***
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:23:33    150s] GigaOpt: Cleaning up delay & timing
[11/09 21:23:33    150s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1171.7M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.157  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.024%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1171.7M, totSessionCpu=0:02:31 **
[11/09 21:23:33    150s] Effort level <high> specified for reg2reg path_group
[11/09 21:23:33    150s] Reported timing to dir ./timingReports
[11/09 21:23:33    150s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1173.7M, totSessionCpu=0:02:31 **
[11/09 21:23:33    150s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.157  |  4.157  |  4.867  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.024%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1171.7M, totSessionCpu=0:02:31 **
[11/09 21:23:33    150s] *** Finished optDesign ***
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.5 real=0:00:01.8)
[11/09 21:23:33    150s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:23:33    150s] <CMD> clockDesign
[11/09 21:23:33    150s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:23:33    150s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:23:33    150s] <clockDesign CMD> ccopt_design -cts
[11/09 21:23:33    150s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:23:33    150s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:23:33    150s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:23:33    150s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:23:33    150s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:23:33    150s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:23:33    150s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:23:33    150s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:23:33    150s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:23:33    150s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:23:33    150s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:23:33    150s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:23:33    150s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:23:33    150s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:23:33    150s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:23:33    150s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:23:33    150s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:23:33    150s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1120.5M, totSessionCpu=0:02:31 **
[11/09 21:23:33    150s] **ERROR: (IMPCK-9000):	
[11/09 21:23:33    150s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:23:33    150s] Severity  ID               Count  Summary                                  
[11/09 21:23:33    150s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:23:33    150s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:23:33    150s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:23:33    150s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:23:33    150s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:23:33    150s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:23:33    150s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] <CMD> trialRoute
[11/09 21:23:33    150s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:23:33    150s] Set wireMPool w/ noThreadCheck
[11/09 21:23:33    150s] *** Starting trialRoute (mem=1120.5M) ***
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Using hname+ instead name for net compare
[11/09 21:23:33    150s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:23:33    150s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:23:33    150s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:23:33    150s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1120.5M)
[11/09 21:23:33    150s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Nr of prerouted/Fixed nets = 16
[11/09 21:23:33    150s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:23:33    150s] routingBox: (1200 1500) (2350800 2320500)
[11/09 21:23:33    150s] coreBox:    (350400 351000) (2001600 1971000)
[11/09 21:23:33    150s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/12
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M):
[11/09 21:23:33    150s] Est net length = 1.074e+05um = 5.451e+04H + 5.286e+04V
[11/09 21:23:33    150s] Usage: (5.2%H 6.2%V) = (6.537e+04um 1.112e+05um) = (5383 3705)
[11/09 21:23:33    150s] Obstruct: 1158 = 576 (5.6%H) + 582 (5.7%V)
[11/09 21:23:33    150s] Overflow: 27 = 0 (0.00% H) + 27 (0.28% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M):
[11/09 21:23:33    150s] Usage: (5.2%H 6.2%V) = (6.522e+04um 1.112e+05um) = (5370 3705)
[11/09 21:23:33    150s] Overflow: 28 = 0 (0.00% H) + 28 (0.29% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M):
[11/09 21:23:33    150s] Usage: (5.1%H 6.2%V) = (6.495e+04um 1.114e+05um) = (5348 3710)
[11/09 21:23:33    150s] Overflow: 25 = 0 (0.00% H) + 25 (0.26% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M):
[11/09 21:23:33    150s] Usage: (5.1%H 6.2%V) = (6.495e+04um 1.114e+05um) = (5348 3712)
[11/09 21:23:33    150s] Overflow: 20 = 0 (0.00% H) + 20 (0.21% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1a-1d Overflow: 0.00% H + 0.21% V (0:00:00.0 1120.5M)

[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M):
[11/09 21:23:33    150s] Usage: (5.1%H 6.2%V) = (6.495e+04um 1.114e+05um) = (5348 3712)
[11/09 21:23:33    150s] Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M):
[11/09 21:23:33    150s] Usage: (5.2%H 6.2%V) = (6.511e+04um 1.115e+05um) = (5361 3716)
[11/09 21:23:33    150s] Overflow: 7 = 0 (0.00% H) + 7 (0.07% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Congestion distribution:
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Remain	cntH		cntV
[11/09 21:23:33    150s] --------------------------------------
[11/09 21:23:33    150s]  -1:	0	 0.00%	7	 0.07%
[11/09 21:23:33    150s] --------------------------------------
[11/09 21:23:33    150s]   0:	0	 0.00%	196	 2.02%
[11/09 21:23:33    150s]   1:	0	 0.00%	258	 2.66%
[11/09 21:23:33    150s]   2:	40	 0.41%	369	 3.80%
[11/09 21:23:33    150s]   3:	91	 0.94%	558	 5.75%
[11/09 21:23:33    150s]   4:	75	 0.77%	537	 5.53%
[11/09 21:23:33    150s]   5:	9508	97.88%	7783	80.17%
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1e-1f Overflow: 0.00% H + 0.07% V (0:00:00.0 1120.5M)

[11/09 21:23:33    150s] Global route (cpu=0.0s real=0.0s 1120.5M)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] *** After '-updateRemainTrks' operation: 
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Usage: (5.2%H 6.2%V) = (6.511e+04um 1.115e+05um) = (5361 3716)
[11/09 21:23:33    150s] Overflow: 7 = 0 (0.00% H) + 7 (0.07% V)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Phase 1l Overflow: 0.00% H + 0.07% V (0:00:00.0 1120.5M)

[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Congestion distribution:
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Remain	cntH		cntV
[11/09 21:23:33    150s] --------------------------------------
[11/09 21:23:33    150s]  -1:	0	 0.00%	7	 0.07%
[11/09 21:23:33    150s] --------------------------------------
[11/09 21:23:33    150s]   0:	0	 0.00%	196	 2.02%
[11/09 21:23:33    150s]   1:	0	 0.00%	258	 2.66%
[11/09 21:23:33    150s]   2:	40	 0.41%	369	 3.80%
[11/09 21:23:33    150s]   3:	91	 0.94%	558	 5.75%
[11/09 21:23:33    150s]   4:	75	 0.77%	537	 5.53%
[11/09 21:23:33    150s]   5:	9508	97.88%	7783	80.17%
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1120.5M) ***
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Using trMTFlushLazyWireDel= 1
[11/09 21:23:33    150s] Not using mpools for CRoute
[11/09 21:23:33    150s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:23:33    150s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M)
[11/09 21:23:33    150s] Not using mpools for CRoute
[11/09 21:23:33    150s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M)
[11/09 21:23:33    150s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:23:33    150s] Cleanup real= 0:00:00.0
[11/09 21:23:33    150s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1120.5M)
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Total length: 1.106e+05um, number of vias: 4400
[11/09 21:23:33    150s] M1(H) length: 0.000e+00um, number of vias: 2259
[11/09 21:23:33    150s] M2(V) length: 5.703e+04um, number of vias: 2141
[11/09 21:23:33    150s] M3(H) length: 5.352e+04um
[11/09 21:23:33    150s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1120.5M) ***
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Skipping QALenRecalc
[11/09 21:23:33    150s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:23:33    150s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:23:33    150s] *** Finished all Phases (cpu=0:00:00.0 mem=1120.5M) ***
[11/09 21:23:33    150s] trMTFlushLazyWireDel was already disabled
[11/09 21:23:33    150s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:23:33    150s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:23:33    150s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:23:33    150s] Peak Memory Usage was 1120.5M 
[11/09 21:23:33    150s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.3
[11/09 21:23:33    150s]   TrialRoute full (called 8x) runtime= 0:00:00.3
[11/09 21:23:33    150s]   GlbRouteEst (called 6x) runtime= 0:00:00.0
[11/09 21:23:33    150s] *** Finished trialRoute (cpu=0:00:00.0 mem=1120.5M) ***
[11/09 21:23:33    150s] 
[11/09 21:23:33    150s] Set wireMPool w/ threadCheck
[11/09 21:23:33    150s] <CMD> timeDesign -postCTS
[11/09 21:23:33    151s] Start to check current routing status for nets...
[11/09 21:23:33    151s] Using hname+ instead name for net compare
[11/09 21:23:33    151s] All nets are already routed correctly.
[11/09 21:23:33    151s] End to check current routing status for nets (mem=1120.5M)
[11/09 21:23:33    151s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:23:33    151s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:33    151s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:33    151s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:33    151s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:33    151s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:33    151s]       RC Corner Indexes            0   
[11/09 21:23:33    151s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:33    151s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:33    151s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:33    151s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:33    151s] Shrink Factor                : 1.00000
[11/09 21:23:33    151s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:33    151s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:33    151s] Using capacitance table file ...
[11/09 21:23:33    151s] Updating RC grid for preRoute extraction ...
[11/09 21:23:33    151s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:33    151s] Initializing multi-corner resistance tables ...
[11/09 21:23:33    151s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1120.496M)
[11/09 21:23:33    151s] Effort level <high> specified for reg2reg path_group
[11/09 21:23:33    151s] #################################################################################
[11/09 21:23:33    151s] # Design Stage: PreRoute
[11/09 21:23:33    151s] # Design Name: layout_lab_design
[11/09 21:23:33    151s] # Design Mode: 90nm
[11/09 21:23:33    151s] # Analysis Mode: MMMC OCV 
[11/09 21:23:33    151s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:33    151s] # Signoff Settings: SI On 
[11/09 21:23:33    151s] #################################################################################
[11/09 21:23:33    151s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:33    151s] Calculate early delays in OCV mode...
[11/09 21:23:33    151s] Calculate late delays in OCV mode...
[11/09 21:23:33    151s] Topological Sorting (CPU = 0:00:00.0, MEM = 1121.5M, InitMEM = 1121.5M)
[11/09 21:23:34    151s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:34    151s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:34    151s] Total number of fetched objects 698
[11/09 21:23:34    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:34    151s] End delay calculation. (MEM=1187.67 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:23:34    151s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1187.7M) ***
[11/09 21:23:34    151s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:02:31 mem=1187.7M)
[11/09 21:23:34    151s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.256  |  3.256  |  5.752  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.024%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:23:34    151s] Total CPU time: 0.44 sec
[11/09 21:23:34    151s] Total Real time: 1.0 sec
[11/09 21:23:34    151s] Total Memory Usage: 1127.4375 Mbytes
[11/09 21:23:34    151s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:23:34    151s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:23:34    151s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:23:34    151s] <CMD> extractRC -outfile encounter.cap
[11/09 21:23:34    151s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:23:34    151s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:34    151s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:34    151s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:23:34    151s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:34    151s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:23:34    151s]       RC Corner Indexes            0   
[11/09 21:23:34    151s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:34    151s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:34    151s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:34    151s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:34    151s] Shrink Factor                : 1.00000
[11/09 21:23:34    151s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:23:34    151s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:34    151s] Using capacitance table file ...
[11/09 21:23:34    151s] Updating RC grid for preRoute extraction ...
[11/09 21:23:34    151s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:34    151s] Initializing multi-corner resistance tables ...
[11/09 21:23:34    151s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1127.438M)
[11/09 21:23:34    151s] <CMD> setOptMode -yieldEffort none
[11/09 21:23:34    151s] <CMD> setOptMode -highEffort
[11/09 21:23:34    151s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:23:34    151s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:23:34    151s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:23:34    151s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:23:34    151s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:23:34    151s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:23:34    151s] <CMD> optDesign -postCTS -hold
[11/09 21:23:34    151s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:23:34    151s] GigaOpt running with 1 threads.
[11/09 21:23:34    151s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:23:34    151s] #spOpts: mergeVia=F 
[11/09 21:23:34    151s] Core basic site is core
[11/09 21:23:34    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:34    151s] #spOpts: mergeVia=F 
[11/09 21:23:34    151s] #spOpts: mergeVia=F 
[11/09 21:23:35    151s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:23:35    151s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:23:35    151s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:23:35    151s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:23:35    151s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:23:35    151s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:23:35    151s] 	...
[11/09 21:23:35    151s] 	Reporting only the 20 first cells found...
[11/09 21:23:35    151s] 
[11/09 21:23:35    151s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1125.3M, totSessionCpu=0:02:32 **
[11/09 21:23:35    151s] *** optDesign -postCTS ***
[11/09 21:23:35    151s] DRC Margin: user margin 0.0
[11/09 21:23:35    151s] Hold Target Slack: user slack 0
[11/09 21:23:35    151s] Setup Target Slack: user slack 0;
[11/09 21:23:35    151s] Summary for sequential cells idenfication: 
[11/09 21:23:35    151s] Identified SBFF number: 3
[11/09 21:23:35    151s] Identified MBFF number: 0
[11/09 21:23:35    151s] Not identified SBFF number: 0
[11/09 21:23:35    151s] Not identified MBFF number: 0
[11/09 21:23:35    151s] Number of sequential cells which are not FFs: 1
[11/09 21:23:35    151s] 
[11/09 21:23:35    151s] Start to check current routing status for nets...
[11/09 21:23:35    151s] Using hname+ instead name for net compare
[11/09 21:23:35    151s] All nets are already routed correctly.
[11/09 21:23:35    151s] End to check current routing status for nets (mem=1125.3M)
[11/09 21:23:35    151s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1192.0M
[11/09 21:23:35    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1192.0M
[11/09 21:23:35    151s] Compute RC Scale Done ...
[11/09 21:23:35    151s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:23:35    151s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:23:35    151s] *info: ------------------------------------------------------------------
[11/09 21:23:35    151s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:23:35    151s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:23:35    151s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:23:35    151s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:23:35    151s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:23:35    151s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:23:35    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1238.7M
[11/09 21:23:35    151s] #spOpts: mergeVia=F 
[11/09 21:23:35    151s] Core basic site is core
[11/09 21:23:35    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:35    151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1238.7M
[11/09 21:23:35    151s] GigaOpt Hold Optimizer is used
[11/09 21:23:35    151s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:32 mem=1238.7M ***
[11/09 21:23:35    151s] Effort level <high> specified for reg2reg path_group
[11/09 21:23:35    151s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:23:35    151s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:23:35    151s] #################################################################################
[11/09 21:23:35    151s] # Design Stage: PreRoute
[11/09 21:23:35    151s] # Design Name: layout_lab_design
[11/09 21:23:35    151s] # Design Mode: 90nm
[11/09 21:23:35    151s] # Analysis Mode: MMMC OCV 
[11/09 21:23:35    151s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:35    151s] # Signoff Settings: SI On 
[11/09 21:23:35    151s] #################################################################################
[11/09 21:23:35    151s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:35    151s] Calculate late delays in OCV mode...
[11/09 21:23:35    151s] Calculate early delays in OCV mode...
[11/09 21:23:35    151s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:23:35    151s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:35    151s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 696. 
[11/09 21:23:35    151s] Total number of fetched objects 698
[11/09 21:23:35    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:35    151s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:23:35    151s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:23:35    151s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:23:35    151s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:23:35    151s] Done building hold timer [1168 node(s), 1362 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[11/09 21:23:35    151s]  
_______________________________________________________________________
[11/09 21:23:35    151s] #################################################################################
[11/09 21:23:35    151s] # Design Stage: PreRoute
[11/09 21:23:35    151s] # Design Name: layout_lab_design
[11/09 21:23:35    151s] # Design Mode: 90nm
[11/09 21:23:35    151s] # Analysis Mode: MMMC OCV 
[11/09 21:23:35    151s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:35    151s] # Signoff Settings: SI On 
[11/09 21:23:35    151s] #################################################################################
[11/09 21:23:35    151s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:35    151s] Calculate early delays in OCV mode...
[11/09 21:23:35    151s] Calculate late delays in OCV mode...
[11/09 21:23:35    151s] Topological Sorting (CPU = 0:00:00.0, MEM = 1236.7M, InitMEM = 1236.7M)
[11/09 21:23:35    151s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:35    151s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:35    151s] Total number of fetched objects 698
[11/09 21:23:35    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:35    151s] End delay calculation. (MEM=1244.94 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:23:35    151s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1244.9M) ***
[11/09 21:23:35    151s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:32 mem=1244.9M)
[11/09 21:23:35    151s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:32 mem=1244.9M ***
[11/09 21:23:35    151s] *info: category slack lower bound [L 0.0] default
[11/09 21:23:35    151s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:23:35    151s] --------------------------------------------------- 
[11/09 21:23:35    151s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:23:35    151s] --------------------------------------------------- 
[11/09 21:23:35    151s]          WNS    reg2regWNS
[11/09 21:23:35    151s]     3.256 ns      3.256 ns
[11/09 21:23:35    151s] --------------------------------------------------- 
[11/09 21:23:35    152s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.256  |  3.256  |  5.752  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.258  | -0.547  | -1.258  |
|           TNS (ns):| -42.273 | -0.547  | -41.726 |
|    Violating Paths:|   100   |    1    |   99    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.024%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:23:35    152s] Identified SBFF number: 3
[11/09 21:23:35    152s] Identified MBFF number: 0
[11/09 21:23:35    152s] Not identified SBFF number: 0
[11/09 21:23:35    152s] Not identified MBFF number: 0
[11/09 21:23:35    152s] Number of sequential cells which are not FFs: 1
[11/09 21:23:35    152s] 
[11/09 21:23:35    152s] Summary for sequential cells idenfication: 
[11/09 21:23:35    152s] Identified SBFF number: 3
[11/09 21:23:35    152s] Identified MBFF number: 0
[11/09 21:23:35    152s] Not identified SBFF number: 0
[11/09 21:23:35    152s] Not identified MBFF number: 0
[11/09 21:23:35    152s] Number of sequential cells which are not FFs: 1
[11/09 21:23:35    152s] 
[11/09 21:23:35    152s] 
[11/09 21:23:35    152s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:23:35    152s] *Info: worst delay setup view: osu05
[11/09 21:23:35    152s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:23:35    152s] =================================================================
[11/09 21:23:35    152s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:23:35    152s] ------------------------------------------------------------------
[11/09 21:23:35    152s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:23:35    152s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:23:35    152s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:23:35    152s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:23:35    152s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:23:35    152s] =================================================================
[11/09 21:23:35    152s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1172.5M, totSessionCpu=0:02:32 **
[11/09 21:23:35    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1172.5M
[11/09 21:23:35    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1172.5M
[11/09 21:23:35    152s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:23:35    152s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:23:35    152s] Info: 16 io nets excluded
[11/09 21:23:35    152s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:23:35    152s] --------------------------------------------------- 
[11/09 21:23:35    152s]    Hold Timing Summary  - Initial 
[11/09 21:23:35    152s] --------------------------------------------------- 
[11/09 21:23:35    152s]  Target slack: 0.000 ns
[11/09 21:23:35    152s] View: osu05 
[11/09 21:23:35    152s] 	WNS: -0.547 
[11/09 21:23:35    152s] 	TNS: -7.120 
[11/09 21:23:35    152s] 	VP: 41 
[11/09 21:23:35    152s] 	Worst hold path end point: I0/LD/T_SR_1/curr_val_reg[2]/D 
[11/09 21:23:35    152s] --------------------------------------------------- 
[11/09 21:23:35    152s]    Setup Timing Summary  - Initial 
[11/09 21:23:35    152s] --------------------------------------------------- 
[11/09 21:23:35    152s]  Target slack: 0.000 ns
[11/09 21:23:35    152s] View: osu05 
[11/09 21:23:35    152s] 	WNS: 3.256 
[11/09 21:23:35    152s] 	TNS: 0.000 
[11/09 21:23:35    152s] 	VP: 0 
[11/09 21:23:35    152s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D 
[11/09 21:23:35    152s] --------------------------------------------------- 
[11/09 21:23:35    152s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:23:35    152s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1306.0M
[11/09 21:23:35    152s] #spOpts: mergeVia=F 
[11/09 21:23:35    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1306.0M
[11/09 21:23:35    152s] 
[11/09 21:23:35    152s] *** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:32 mem=1306.0M density=12.024% ***
[11/09 21:23:35    152s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:23:35    152s] 
[11/09 21:23:35    152s] Phase I ......
[11/09 21:23:35    152s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:23:35    152s] *info: Levelized Batch Commit is enabled
[11/09 21:23:35    152s] Executing transform: ECO Safe Resize
[11/09 21:23:35    152s] +-----------------------------------------------------------------------------------------------+
[11/09 21:23:35    152s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:23:35    152s] +-----------------------------------------------------------------------------------------------+
[11/09 21:23:35    152s] Worst hold path end point:
[11/09 21:23:35    152s]   I0/LD/T_SR_1/curr_val_reg[2]/D
[11/09 21:23:35    152s]     net: I0/LD/T_SR_1/n36 (nrTerm=2)
[11/09 21:23:35    152s] |   0|  -0.547|    -7.12|      41|          0|       0(     0)|    12.02%|   0:00:00.0|  1306.0M|
[11/09 21:23:35    152s] Worst hold path end point:
[11/09 21:23:35    152s]   I0/LD/T_SR_1/curr_val_reg[2]/D
[11/09 21:23:35    152s]     net: I0/LD/T_SR_1/n36 (nrTerm=2)
[11/09 21:23:35    152s] |   1|  -0.547|    -7.12|      41|          0|       0(     0)|    12.02%|   0:00:00.0|  1306.0M|
[11/09 21:23:35    152s] +-----------------------------------------------------------------------------------------------+
[11/09 21:23:35    152s] Executing transform: AddBuffer + LegalResize
[11/09 21:23:35    152s] +-----------------------------------------------------------------------------------------------+
[11/09 21:23:35    152s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:23:35    152s] +-----------------------------------------------------------------------------------------------+
[11/09 21:23:35    152s] Worst hold path end point:
[11/09 21:23:35    152s]   I0/LD/T_SR_1/curr_val_reg[2]/D
[11/09 21:23:35    152s]     net: I0/LD/T_SR_1/n36 (nrTerm=2)
[11/09 21:23:35    152s] |   0|  -0.547|    -7.12|      41|          0|       0(     0)|    12.02%|   0:00:00.0|  1306.0M|
[11/09 21:23:36    152s] Worst hold path end point:
[11/09 21:23:36    152s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D
[11/09 21:23:36    152s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131 (nrTerm=2)
[11/09 21:23:36    152s] |   1|  -0.084|    -0.49|      20|          9|       0(     0)|    12.13%|   0:00:01.0|  1306.0M|
[11/09 21:23:36    152s] Worst hold path end point:
[11/09 21:23:36    152s]   I0/LD/CTRL/curr_state_reg[3]/D
[11/09 21:23:36    152s]     net: I0/LD/CTRL/n93 (nrTerm=2)
[11/09 21:23:36    152s] |   2|   0.048|     0.00|       0|          7|       0(     0)|    12.19%|   0:00:01.0|  1306.0M|
[11/09 21:23:36    152s] +-----------------------------------------------------------------------------------------------+
[11/09 21:23:36    152s] 
[11/09 21:23:36    152s] *info:    Total 16 cells added for Phase I
[11/09 21:23:36    152s] --------------------------------------------------- 
[11/09 21:23:36    152s]    Hold Timing Summary  - Phase I 
[11/09 21:23:36    152s] --------------------------------------------------- 
[11/09 21:23:36    152s]  Target slack: 0.000 ns
[11/09 21:23:36    152s] View: osu05 
[11/09 21:23:36    152s] 	WNS: 0.048 
[11/09 21:23:36    152s] 	TNS: 0.000 
[11/09 21:23:36    152s] 	VP: 0 
[11/09 21:23:36    152s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[3]/D 
[11/09 21:23:36    152s] --------------------------------------------------- 
[11/09 21:23:36    152s]    Setup Timing Summary  - Phase I 
[11/09 21:23:36    152s] --------------------------------------------------- 
[11/09 21:23:36    152s]  Target slack: 0.000 ns
[11/09 21:23:36    152s] View: osu05 
[11/09 21:23:36    152s] 	WNS: 3.256 
[11/09 21:23:36    152s] 	TNS: 0.000 
[11/09 21:23:36    152s] 	VP: 0 
[11/09 21:23:36    152s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D 
[11/09 21:23:36    152s] --------------------------------------------------- 
[11/09 21:23:36    152s] 
[11/09 21:23:36    152s] *** Finished Core Fixing (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:32 mem=1306.0M density=12.190% ***
[11/09 21:23:36    152s] *info:
[11/09 21:23:36    152s] *info: Added a total of 16 cells to fix/reduce hold violation
[11/09 21:23:36    152s] *info:          in which 8 termBuffering
[11/09 21:23:36    152s] *info:
[11/09 21:23:36    152s] *info: Summary: 
[11/09 21:23:36    152s] *info:           15 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:23:36    152s] *info:            1 cell  of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:23:36    152s] *info:
[11/09 21:23:36    152s] *** Starting refinePlace (0:02:32 mem=1322.0M) ***
[11/09 21:23:36    152s] Total net bbox length = 8.750e+04 (4.536e+04 4.213e+04) (ext = 1.075e+04)
[11/09 21:23:36    152s] Starting refinePlace ...
[11/09 21:23:36    152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:36    152s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[11/09 21:23:36    152s] Density distribution unevenness ratio = 62.234%
[11/09 21:23:36    152s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:23:36    152s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1322.0MB) @(0:02:32 - 0:02:32).
[11/09 21:23:36    152s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:36    152s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:23:36    152s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:36    152s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1322.0MB) @(0:02:32 - 0:02:32).
[11/09 21:23:36    152s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:23:36    152s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.0MB
[11/09 21:23:36    152s] Statistics of distance of Instance movement in refine placement:
[11/09 21:23:36    152s]   maximum (X+Y) =         0.00 um
[11/09 21:23:36    152s]   mean    (X+Y) =         0.00 um
[11/09 21:23:36    152s] Summary Report:
[11/09 21:23:36    152s] Instances move: 0 (out of 686 movable)
[11/09 21:23:36    152s] Instances flipped: 0
[11/09 21:23:36    152s] Mean displacement: 0.00 um
[11/09 21:23:36    152s] Max displacement: 0.00 um 
[11/09 21:23:36    152s] Total instances moved : 0
[11/09 21:23:36    152s] Total net bbox length = 8.750e+04 (4.536e+04 4.213e+04) (ext = 1.075e+04)
[11/09 21:23:36    152s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.0MB
[11/09 21:23:36    152s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1322.0MB) @(0:02:32 - 0:02:32).
[11/09 21:23:36    152s] *** Finished refinePlace (0:02:32 mem=1322.0M) ***
[11/09 21:23:36    152s] *** maximum move = 0.00 um ***
[11/09 21:23:36    152s] *** Finished re-routing un-routed nets (1322.0M) ***
[11/09 21:23:36    152s] 
[11/09 21:23:36    152s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1322.0M) ***
[11/09 21:23:36    152s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:32 mem=1322.0M density=12.190%) ***
[11/09 21:23:36    152s] *** Steiner Routed Nets: 5.742%; Threshold: 100; Threshold for Hold: 100
[11/09 21:23:36    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1188.5M
[11/09 21:23:36    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1188.5M
[11/09 21:23:36    152s] Re-routed 0 nets
[11/09 21:23:36    152s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:23:36    152s] Summary for sequential cells idenfication: 
[11/09 21:23:36    152s] Identified SBFF number: 3
[11/09 21:23:36    152s] Identified MBFF number: 0
[11/09 21:23:36    152s] Not identified SBFF number: 0
[11/09 21:23:36    152s] Not identified MBFF number: 0
[11/09 21:23:36    152s] Number of sequential cells which are not FFs: 1
[11/09 21:23:36    152s] 
[11/09 21:23:36    152s] Summary for sequential cells idenfication: 
[11/09 21:23:36    152s] Identified SBFF number: 3
[11/09 21:23:36    152s] Identified MBFF number: 0
[11/09 21:23:36    152s] Not identified SBFF number: 0
[11/09 21:23:36    152s] Not identified MBFF number: 0
[11/09 21:23:36    152s] Number of sequential cells which are not FFs: 1
[11/09 21:23:36    152s] 
[11/09 21:23:36    152s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:23:36    152s] GigaOpt: Skipping postEco optimization
[11/09 21:23:36    152s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:23:36    152s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:23:36    152s] *** Steiner Routed Nets: 5.742%; Threshold: 100; Threshold for Hold: 100
[11/09 21:23:36    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1188.5M
[11/09 21:23:36    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1188.5M
[11/09 21:23:36    152s] Re-routed 0 nets
[11/09 21:23:36    152s] Reported timing to dir ./timingReports
[11/09 21:23:36    152s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1182.4M, totSessionCpu=0:02:32 **
[11/09 21:23:36    152s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:23:36    152s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:23:36    152s] #################################################################################
[11/09 21:23:36    152s] # Design Stage: PreRoute
[11/09 21:23:36    152s] # Design Name: layout_lab_design
[11/09 21:23:36    152s] # Design Mode: 90nm
[11/09 21:23:36    152s] # Analysis Mode: MMMC OCV 
[11/09 21:23:36    152s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:36    152s] # Signoff Settings: SI On 
[11/09 21:23:36    152s] #################################################################################
[11/09 21:23:36    152s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:36    152s] Calculate late delays in OCV mode...
[11/09 21:23:36    152s] Calculate early delays in OCV mode...
[11/09 21:23:36    152s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:23:36    152s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:36    152s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 712. 
[11/09 21:23:36    152s] Total number of fetched objects 714
[11/09 21:23:36    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:36    152s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:23:36    152s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:23:36    152s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:23:36    152s]  
_______________________________________________________________________
[11/09 21:23:36    152s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.256  |  3.256  |  5.752  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.258  |  0.076  | -1.258  |
|           TNS (ns):| -35.153 |  0.000  | -35.153 |
|    Violating Paths:|   59    |    0    |   59    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.190%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:00.0, MEM=1186.4M
[11/09 21:23:37    152s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1182.4M, totSessionCpu=0:02:32 **
[11/09 21:23:37    152s] *** Finished optDesign ***
[11/09 21:23:37    152s] 
[11/09 21:23:37    152s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.0 real=0:00:02.1)
[11/09 21:23:37    152s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:23:37    152s] <CMD> optDesign -postCTS -drv
[11/09 21:23:37    152s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:23:37    152s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:23:37    152s] Core basic site is core
[11/09 21:23:37    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:37    152s] #spOpts: mergeVia=F 
[11/09 21:23:37    152s] GigaOpt running with 1 threads.
[11/09 21:23:37    152s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:23:37    152s] #spOpts: mergeVia=F 
[11/09 21:23:37    152s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:23:37    152s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:23:37    152s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:23:37    152s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:23:37    152s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:23:37    152s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:23:37    152s] 	...
[11/09 21:23:37    152s] 	Reporting only the 20 first cells found...
[11/09 21:23:37    152s] 
[11/09 21:23:37    152s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1141.3M, totSessionCpu=0:02:33 **
[11/09 21:23:37    152s] *** optDesign -postCTS ***
[11/09 21:23:37    152s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:23:37    152s] Hold Target Slack: user slack 0
[11/09 21:23:37    152s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:23:37    152s] Multi-VT timing optimization disabled based on library information.
[11/09 21:23:37    152s] Summary for sequential cells idenfication: 
[11/09 21:23:37    152s] Identified SBFF number: 3
[11/09 21:23:37    152s] Identified MBFF number: 0
[11/09 21:23:37    152s] Not identified SBFF number: 0
[11/09 21:23:37    152s] Not identified MBFF number: 0
[11/09 21:23:37    152s] Number of sequential cells which are not FFs: 1
[11/09 21:23:37    152s] 
[11/09 21:23:37    152s] Start to check current routing status for nets...
[11/09 21:23:37    152s] Using hname+ instead name for net compare
[11/09 21:23:37    152s] All nets are already routed correctly.
[11/09 21:23:37    152s] End to check current routing status for nets (mem=1141.3M)
[11/09 21:23:37    152s] #################################################################################
[11/09 21:23:37    152s] # Design Stage: PreRoute
[11/09 21:23:37    152s] # Design Name: layout_lab_design
[11/09 21:23:37    152s] # Design Mode: 90nm
[11/09 21:23:37    152s] # Analysis Mode: MMMC OCV 
[11/09 21:23:37    152s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:23:37    152s] # Signoff Settings: SI Off 
[11/09 21:23:37    152s] #################################################################################
[11/09 21:23:37    152s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:37    152s] Calculate early delays in OCV mode...
[11/09 21:23:37    152s] Calculate late delays in OCV mode...
[11/09 21:23:37    152s] Topological Sorting (CPU = 0:00:00.0, MEM = 1139.3M, InitMEM = 1139.3M)
[11/09 21:23:37    152s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:37    152s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:23:37    152s] Total number of fetched objects 714
[11/09 21:23:37    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:37    152s] End delay calculation. (MEM=1188.69 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:23:37    152s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1188.7M) ***
[11/09 21:23:37    152s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:33 mem=1188.7M)
[11/09 21:23:37    152s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.256  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.190%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1125.4M, totSessionCpu=0:02:33 **
[11/09 21:23:37    152s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:23:37    152s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=1125.4M
[11/09 21:23:37    152s] #spOpts: mergeVia=F 
[11/09 21:23:37    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=1125.4M
[11/09 21:23:37    152s] *** Starting optimizing excluded clock nets MEM= 1125.4M) ***
[11/09 21:23:37    152s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1125.4M) ***
[11/09 21:23:37    152s] *** Starting optimizing excluded clock nets MEM= 1125.4M) ***
[11/09 21:23:37    152s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1125.4M) ***
[11/09 21:23:37    152s] Effort level <high> specified for reg2reg path_group
[11/09 21:23:37    152s] Reported timing to dir ./timingReports
[11/09 21:23:37    152s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1143.4M, totSessionCpu=0:02:33 **
[11/09 21:23:37    153s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.256  |  3.256  |  5.752  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.190%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1141.4M, totSessionCpu=0:02:33 **
[11/09 21:23:38    153s] *** Finished optDesign ***
[11/09 21:23:38    153s] 
[11/09 21:23:38    153s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.5 real=0:00:00.9)
[11/09 21:23:38    153s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:23:38    153s] <CMD> all_hold_analysis_views
[11/09 21:23:38    153s] <CMD> all_setup_analysis_views
[11/09 21:23:38    153s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:23:38    153s] Checking spec file integrity...
[11/09 21:23:38    153s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:23:38    153s] a) clock tree synthesis is not yet run, or
[11/09 21:23:38    153s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:23:38    153s] c) clock specification file mis-spelled clock name
[11/09 21:23:38    153s] 
[11/09 21:23:38    153s] Please correct above error(s) before running CTS.
[11/09 21:23:38    153s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1119.2M) ***
[11/09 21:23:38    153s] <CMD> addFiller -cell FILL
[11/09 21:23:38    153s] Core basic site is core
[11/09 21:23:38    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:38    153s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:23:38    153s] *INFO: Adding fillers to top-module.
[11/09 21:23:38    153s] *INFO:   Added 32623 filler insts (cell FILL / prefix FILLER).
[11/09 21:23:38    153s] *INFO: Total 32623 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[11/09 21:23:38    153s] For 32623 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:23:38    153s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:23:38    153s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:23:38    153s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:23:38    153s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:23:38    153s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:23:38    153s] <CMD> sroute
[11/09 21:23:38    153s] #- Begin sroute (date=11/09 21:23:38, mem=1119.2M)
[11/09 21:23:38    153s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:23:38 2019 ***
[11/09 21:23:38    153s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:23:38    153s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:23:38    153s] 
[11/09 21:23:38    153s] Begin option processing ...
[11/09 21:23:38    153s] srouteConnectPowerBump set to false
[11/09 21:23:38    153s] routeSpecial set to true
[11/09 21:23:38    153s] srouteConnectConverterPin set to false
[11/09 21:23:38    153s] srouteFollowCorePinEnd set to 3
[11/09 21:23:38    153s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:23:38    153s] sroutePadPinAllPorts set to true
[11/09 21:23:38    153s] sroutePreserveExistingRoutes set to true
[11/09 21:23:38    153s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:23:38    153s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2006.00 megs.
[11/09 21:23:38    153s] 
[11/09 21:23:38    153s] Reading DB technology information...
[11/09 21:23:38    153s] Finished reading DB technology information.
[11/09 21:23:38    153s] Reading floorplan and netlist information...
[11/09 21:23:38    153s] Finished reading floorplan and netlist information.
[11/09 21:23:38    153s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:23:38    153s] Read in 38 macros, 24 used
[11/09 21:23:38    153s] Read in 33333 components
[11/09 21:23:38    153s]   33309 core components: 0 unplaced, 33309 placed, 0 fixed
[11/09 21:23:38    153s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:23:38    153s] Read in 16 logical pins
[11/09 21:23:38    153s] Read in 16 nets
[11/09 21:23:38    153s] Read in 2 special nets, 2 routed
[11/09 21:23:38    153s] Read in 66626 terminals
[11/09 21:23:38    153s] Begin power routing ...
[11/09 21:23:38    153s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:23:38    153s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:23:38    153s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:23:39    154s] CPU time for FollowPin 0 seconds
[11/09 21:23:39    154s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:23:39    154s] CPU time for FollowPin 0 seconds
[11/09 21:23:39    154s]   Number of IO ports routed: 0
[11/09 21:23:39    154s]   Number of Block ports routed: 0
[11/09 21:23:39    154s]   Number of Stripe ports routed: 0
[11/09 21:23:39    154s]   Number of Core ports routed: 0
[11/09 21:23:39    154s]   Number of Pad ports routed: 0
[11/09 21:23:39    154s]   Number of Power Bump ports routed: 0
[11/09 21:23:39    154s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2006.00 megs.
[11/09 21:23:39    154s] 
[11/09 21:23:39    154s] 
[11/09 21:23:39    154s] 
[11/09 21:23:39    154s]  Begin updating DB with routing results ...
[11/09 21:23:39    154s]  Updating DB with 17 via definition ...
[11/09 21:23:39    154s] sroute created 0 wire.
[11/09 21:23:39    154s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:23:39    154s] #- End sroute (date=11/09 21:23:39, total cpu=0:00:01.4, real=0:00:01.0, peak res=1121.5M, current mem=1121.5M)
[11/09 21:23:39    154s] <CMD> globalDetailRoute
[11/09 21:23:39    154s] 
[11/09 21:23:39    154s] globalDetailRoute
[11/09 21:23:39    154s] 
[11/09 21:23:39    154s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:23:39    154s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:23:39    154s] #Start globalDetailRoute on Sat Nov  9 21:23:39 2019
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] ### Net info: total nets: 723
[11/09 21:23:39    154s] ### Net info: dirty nets: 25
[11/09 21:23:39    154s] ### Net info: marked as disconnected nets: 0
[11/09 21:23:39    154s] ### Net info: fully routed nets: 0
[11/09 21:23:39    154s] ### Net info: trivial (single pin) nets: 0
[11/09 21:23:39    154s] ### Net info: unrouted nets: 723
[11/09 21:23:39    154s] ### Net info: re-extraction nets: 0
[11/09 21:23:39    154s] ### Net info: ignored nets: 0
[11/09 21:23:39    154s] ### Net info: skip routing nets: 0
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:39    154s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:23:39    154s] #Start routing data preparation.
[11/09 21:23:39    154s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:23:39    154s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:23:39    154s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:23:39    154s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:23:39    154s] #Voltage range [0.000 - 5.000] has 721 nets.
[11/09 21:23:39    154s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:23:39    154s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:23:39    154s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:23:39    154s] #Regenerating Ggrids automatically.
[11/09 21:23:39    154s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:23:39    154s] #Using automatically generated G-grids.
[11/09 21:23:39    154s] #Done routing data preparation.
[11/09 21:23:39    154s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.06 (MB), peak = 940.55 (MB)
[11/09 21:23:39    154s] #Merging special wires...
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #Connectivity extraction summary:
[11/09 21:23:39    154s] #699 (96.68%) nets are without wires.
[11/09 21:23:39    154s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:23:39    154s] #Total number of nets = 723.
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #Number of eco nets is 0
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #Start data preparation...
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #Data preparation is done on Sat Nov  9 21:23:39 2019
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #Analyzing routing resource...
[11/09 21:23:39    154s] #Routing resource analysis is done on Sat Nov  9 21:23:39 2019
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #  Resource Analysis:
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:23:39    154s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:23:39    154s] #  --------------------------------------------------------------
[11/09 21:23:39    154s] #  Metal 1        H         661         113        2352    22.96%
[11/09 21:23:39    154s] #  Metal 2        V         834         146        2352    11.56%
[11/09 21:23:39    154s] #  Metal 3        H         686          88        2352    12.54%
[11/09 21:23:39    154s] #  --------------------------------------------------------------
[11/09 21:23:39    154s] #  Total                   2181      13.61%        7056    15.69%
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.45 (MB), peak = 940.55 (MB)
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #start global routing iteration 1...
[11/09 21:23:39    154s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 849.14 (MB), peak = 940.55 (MB)
[11/09 21:23:39    154s] #
[11/09 21:23:39    154s] #start global routing iteration 2...
[11/09 21:23:40    154s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.75 (MB), peak = 940.55 (MB)
[11/09 21:23:40    154s] #
[11/09 21:23:40    154s] #start global routing iteration 3...
[11/09 21:23:40    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.92 (MB), peak = 940.55 (MB)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #start global routing iteration 4...
[11/09 21:23:40    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.25 (MB), peak = 940.55 (MB)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:23:40    155s] #Total number of routable nets = 699.
[11/09 21:23:40    155s] #Total number of nets in the design = 723.
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #699 routable nets have only global wires.
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Routed nets constraints summary:
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #        Rules   Unconstrained  
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #      Default             699  
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #        Total             699  
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Routing constraints summary of the whole design:
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #        Rules   Unconstrained  
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #      Default             699  
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #        Total             699  
[11/09 21:23:40    155s] #-----------------------------
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #                 OverCon       OverCon          
[11/09 21:23:40    155s] #                  #Gcell        #Gcell    %Gcell
[11/09 21:23:40    155s] #     Layer           (1)           (2)   OverCon
[11/09 21:23:40    155s] #  ----------------------------------------------
[11/09 21:23:40    155s] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:23:40    155s] #   Metal 2      1(0.05%)      2(0.10%)   (0.14%)
[11/09 21:23:40    155s] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:23:40    155s] #  ----------------------------------------------
[11/09 21:23:40    155s] #     Total      1(0.02%)      2(0.03%)   (0.05%)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[11/09 21:23:40    155s] #  Overflow after GR: 0.00% H + 0.14% V
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Complete Global Routing.
[11/09 21:23:40    155s] #Total wire length = 111408 um.
[11/09 21:23:40    155s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:40    155s] #Total wire length on LAYER metal1 = 3840 um.
[11/09 21:23:40    155s] #Total wire length on LAYER metal2 = 57216 um.
[11/09 21:23:40    155s] #Total wire length on LAYER metal3 = 50352 um.
[11/09 21:23:40    155s] #Total number of vias = 3501
[11/09 21:23:40    155s] #Up-Via Summary (total 3501):
[11/09 21:23:40    155s] #           
[11/09 21:23:40    155s] #-----------------------
[11/09 21:23:40    155s] #  Metal 1         2268
[11/09 21:23:40    155s] #  Metal 2         1233
[11/09 21:23:40    155s] #-----------------------
[11/09 21:23:40    155s] #                  3501 
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Max overcon = 2 tracks.
[11/09 21:23:40    155s] #Total overcon = 0.05%.
[11/09 21:23:40    155s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:23:40    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.68 (MB), peak = 940.55 (MB)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Connectivity extraction summary:
[11/09 21:23:40    155s] #Total number of nets = 0.
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 847.28 (MB), peak = 940.55 (MB)
[11/09 21:23:40    155s] #Start Track Assignment.
[11/09 21:23:40    155s] #Done with 866 horizontal wires in 1 hboxes and 926 vertical wires in 1 hboxes.
[11/09 21:23:40    155s] #Done with 237 horizontal wires in 1 hboxes and 224 vertical wires in 1 hboxes.
[11/09 21:23:40    155s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Track assignment summary:
[11/09 21:23:40    155s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:23:40    155s] #----------------------------------------------------
[11/09 21:23:40    155s] #M1 	   3807.30 	124.19%  	  0.00%
[11/09 21:23:40    155s] #M2 	  55521.60 	  0.33%  	  0.00%
[11/09 21:23:40    155s] #M3 	  47721.30 	  0.30%  	  0.00%
[11/09 21:23:40    155s] #----------------------------------------------------
[11/09 21:23:40    155s] #All 	 107050.21  	  4.72% 	  0.00%
[11/09 21:23:40    155s] #Complete Track Assignment.
[11/09 21:23:40    155s] #Total wire length = 119537 um.
[11/09 21:23:40    155s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:40    155s] #Total wire length on LAYER metal1 = 12064 um.
[11/09 21:23:40    155s] #Total wire length on LAYER metal2 = 55819 um.
[11/09 21:23:40    155s] #Total wire length on LAYER metal3 = 51654 um.
[11/09 21:23:40    155s] #Total number of vias = 3501
[11/09 21:23:40    155s] #Up-Via Summary (total 3501):
[11/09 21:23:40    155s] #           
[11/09 21:23:40    155s] #-----------------------
[11/09 21:23:40    155s] #  Metal 1         2268
[11/09 21:23:40    155s] #  Metal 2         1233
[11/09 21:23:40    155s] #-----------------------
[11/09 21:23:40    155s] #                  3501 
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.22 (MB), peak = 940.55 (MB)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Cpu time = 00:00:00
[11/09 21:23:40    155s] #Elapsed time = 00:00:00
[11/09 21:23:40    155s] #Increased memory = 8.86 (MB)
[11/09 21:23:40    155s] #Total memory = 855.22 (MB)
[11/09 21:23:40    155s] #Peak memory = 940.55 (MB)
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Connectivity extraction summary:
[11/09 21:23:40    155s] #Total number of nets = 0.
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #
[11/09 21:23:40    155s] #Start Detail Routing..
[11/09 21:23:40    155s] #start initial detail routing ...
[11/09 21:23:41    156s] #    number of violations = 0
[11/09 21:23:41    156s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 883.59 (MB), peak = 940.55 (MB)
[11/09 21:23:41    156s] #start 1st optimization iteration ...
[11/09 21:23:41    156s] #    number of violations = 0
[11/09 21:23:41    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.59 (MB), peak = 940.55 (MB)
[11/09 21:23:41    156s] #Complete Detail Routing.
[11/09 21:23:41    156s] #Total wire length = 116320 um.
[11/09 21:23:41    156s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:41    156s] #Total number of vias = 3907
[11/09 21:23:41    156s] #Up-Via Summary (total 3907):
[11/09 21:23:41    156s] #           
[11/09 21:23:41    156s] #-----------------------
[11/09 21:23:41    156s] #  Metal 1         2377
[11/09 21:23:41    156s] #  Metal 2         1530
[11/09 21:23:41    156s] #-----------------------
[11/09 21:23:41    156s] #                  3907 
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Total number of DRC violations = 0
[11/09 21:23:41    156s] #Cpu time = 00:00:01
[11/09 21:23:41    156s] #Elapsed time = 00:00:01
[11/09 21:23:41    156s] #Increased memory = -3.41 (MB)
[11/09 21:23:41    156s] #Total memory = 851.81 (MB)
[11/09 21:23:41    156s] #Peak memory = 940.55 (MB)
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Connectivity extraction summary:
[11/09 21:23:41    156s] #Total number of nets = 0.
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Start Detail Routing..
[11/09 21:23:41    156s] #start initial detail routing ...
[11/09 21:23:41    156s] #    number of violations = 0
[11/09 21:23:41    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.59 (MB), peak = 940.55 (MB)
[11/09 21:23:41    156s] #start 1st optimization iteration ...
[11/09 21:23:41    156s] #    number of violations = 0
[11/09 21:23:41    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.59 (MB), peak = 940.55 (MB)
[11/09 21:23:41    156s] #Complete Detail Routing.
[11/09 21:23:41    156s] #Total wire length = 116320 um.
[11/09 21:23:41    156s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:41    156s] #Total number of vias = 3907
[11/09 21:23:41    156s] #Up-Via Summary (total 3907):
[11/09 21:23:41    156s] #           
[11/09 21:23:41    156s] #-----------------------
[11/09 21:23:41    156s] #  Metal 1         2377
[11/09 21:23:41    156s] #  Metal 2         1530
[11/09 21:23:41    156s] #-----------------------
[11/09 21:23:41    156s] #                  3907 
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Total number of DRC violations = 0
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #start routing for process antenna violation fix ...
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Connectivity extraction summary:
[11/09 21:23:41    156s] #Total number of nets = 0.
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 851.81 (MB), peak = 940.55 (MB)
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Total wire length = 116320 um.
[11/09 21:23:41    156s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:41    156s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:41    156s] #Total number of vias = 3907
[11/09 21:23:41    156s] #Up-Via Summary (total 3907):
[11/09 21:23:41    156s] #           
[11/09 21:23:41    156s] #-----------------------
[11/09 21:23:41    156s] #  Metal 1         2377
[11/09 21:23:41    156s] #  Metal 2         1530
[11/09 21:23:41    156s] #-----------------------
[11/09 21:23:41    156s] #                  3907 
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #Total number of DRC violations = 0
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #detailRoute Statistics:
[11/09 21:23:41    156s] #Cpu time = 00:00:01
[11/09 21:23:41    156s] #Elapsed time = 00:00:01
[11/09 21:23:41    156s] #Increased memory = -2.98 (MB)
[11/09 21:23:41    156s] #Total memory = 852.23 (MB)
[11/09 21:23:41    156s] #Peak memory = 940.55 (MB)
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] #globalDetailRoute statistics:
[11/09 21:23:41    156s] #Cpu time = 00:00:02
[11/09 21:23:41    156s] #Elapsed time = 00:00:02
[11/09 21:23:41    156s] #Increased memory = -11.29 (MB)
[11/09 21:23:41    156s] #Total memory = 844.24 (MB)
[11/09 21:23:41    156s] #Peak memory = 940.55 (MB)
[11/09 21:23:41    156s] #Number of warnings = 17
[11/09 21:23:41    156s] #Total number of warnings = 184
[11/09 21:23:41    156s] #Number of fails = 0
[11/09 21:23:41    156s] #Total number of fails = 0
[11/09 21:23:41    156s] #Complete globalDetailRoute on Sat Nov  9 21:23:41 2019
[11/09 21:23:41    156s] #
[11/09 21:23:41    156s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:23:41    156s] <CMD> extractRC
[11/09 21:23:41    156s] Extraction called for design 'layout_lab_design' of instances=33333 and nets=723 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:23:41    156s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:41    156s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:41    156s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:23:41    156s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:41    156s] Process corner(s) are loaded.
[11/09 21:23:41    156s]  Corner: osu05
[11/09 21:23:41    156s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:23:41    156s] Assumed metal fill uses the following parameters:
[11/09 21:23:41    156s]               Active Spacing      Min. Width
[11/09 21:23:41    156s]                 [microns]         [microns]
[11/09 21:23:41    156s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:23:41    156s]   Layer M1        0.600             0.400 
[11/09 21:23:41    156s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:23:41    156s]   Layer M2        0.600             0.400 
[11/09 21:23:41    156s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:23:41    156s]   Layer M3        0.600             0.400 
[11/09 21:23:41    156s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:23:41    156s]       RC Corner Indexes            0   
[11/09 21:23:41    156s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:41    156s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:23:41    156s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:41    156s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:41    156s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:41    156s] Shrink Factor                : 1.00000
[11/09 21:23:41    156s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:41    156s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:41    156s] Initializing multi-corner resistance tables ...
[11/09 21:23:41    156s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1119.5M)
[11/09 21:23:41    156s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:23:41    156s] Extracted 10.025% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 30.0333% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 50.0416% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 60.025% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 70.0291% (CPU Time= 0:00:00.0  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 80.0333% (CPU Time= 0:00:00.1  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 90.0374% (CPU Time= 0:00:00.1  MEM= 1195.5M)
[11/09 21:23:41    156s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1195.5M)
[11/09 21:23:41    156s] Number of Extracted Resistors     : 8775
[11/09 21:23:41    156s] Number of Extracted Ground Cap.   : 9457
[11/09 21:23:41    156s] Number of Extracted Coupling Cap. : 9388
[11/09 21:23:41    156s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:41    156s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:23:41    156s]  Corner: osu05
[11/09 21:23:41    156s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1157.5M)
[11/09 21:23:41    156s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:23:41    156s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 714 times net's RC data read were performed.
[11/09 21:23:41    156s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1161.527M)
[11/09 21:23:41    156s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:41    156s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1161.527M)
[11/09 21:23:41    156s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1161.527M)
[11/09 21:23:41    156s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:23:41    156s] <CMD> setOptMode -yieldEffort none
[11/09 21:23:41    156s] <CMD> setOptMode -effort high
[11/09 21:23:41    156s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:23:41    156s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:23:41    156s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:23:41    156s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:23:41    156s] <CMD> setOptMode -usefulSkew false
[11/09 21:23:41    156s] <CMD> optDesign -postRoute -incr
[11/09 21:23:41    156s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:23:41    156s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:23:41    156s] #spOpts: mergeVia=F 
[11/09 21:23:41    156s] Core basic site is core
[11/09 21:23:41    156s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:41    156s] Summary for sequential cells idenfication: 
[11/09 21:23:41    156s] Identified SBFF number: 3
[11/09 21:23:41    156s] Identified MBFF number: 0
[11/09 21:23:41    156s] Not identified SBFF number: 0
[11/09 21:23:41    156s] Not identified MBFF number: 0
[11/09 21:23:41    156s] Number of sequential cells which are not FFs: 1
[11/09 21:23:41    156s] 
[11/09 21:23:41    156s] #spOpts: mergeVia=F 
[11/09 21:23:41    156s] GigaOpt running with 1 threads.
[11/09 21:23:41    156s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:23:41    156s] #spOpts: mergeVia=F 
[11/09 21:23:42    156s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:42    156s] Initializing multi-corner resistance tables ...
[11/09 21:23:42    156s] Effort level <high> specified for reg2reg path_group
[11/09 21:23:42    156s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:23:42    156s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:23:42    156s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:23:42    156s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:23:42    156s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:23:42    156s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:23:42    156s] 	...
[11/09 21:23:42    156s] 	Reporting only the 20 first cells found...
[11/09 21:23:42    156s] 
[11/09 21:23:42    156s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1159.5M, totSessionCpu=0:02:37 **
[11/09 21:23:42    156s] **INFO: DRVs not fixed with -incr option
[11/09 21:23:42    156s] #Created 41 library cell signatures
[11/09 21:23:42    156s] #Created 723 NETS and 0 SPECIALNETS signatures
[11/09 21:23:42    156s] #Created 33333 instance signatures
[11/09 21:23:42    156s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.39 (MB), peak = 940.55 (MB)
[11/09 21:23:42    157s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.40 (MB), peak = 940.55 (MB)
[11/09 21:23:42    157s] Begin checking placement ... (start mem=1159.5M, init mem=1159.5M)
[11/09 21:23:42    157s] *info: Placed = 33309         
[11/09 21:23:42    157s] *info: Unplaced = 0           
[11/09 21:23:42    157s] Placement Density:100.00%(2674944/2674944)
[11/09 21:23:42    157s] Placement Density (including fixed std cells):100.00%(2674944/2674944)
[11/09 21:23:42    157s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1159.5M)
[11/09 21:23:42    157s]  Initial DC engine is -> aae
[11/09 21:23:42    157s]  
[11/09 21:23:42    157s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:23:42    157s]  
[11/09 21:23:42    157s]  
[11/09 21:23:42    157s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:23:42    157s]  
[11/09 21:23:42    157s] Reset EOS DB
[11/09 21:23:42    157s] Ignoring AAE DB Resetting ...
[11/09 21:23:42    157s]  Set Options for AAE Based Opt flow 
[11/09 21:23:42    157s] *** optDesign -postRoute ***
[11/09 21:23:42    157s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:23:42    157s] Setup Target Slack: user slack 0
[11/09 21:23:42    157s] Hold Target Slack: user slack 0
[11/09 21:23:42    157s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:23:42    157s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:42    157s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1161.5M)
[11/09 21:23:42    157s] Multi-VT timing optimization disabled based on library information.
[11/09 21:23:42    157s] Summary for sequential cells idenfication: 
[11/09 21:23:42    157s] Identified SBFF number: 3
[11/09 21:23:42    157s] Identified MBFF number: 0
[11/09 21:23:42    157s] Not identified SBFF number: 0
[11/09 21:23:42    157s] Not identified MBFF number: 0
[11/09 21:23:42    157s] Number of sequential cells which are not FFs: 1
[11/09 21:23:42    157s] 
[11/09 21:23:42    157s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:23:42    157s] Extraction called for design 'layout_lab_design' of instances=33333 and nets=723 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:23:42    157s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:42    157s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:42    157s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:23:42    157s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:42    157s] Process corner(s) are loaded.
[11/09 21:23:42    157s]  Corner: osu05
[11/09 21:23:42    157s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:23:42    157s] Assumed metal fill uses the following parameters:
[11/09 21:23:42    157s]               Active Spacing      Min. Width
[11/09 21:23:42    157s]                 [microns]         [microns]
[11/09 21:23:42    157s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:23:42    157s]   Layer M1        0.600             0.400 
[11/09 21:23:42    157s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:23:42    157s]   Layer M2        0.600             0.400 
[11/09 21:23:42    157s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:23:42    157s]   Layer M3        0.600             0.400 
[11/09 21:23:42    157s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:23:42    157s]       RC Corner Indexes            0   
[11/09 21:23:42    157s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:42    157s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:23:42    157s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:42    157s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:42    157s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:42    157s] Shrink Factor                : 1.00000
[11/09 21:23:42    157s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:42    157s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:42    157s] Initializing multi-corner resistance tables ...
[11/09 21:23:42    157s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1153.1M)
[11/09 21:23:42    157s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:23:42    157s] Extracted 10.025% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 30.0333% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 50.0416% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 60.025% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 70.0291% (CPU Time= 0:00:00.0  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 80.0333% (CPU Time= 0:00:00.1  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 90.0374% (CPU Time= 0:00:00.1  MEM= 1209.1M)
[11/09 21:23:42    157s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1209.1M)
[11/09 21:23:42    157s] Number of Extracted Resistors     : 8775
[11/09 21:23:42    157s] Number of Extracted Ground Cap.   : 9457
[11/09 21:23:42    157s] Number of Extracted Coupling Cap. : 9388
[11/09 21:23:42    157s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:42    157s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:23:42    157s]  Corner: osu05
[11/09 21:23:42    157s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1171.1M)
[11/09 21:23:42    157s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:23:42    157s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 714 times net's RC data read were performed.
[11/09 21:23:42    157s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1175.090M)
[11/09 21:23:42    157s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:42    157s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1175.090M)
[11/09 21:23:42    157s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1175.090M)
[11/09 21:23:42    157s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:42    157s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1175.1M)
[11/09 21:23:42    157s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:42    157s] Initializing multi-corner resistance tables ...
[11/09 21:23:42    157s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:23:42    157s] #################################################################################
[11/09 21:23:42    157s] # Design Stage: PostRoute
[11/09 21:23:42    157s] # Design Name: layout_lab_design
[11/09 21:23:42    157s] # Design Mode: 90nm
[11/09 21:23:42    157s] # Analysis Mode: MMMC OCV 
[11/09 21:23:42    157s] # Parasitics Mode: SPEF/RCDB
[11/09 21:23:42    157s] # Signoff Settings: SI On 
[11/09 21:23:42    157s] #################################################################################
[11/09 21:23:42    157s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:42    157s] Setting infinite Tws ...
[11/09 21:23:42    157s] First Iteration Infinite Tw... 
[11/09 21:23:42    157s] Calculate early delays in OCV mode...
[11/09 21:23:42    157s] Calculate late delays in OCV mode...
[11/09 21:23:42    157s] Topological Sorting (CPU = 0:00:00.0, MEM = 1173.1M, InitMEM = 1173.1M)
[11/09 21:23:43    157s] Total number of fetched objects 714
[11/09 21:23:43    157s] AAE_INFO-618: Total number of nets in the design is 723,  98.6 percent of the nets selected for SI analysis
[11/09 21:23:43    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:43    157s] End delay calculation. (MEM=1226.01 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:23:43    157s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:23:43    157s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1226.0M) ***
[11/09 21:23:43    157s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1226.0M)
[11/09 21:23:43    157s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:23:43    157s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1226.0M)
[11/09 21:23:43    157s] 
[11/09 21:23:43    157s] Executing IPO callback for view pruning ..
[11/09 21:23:43    157s] Starting SI iteration 2
[11/09 21:23:43    157s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:43    157s] Calculate early delays in OCV mode...
[11/09 21:23:43    157s] Calculate late delays in OCV mode...
[11/09 21:23:43    157s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:43    157s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 714. 
[11/09 21:23:43    157s] Total number of fetched objects 714
[11/09 21:23:43    157s] AAE_INFO-618: Total number of nets in the design is 723,  0.0 percent of the nets selected for SI analysis
[11/09 21:23:43    157s] End delay calculation. (MEM=1234.05 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:23:43    157s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1234.1M) ***
[11/09 21:23:43    157s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=1234.1M)
[11/09 21:23:43    157s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.966  |  3.966  |  5.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.190%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1139.0M, totSessionCpu=0:02:38 **
[11/09 21:23:43    157s] Setting latch borrow mode to budget during optimization.
[11/09 21:23:43    157s] *** Timing Is met
[11/09 21:23:43    157s] *** Check timing (0:00:00.0)
[11/09 21:23:43    157s] *** Setup timing is met (target slack 0ns)
[11/09 21:23:43    158s]   Timing/DRV Snapshot: (REF)
[11/09 21:23:43    158s]      Weighted WNS: 0.000
[11/09 21:23:43    158s]       All  PG WNS: 0.000
[11/09 21:23:43    158s]       High PG WNS: 0.000
[11/09 21:23:43    158s]       All  PG TNS: 0.000
[11/09 21:23:43    158s]       High PG TNS: 0.000
[11/09 21:23:43    158s]          Tran DRV: 0
[11/09 21:23:43    158s]           Cap DRV: 0
[11/09 21:23:43    158s]        Fanout DRV: 0
[11/09 21:23:43    158s]            Glitch: 0
[11/09 21:23:43    158s]    Category Slack: { [L, 3.966] [H, 3.966] }
[11/09 21:23:43    158s] 
[11/09 21:23:43    158s] Summary for sequential cells idenfication: 
[11/09 21:23:43    158s] Identified SBFF number: 3
[11/09 21:23:43    158s] Identified MBFF number: 0
[11/09 21:23:43    158s] Not identified SBFF number: 0
[11/09 21:23:43    158s] Not identified MBFF number: 0
[11/09 21:23:43    158s] Number of sequential cells which are not FFs: 1
[11/09 21:23:43    158s] 
[11/09 21:23:43    158s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:23:43    158s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:23:43    158s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.966  |  3.966  |  5.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.190%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1161.0M, totSessionCpu=0:02:38 **
[11/09 21:23:43    158s] -routeWithEco false                      # bool, default=false
[11/09 21:23:43    158s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:23:43    158s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:23:43    158s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:23:43    158s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:23:43    158s] 
[11/09 21:23:43    158s] globalDetailRoute
[11/09 21:23:43    158s] 
[11/09 21:23:43    158s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:23:43    158s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:23:43    158s] #setNanoRouteMode -routeWithEco true
[11/09 21:23:43    158s] #Start globalDetailRoute on Sat Nov  9 21:23:43 2019
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 714 times net's RC data read were performed.
[11/09 21:23:43    158s] ### Net info: total nets: 723
[11/09 21:23:43    158s] ### Net info: dirty nets: 0
[11/09 21:23:43    158s] ### Net info: marked as disconnected nets: 0
[11/09 21:23:43    158s] ### Net info: fully routed nets: 699
[11/09 21:23:43    158s] ### Net info: trivial (single pin) nets: 0
[11/09 21:23:43    158s] ### Net info: unrouted nets: 24
[11/09 21:23:43    158s] ### Net info: re-extraction nets: 0
[11/09 21:23:43    158s] ### Net info: ignored nets: 0
[11/09 21:23:43    158s] ### Net info: skip routing nets: 0
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:43    158s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:23:43    158s] #Loading the last recorded routing design signature
[11/09 21:23:43    158s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:23:43    158s] #No placement changes detected since last routing
[11/09 21:23:43    158s] #Start routing data preparation.
[11/09 21:23:43    158s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:23:43    158s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:23:43    158s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:23:43    158s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:23:43    158s] #Voltage range [0.000 - 5.000] has 721 nets.
[11/09 21:23:43    158s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:23:43    158s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:23:43    158s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:23:43    158s] #Regenerating Ggrids automatically.
[11/09 21:23:43    158s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:23:43    158s] #Using automatically generated G-grids.
[11/09 21:23:43    158s] #Done routing data preparation.
[11/09 21:23:43    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.98 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #Merging special wires...
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Connectivity extraction summary:
[11/09 21:23:43    158s] #66 routed nets are extracted.
[11/09 21:23:43    158s] #633 routed net(s) are imported.
[11/09 21:23:43    158s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:23:43    158s] #Total number of nets = 723.
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:23:43    158s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Connectivity extraction summary:
[11/09 21:23:43    158s] #Total number of nets = 0.
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Cpu time = 00:00:00
[11/09 21:23:43    158s] #Elapsed time = 00:00:00
[11/09 21:23:43    158s] #Increased memory = 0.24 (MB)
[11/09 21:23:43    158s] #Total memory = 884.98 (MB)
[11/09 21:23:43    158s] #Peak memory = 940.55 (MB)
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Connectivity extraction summary:
[11/09 21:23:43    158s] #Total number of nets = 0.
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Start Detail Routing..
[11/09 21:23:43    158s] #start initial detail routing ...
[11/09 21:23:43    158s] #    number of violations = 0
[11/09 21:23:43    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.76 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #start 1st optimization iteration ...
[11/09 21:23:43    158s] #    number of violations = 0
[11/09 21:23:43    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.76 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #Complete Detail Routing.
[11/09 21:23:43    158s] #Total wire length = 116320 um.
[11/09 21:23:43    158s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:43    158s] #Total number of vias = 3907
[11/09 21:23:43    158s] #Up-Via Summary (total 3907):
[11/09 21:23:43    158s] #           
[11/09 21:23:43    158s] #-----------------------
[11/09 21:23:43    158s] #  Metal 1         2377
[11/09 21:23:43    158s] #  Metal 2         1530
[11/09 21:23:43    158s] #-----------------------
[11/09 21:23:43    158s] #                  3907 
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Total number of DRC violations = 0
[11/09 21:23:43    158s] #Cpu time = 00:00:00
[11/09 21:23:43    158s] #Elapsed time = 00:00:00
[11/09 21:23:43    158s] #Increased memory = 0.00 (MB)
[11/09 21:23:43    158s] #Total memory = 884.98 (MB)
[11/09 21:23:43    158s] #Peak memory = 940.55 (MB)
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Connectivity extraction summary:
[11/09 21:23:43    158s] #Total number of nets = 0.
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Start Detail Routing..
[11/09 21:23:43    158s] #start initial detail routing ...
[11/09 21:23:43    158s] #    number of violations = 0
[11/09 21:23:43    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.76 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #start 1st optimization iteration ...
[11/09 21:23:43    158s] #    number of violations = 0
[11/09 21:23:43    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.76 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #Complete Detail Routing.
[11/09 21:23:43    158s] #Total wire length = 116320 um.
[11/09 21:23:43    158s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:43    158s] #Total number of vias = 3907
[11/09 21:23:43    158s] #Up-Via Summary (total 3907):
[11/09 21:23:43    158s] #           
[11/09 21:23:43    158s] #-----------------------
[11/09 21:23:43    158s] #  Metal 1         2377
[11/09 21:23:43    158s] #  Metal 2         1530
[11/09 21:23:43    158s] #-----------------------
[11/09 21:23:43    158s] #                  3907 
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Total number of DRC violations = 0
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #start routing for process antenna violation fix ...
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Connectivity extraction summary:
[11/09 21:23:43    158s] #Total number of nets = 0.
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.98 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Total wire length = 116320 um.
[11/09 21:23:43    158s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:43    158s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:43    158s] #Total number of vias = 3907
[11/09 21:23:43    158s] #Up-Via Summary (total 3907):
[11/09 21:23:43    158s] #           
[11/09 21:23:43    158s] #-----------------------
[11/09 21:23:43    158s] #  Metal 1         2377
[11/09 21:23:43    158s] #  Metal 2         1530
[11/09 21:23:43    158s] #-----------------------
[11/09 21:23:43    158s] #                  3907 
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #Total number of DRC violations = 0
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #detailRoute Statistics:
[11/09 21:23:43    158s] #Cpu time = 00:00:00
[11/09 21:23:43    158s] #Elapsed time = 00:00:00
[11/09 21:23:43    158s] #Increased memory = 0.42 (MB)
[11/09 21:23:43    158s] #Total memory = 885.41 (MB)
[11/09 21:23:43    158s] #Peak memory = 940.55 (MB)
[11/09 21:23:43    158s] #Updating routing design signature
[11/09 21:23:43    158s] #Created 41 library cell signatures
[11/09 21:23:43    158s] #Created 723 NETS and 0 SPECIALNETS signatures
[11/09 21:23:43    158s] #Created 33333 instance signatures
[11/09 21:23:43    158s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.41 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.42 (MB), peak = 940.55 (MB)
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] #globalDetailRoute statistics:
[11/09 21:23:43    158s] #Cpu time = 00:00:00
[11/09 21:23:43    158s] #Elapsed time = 00:00:00
[11/09 21:23:43    158s] #Increased memory = -25.25 (MB)
[11/09 21:23:43    158s] #Total memory = 859.51 (MB)
[11/09 21:23:43    158s] #Peak memory = 940.55 (MB)
[11/09 21:23:43    158s] #Number of warnings = 18
[11/09 21:23:43    158s] #Total number of warnings = 202
[11/09 21:23:43    158s] #Number of fails = 0
[11/09 21:23:43    158s] #Total number of fails = 0
[11/09 21:23:43    158s] #Complete globalDetailRoute on Sat Nov  9 21:23:43 2019
[11/09 21:23:43    158s] #
[11/09 21:23:43    158s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1130.3M, totSessionCpu=0:02:39 **
[11/09 21:23:43    158s] -routeWithEco false                      # bool, default=false
[11/09 21:23:43    158s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:23:43    158s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:23:43    158s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:23:43    158s] Extraction called for design 'layout_lab_design' of instances=33333 and nets=723 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:23:43    158s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:23:43    158s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:23:43    158s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:23:43    158s] RC Extraction called in multi-corner(1) mode.
[11/09 21:23:43    158s] Process corner(s) are loaded.
[11/09 21:23:43    158s]  Corner: osu05
[11/09 21:23:43    158s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:23:43    158s] Assumed metal fill uses the following parameters:
[11/09 21:23:43    158s]               Active Spacing      Min. Width
[11/09 21:23:43    158s]                 [microns]         [microns]
[11/09 21:23:43    158s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:23:43    158s]   Layer M1        0.600             0.400 
[11/09 21:23:43    158s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:23:43    158s]   Layer M2        0.600             0.400 
[11/09 21:23:43    158s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:23:43    158s]   Layer M3        0.600             0.400 
[11/09 21:23:43    158s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:23:43    158s]       RC Corner Indexes            0   
[11/09 21:23:43    158s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:23:43    158s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:23:43    158s] Resistance Scaling Factor    : 1.00000 
[11/09 21:23:43    158s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:23:43    158s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:23:43    158s] Shrink Factor                : 1.00000
[11/09 21:23:43    158s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:23:43    158s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:43    158s] Initializing multi-corner resistance tables ...
[11/09 21:23:43    158s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1130.3M)
[11/09 21:23:43    158s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:23:43    158s] Extracted 10.025% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 30.0333% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 50.0416% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 60.025% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 70.0291% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 80.0333% (CPU Time= 0:00:00.0  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 90.0374% (CPU Time= 0:00:00.1  MEM= 1206.3M)
[11/09 21:23:43    158s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1206.3M)
[11/09 21:23:43    158s] Number of Extracted Resistors     : 8775
[11/09 21:23:43    158s] Number of Extracted Ground Cap.   : 9457
[11/09 21:23:43    158s] Number of Extracted Coupling Cap. : 9388
[11/09 21:23:43    158s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:43    158s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:23:43    158s]  Corner: osu05
[11/09 21:23:43    158s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1174.3M)
[11/09 21:23:43    158s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:23:43    158s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 714 times net's RC data read were performed.
[11/09 21:23:43    158s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1172.285M)
[11/09 21:23:43    158s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:43    158s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1172.285M)
[11/09 21:23:43    158s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1172.285M)
[11/09 21:23:43    158s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1144.3M, totSessionCpu=0:02:39 **
[11/09 21:23:43    158s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:23:43    158s] Begin IPO call back ...
[11/09 21:23:44    158s] End IPO call back ...
[11/09 21:23:44    158s] #################################################################################
[11/09 21:23:44    158s] # Design Stage: PostRoute
[11/09 21:23:44    158s] # Design Name: layout_lab_design
[11/09 21:23:44    158s] # Design Mode: 90nm
[11/09 21:23:44    158s] # Analysis Mode: MMMC OCV 
[11/09 21:23:44    158s] # Parasitics Mode: SPEF/RCDB
[11/09 21:23:44    158s] # Signoff Settings: SI On 
[11/09 21:23:44    158s] #################################################################################
[11/09 21:23:44    158s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:44    158s] Setting infinite Tws ...
[11/09 21:23:44    158s] First Iteration Infinite Tw... 
[11/09 21:23:44    158s] Calculate early delays in OCV mode...
[11/09 21:23:44    158s] Calculate late delays in OCV mode...
[11/09 21:23:44    158s] Topological Sorting (CPU = 0:00:00.0, MEM = 1144.0M, InitMEM = 1144.0M)
[11/09 21:23:44    158s] Initializing multi-corner capacitance tables ... 
[11/09 21:23:44    158s] Initializing multi-corner resistance tables ...
[11/09 21:23:44    158s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:23:44    158s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1162.2M)
[11/09 21:23:44    158s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:44    159s] Total number of fetched objects 714
[11/09 21:23:44    159s] AAE_INFO-618: Total number of nets in the design is 723,  98.6 percent of the nets selected for SI analysis
[11/09 21:23:44    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:23:44    159s] End delay calculation. (MEM=1198.96 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:23:44    159s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:23:44    159s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1199.0M) ***
[11/09 21:23:44    159s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1199.0M)
[11/09 21:23:44    159s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:23:44    159s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1199.0M)
[11/09 21:23:44    159s] Starting SI iteration 2
[11/09 21:23:44    159s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:23:44    159s] Calculate early delays in OCV mode...
[11/09 21:23:44    159s] Calculate late delays in OCV mode...
[11/09 21:23:44    159s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:23:44    159s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 714. 
[11/09 21:23:44    159s] Total number of fetched objects 714
[11/09 21:23:44    159s] AAE_INFO-618: Total number of nets in the design is 723,  0.0 percent of the nets selected for SI analysis
[11/09 21:23:44    159s] End delay calculation. (MEM=1207.01 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:23:44    159s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1207.0M) ***
[11/09 21:23:44    159s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:39 mem=1207.0M)
[11/09 21:23:44    159s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1142.2M, totSessionCpu=0:02:39 **
[11/09 21:23:44    159s] *** Timing Is met
[11/09 21:23:44    159s] *** Check timing (0:00:00.0)
[11/09 21:23:44    159s] Running postRoute recovery in postEcoRoute mode
[11/09 21:23:44    159s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1142.2M, totSessionCpu=0:02:39 **
[11/09 21:23:44    159s]   Timing/DRV Snapshot: (TGT)
[11/09 21:23:44    159s]      Weighted WNS: 0.000
[11/09 21:23:44    159s]       All  PG WNS: 0.000
[11/09 21:23:44    159s]       High PG WNS: 0.000
[11/09 21:23:44    159s]       All  PG TNS: 0.000
[11/09 21:23:44    159s]       High PG TNS: 0.000
[11/09 21:23:44    159s]          Tran DRV: 0
[11/09 21:23:44    159s]           Cap DRV: 0
[11/09 21:23:44    159s]        Fanout DRV: 0
[11/09 21:23:44    159s]            Glitch: 0
[11/09 21:23:44    159s]    Category Slack: { [L, 3.966] [H, 3.966] }
[11/09 21:23:44    159s] 
[11/09 21:23:44    159s] Checking setup slack degradation ...
[11/09 21:23:44    159s] 
[11/09 21:23:44    159s] Recovery Manager:
[11/09 21:23:44    159s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:23:44    159s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:23:44    159s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:23:44    159s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:23:44    159s] 
[11/09 21:23:44    159s] Checking DRV degradation...
[11/09 21:23:44    159s] 
[11/09 21:23:44    159s] Recovery Manager:
[11/09 21:23:44    159s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:23:44    159s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:23:44    159s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:23:44    159s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:23:44    159s] 
[11/09 21:23:44    159s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:23:44    159s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1142.23M, totSessionCpu=0:02:40).
[11/09 21:23:44    159s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1142.2M, totSessionCpu=0:02:40 **
[11/09 21:23:44    159s] 
[11/09 21:23:44    159s] Latch borrow mode reset to max_borrow
[11/09 21:23:44    159s] Reported timing to dir ./timingReports
[11/09 21:23:44    159s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1142.2M, totSessionCpu=0:02:40 **
[11/09 21:23:44    159s] Begin: glitch net info
[11/09 21:23:44    159s] glitch slack range: number of glitch nets
[11/09 21:23:44    159s] glitch slack < -0.32 : 0
[11/09 21:23:44    159s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:23:44    159s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:23:44    159s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:23:44    159s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:23:44    159s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:23:44    159s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:23:44    159s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:23:44    159s] -0.04 < glitch slack : 0
[11/09 21:23:44    159s] End: glitch net info
[11/09 21:23:45    159s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.966  |  3.966  |  5.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.190%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1142.2M, totSessionCpu=0:02:40 **
[11/09 21:23:45    159s]  ReSet Options after AAE Based Opt flow 
[11/09 21:23:45    159s] *** Finished optDesign ***
[11/09 21:23:45    159s] 
[11/09 21:23:45    159s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.0 real=0:00:03.5)
[11/09 21:23:45    159s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:23:45    159s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.4)
[11/09 21:23:45    159s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[11/09 21:23:45    159s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:23:45    159s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[11/09 21:23:45    159s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:23:45    159s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:23:45    159s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:23:45    159s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:23:45    159s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:23:45    159s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:23:45    159s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:23:45    159s] Type 'man IMPSP-5217' for more detail.
[11/09 21:23:45    159s] Core basic site is core
[11/09 21:23:45    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:23:45    159s]   Signal wire search tree: 8801 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:23:45    159s] *INFO: Adding fillers to top-module.
[11/09 21:23:45    159s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:23:45    159s] <CMD> ecoRoute
[11/09 21:23:45    159s] 
[11/09 21:23:45    159s] globalDetailRoute
[11/09 21:23:45    159s] 
[11/09 21:23:45    159s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:23:45    159s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:23:45    159s] #setNanoRouteMode -routeWithEco true
[11/09 21:23:45    159s] #Start globalDetailRoute on Sat Nov  9 21:23:45 2019
[11/09 21:23:45    159s] #
[11/09 21:23:45    159s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 714 times net's RC data read were performed.
[11/09 21:23:45    159s] ### Net info: total nets: 723
[11/09 21:23:45    159s] ### Net info: dirty nets: 0
[11/09 21:23:45    159s] ### Net info: marked as disconnected nets: 0
[11/09 21:23:45    159s] ### Net info: fully routed nets: 699
[11/09 21:23:45    159s] ### Net info: trivial (single pin) nets: 0
[11/09 21:23:45    159s] ### Net info: unrouted nets: 24
[11/09 21:23:45    159s] ### Net info: re-extraction nets: 0
[11/09 21:23:45    159s] ### Net info: ignored nets: 0
[11/09 21:23:45    159s] ### Net info: skip routing nets: 0
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:23:45    159s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:23:45    159s] #Start routing data preparation.
[11/09 21:23:45    159s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:23:45    159s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:23:45    159s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:23:45    159s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:23:45    159s] #Voltage range [0.000 - 5.000] has 721 nets.
[11/09 21:23:45    159s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:23:45    159s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:23:45    159s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:23:45    159s] #Regenerating Ggrids automatically.
[11/09 21:23:45    159s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:23:45    159s] #Using automatically generated G-grids.
[11/09 21:23:45    159s] #Done routing data preparation.
[11/09 21:23:45    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.80 (MB), peak = 940.55 (MB)
[11/09 21:23:45    159s] #Merging special wires...
[11/09 21:23:45    159s] #
[11/09 21:23:45    159s] #Connectivity extraction summary:
[11/09 21:23:45    159s] #Total number of nets = 0.
[11/09 21:23:45    159s] #
[11/09 21:23:45    159s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:23:45    159s] #
[11/09 21:23:45    159s] #Connectivity extraction summary:
[11/09 21:23:45    159s] #Total number of nets = 0.
[11/09 21:23:45    159s] #
[11/09 21:23:45    159s] #Cpu time = 00:00:00
[11/09 21:23:45    159s] #Elapsed time = 00:00:00
[11/09 21:23:45    159s] #Increased memory = 0.66 (MB)
[11/09 21:23:45    159s] #Total memory = 878.80 (MB)
[11/09 21:23:45    159s] #Peak memory = 940.55 (MB)
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Connectivity extraction summary:
[11/09 21:23:45    160s] #Total number of nets = 0.
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Start Detail Routing..
[11/09 21:23:45    160s] #start initial detail routing ...
[11/09 21:23:45    160s] #    number of violations = 0
[11/09 21:23:45    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.75 (MB), peak = 940.55 (MB)
[11/09 21:23:45    160s] #start 1st optimization iteration ...
[11/09 21:23:45    160s] #    number of violations = 0
[11/09 21:23:45    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.75 (MB), peak = 940.55 (MB)
[11/09 21:23:45    160s] #Complete Detail Routing.
[11/09 21:23:45    160s] #Total wire length = 116320 um.
[11/09 21:23:45    160s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:45    160s] #Total number of vias = 3907
[11/09 21:23:45    160s] #Up-Via Summary (total 3907):
[11/09 21:23:45    160s] #           
[11/09 21:23:45    160s] #-----------------------
[11/09 21:23:45    160s] #  Metal 1         2377
[11/09 21:23:45    160s] #  Metal 2         1530
[11/09 21:23:45    160s] #-----------------------
[11/09 21:23:45    160s] #                  3907 
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Total number of DRC violations = 0
[11/09 21:23:45    160s] #Cpu time = 00:00:00
[11/09 21:23:45    160s] #Elapsed time = 00:00:00
[11/09 21:23:45    160s] #Increased memory = 0.17 (MB)
[11/09 21:23:45    160s] #Total memory = 878.97 (MB)
[11/09 21:23:45    160s] #Peak memory = 940.55 (MB)
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Connectivity extraction summary:
[11/09 21:23:45    160s] #Total number of nets = 0.
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Start Detail Routing..
[11/09 21:23:45    160s] #start initial detail routing ...
[11/09 21:23:45    160s] #    number of violations = 0
[11/09 21:23:45    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.77 (MB), peak = 940.55 (MB)
[11/09 21:23:45    160s] #start 1st optimization iteration ...
[11/09 21:23:45    160s] #    number of violations = 0
[11/09 21:23:45    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.77 (MB), peak = 940.55 (MB)
[11/09 21:23:45    160s] #Complete Detail Routing.
[11/09 21:23:45    160s] #Total wire length = 116320 um.
[11/09 21:23:45    160s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:45    160s] #Total number of vias = 3907
[11/09 21:23:45    160s] #Up-Via Summary (total 3907):
[11/09 21:23:45    160s] #           
[11/09 21:23:45    160s] #-----------------------
[11/09 21:23:45    160s] #  Metal 1         2377
[11/09 21:23:45    160s] #  Metal 2         1530
[11/09 21:23:45    160s] #-----------------------
[11/09 21:23:45    160s] #                  3907 
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Total number of DRC violations = 0
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #start routing for process antenna violation fix ...
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Connectivity extraction summary:
[11/09 21:23:45    160s] #Total number of nets = 0.
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.00 (MB), peak = 940.55 (MB)
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Total wire length = 116320 um.
[11/09 21:23:45    160s] #Total half perimeter of net bounding box = 90679 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal1 = 17660 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal2 = 58795 um.
[11/09 21:23:45    160s] #Total wire length on LAYER metal3 = 39866 um.
[11/09 21:23:45    160s] #Total number of vias = 3907
[11/09 21:23:45    160s] #Up-Via Summary (total 3907):
[11/09 21:23:45    160s] #           
[11/09 21:23:45    160s] #-----------------------
[11/09 21:23:45    160s] #  Metal 1         2377
[11/09 21:23:45    160s] #  Metal 2         1530
[11/09 21:23:45    160s] #-----------------------
[11/09 21:23:45    160s] #                  3907 
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #Total number of DRC violations = 0
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #detailRoute Statistics:
[11/09 21:23:45    160s] #Cpu time = 00:00:00
[11/09 21:23:45    160s] #Elapsed time = 00:00:00
[11/09 21:23:45    160s] #Increased memory = 0.62 (MB)
[11/09 21:23:45    160s] #Total memory = 879.42 (MB)
[11/09 21:23:45    160s] #Peak memory = 940.55 (MB)
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] #globalDetailRoute statistics:
[11/09 21:23:45    160s] #Cpu time = 00:00:00
[11/09 21:23:45    160s] #Elapsed time = 00:00:00
[11/09 21:23:45    160s] #Increased memory = -28.77 (MB)
[11/09 21:23:45    160s] #Total memory = 854.09 (MB)
[11/09 21:23:45    160s] #Peak memory = 940.55 (MB)
[11/09 21:23:45    160s] #Number of warnings = 18
[11/09 21:23:45    160s] #Total number of warnings = 220
[11/09 21:23:45    160s] #Number of fails = 0
[11/09 21:23:45    160s] #Total number of fails = 0
[11/09 21:23:45    160s] #Complete globalDetailRoute on Sat Nov  9 21:23:45 2019
[11/09 21:23:45    160s] #
[11/09 21:23:45    160s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:23:45    160s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:23:45    160s] Start Time: Sat Nov  9 21:23:45 2019
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s] Design Name: layout_lab_design
[11/09 21:23:45    160s] Database Units: 1000
[11/09 21:23:45    160s] Design Boundary: (0.0000, 0.0000) (2352.0000, 2322.0000)
[11/09 21:23:45    160s] Error Limit = 1000; Warning Limit = 50
[11/09 21:23:45    160s] Check all nets
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s] Begin Summary 
[11/09 21:23:45    160s]   Found no problems or warnings.
[11/09 21:23:45    160s] End Summary
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s] End Time: Sat Nov  9 21:23:45 2019
[11/09 21:23:45    160s] Time Elapsed: 0:00:00.0
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:23:45    160s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:23:45    160s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s] <CMD> verify_drc
[11/09 21:23:45    160s]  *** Starting Verify DRC (MEM: 1114.0) ***
[11/09 21:23:45    160s] 
[11/09 21:23:45    160s]   VERIFY DRC ...... Starting Verification
[11/09 21:23:45    160s]   VERIFY DRC ...... Initializing
[11/09 21:23:45    160s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:23:45    160s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:23:45    160s]   VERIFY DRC ...... Using new threading
[11/09 21:23:45    160s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/09 21:23:46    160s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s]   Verification Complete : 0 Viols.
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 55.3M) ***
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:23:46    160s] Parse map file...
[11/09 21:23:46    160s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:23:46    160s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:23:46    160s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:23:46    160s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:23:46    160s] Writing GDSII file ...
[11/09 21:23:46    160s] 	****** db unit per micron = 1000 ******
[11/09 21:23:46    160s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:23:46    160s] 	****** unit scaling factor = 1 ******
[11/09 21:23:46    160s] Output for instance
[11/09 21:23:46    160s] Output for bump
[11/09 21:23:46    160s] Output for physical terminals
[11/09 21:23:46    160s] Output for logical terminals
[11/09 21:23:46    160s] Output for regular nets
[11/09 21:23:46    160s] Output for special nets and metal fills
[11/09 21:23:46    160s] Output for via structure generation
[11/09 21:23:46    160s] Statistics for GDS generated (version 3)
[11/09 21:23:46    160s] ----------------------------------------
[11/09 21:23:46    160s] Stream Out Layer Mapping Information:
[11/09 21:23:46    160s] GDS Layer Number          GDS Layer Name
[11/09 21:23:46    160s] ----------------------------------------
[11/09 21:23:46    160s]     49                            metal1
[11/09 21:23:46    160s]     50                               via
[11/09 21:23:46    160s]     51                            metal2
[11/09 21:23:46    160s]     61                              via2
[11/09 21:23:46    160s]     62                            metal3
[11/09 21:23:46    160s]     49                            metal1
[11/09 21:23:46    160s]     51                            metal2
[11/09 21:23:46    160s]     62                            metal3
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Stream Out Information Processed for GDS version 3:
[11/09 21:23:46    160s] Units: 1000 DBU
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Object                             Count
[11/09 21:23:46    160s] ----------------------------------------
[11/09 21:23:46    160s] Instances                          33333
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Ports/Pins                             0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Nets                                4891
[11/09 21:23:46    160s]     metal layer metal1              1421
[11/09 21:23:46    160s]     metal layer metal2              2529
[11/09 21:23:46    160s]     metal layer metal3               941
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s]     Via Instances                   3907
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Special Nets                         186
[11/09 21:23:46    160s]     metal layer metal1               178
[11/09 21:23:46    160s]     metal layer metal2                 7
[11/09 21:23:46    160s]     metal layer metal3                 1
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s]     Via Instances                    128
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Metal Fills                            0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s]     Via Instances                      0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Metal FillOPCs                         0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s]     Via Instances                      0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Text                                  16
[11/09 21:23:46    160s]     metal layer metal1                 1
[11/09 21:23:46    160s]     metal layer metal3                15
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Blockages                              0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Custom Text                            0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Custom Box                             0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Trim Metal                             0
[11/09 21:23:46    160s] 
[11/09 21:23:46    160s] Output for cells
[11/09 21:23:46    160s] **WARN: (IMPOGDS-1176):	There are 93 empty cells. Check innovus.log# for the details.
[11/09 21:23:46    160s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:23:46    160s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:23:46    160s] ######Streamout is finished!
[11/09 21:23:46    160s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:23:46    160s] Writing Netlist "final.v" ...
[11/09 21:23:46    160s] <CMD> rcOut -spf final.dspf
[11/09 21:23:46    160s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:23:46    160s] Type 'man IMPDC-495' for more detail.
[11/09 21:23:46    160s] 
[11/09 21:23:52    161s] <CMD> pan -466.755 302.018
[11/09 21:23:54    162s] <CMD> pan -50.676 -274.326
[11/09 21:23:55    162s] <CMD> pan 46.622 -117.569
[11/09 21:24:01    163s] <CMD> pan 821.562 883.040
[11/09 21:24:13    166s] <CMD> pan 495.994 -493.076
[11/09 21:24:20    167s] <CMD> pan 1114.000 -487.375
[11/09 21:26:05    184s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:26:05    184s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:26:05    184s] <CMD> getDrawView
[11/09 21:26:05    184s] <CMD> loadWorkspace -name Physical
[11/09 21:26:05    184s] <CMD> win
[11/09 21:26:05    184s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:26:05    184s] <CMD> set conf_qxconf_file NULL
[11/09 21:26:05    184s] <CMD> set conf_qxlib_file NULL
[11/09 21:26:05    184s] <CMD> set defHierChar /
[11/09 21:26:05    184s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:26:05    184s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:26:05    184s] <CMD> set distributed_client_message_echo 1
[11/09 21:26:05    184s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:26:05    184s] <CMD> set floorplan_default_site core
[11/09 21:26:05    184s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:26:05    184s] <CMD> set init_gnd_net gnd
[11/09 21:26:05    184s] <CMD> set init_io_file innovus.io
[11/09 21:26:05    184s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:26:05    184s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:26:05    184s] <CMD> set init_oa_search_lib {}
[11/09 21:26:05    184s] <CMD> set init_pwr_net vdd
[11/09 21:26:05    184s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:26:05    184s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:26:05    184s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:26:05    184s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:26:05    184s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:26:05    184s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:26:05    184s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:26:05    184s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:26:05    184s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:26:05    184s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:26:05    184s] <CMD> init_design
[11/09 21:26:05    184s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:26:05    184s] 
[11/09 21:26:05    184s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:26:05    184s] Severity  ID               Count  Summary                                  
[11/09 21:26:05    184s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:26:05    184s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:26:05    184s] 
[11/09 21:26:05    184s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:26:06    184s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:26:06    184s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:26:06    184s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:26:06    184s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:26:06    184s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:26:06    184s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:26:06    184s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:26:06    184s] <CMD> unfixAllIos
[11/09 21:26:06    184s] <CMD> legalizePin
[11/09 21:26:06    184s] #- Begin legalizePin (date=11/09 21:26:06, mem=1168.3M)
[11/09 21:26:06    184s] 
[11/09 21:26:06    184s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:26:06    184s] Summary report for top level: [layout_lab_design] 
[11/09 21:26:06    184s] 	Total Pads                         : 16
[11/09 21:26:06    184s] 	Total Pins                         : 0
[11/09 21:26:06    184s] 	Legally Assigned Pins              : 0
[11/09 21:26:06    184s] 	Illegally Assigned Pins            : 0
[11/09 21:26:06    184s] 	Unplaced Pins                      : 0
[11/09 21:26:06    184s] 	Constant/Spl Net Pins              : 0
[11/09 21:26:06    184s] 	Internal Pins                      : 0
[11/09 21:26:06    184s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:26:06    184s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:26:06    184s] End of Summary report
[11/09 21:26:06    184s] End pin legalization for the partition [layout_lab_design].
[11/09 21:26:06    184s] 
[11/09 21:26:06    184s] #- End legalizePin (date=11/09 21:26:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.3M, current mem=1168.3M)
[11/09 21:26:06    184s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:26:06    184s] #- Begin addRing (date=11/09 21:26:06, mem=1168.3M)
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:06    184s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:06    184s] 
[11/09 21:26:06    184s] Ring generation is complete; vias are now being generated.
[11/09 21:26:06    184s] addRing created 8 wires.
[11/09 21:26:06    184s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:26:06    184s] +--------+----------------+----------------+
[11/09 21:26:06    184s] |  Layer |     Created    |     Deleted    |
[11/09 21:26:06    184s] +--------+----------------+----------------+
[11/09 21:26:06    184s] | metal1 |        4       |       NA       |
[11/09 21:26:06    184s] |   via  |        8       |        0       |
[11/09 21:26:06    184s] | metal2 |        4       |       NA       |
[11/09 21:26:06    184s] +--------+----------------+----------------+
[11/09 21:26:06    184s] #- End addRing (date=11/09 21:26:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.3M, current mem=1168.3M)
[11/09 21:26:06    184s] <CMD> setPlaceMode -congEffort medium
[11/09 21:26:06    184s] <CMD> placeDesign -inPlaceOpt
[11/09 21:26:06    184s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:26:06    184s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:26:06    184s] *** Starting placeDesign concurrent flow ***
[11/09 21:26:06    184s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:26:06    184s] Set Using Default Delay Limit as 101.
[11/09 21:26:06    184s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:26:06    184s] Set Default Net Delay as 0 ps.
[11/09 21:26:06    184s] Set Default Net Load as 0 pF. 
[11/09 21:26:06    184s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:26:06    184s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:26:06    184s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:26:06    184s] Begin IPO call back ...
[11/09 21:26:06    184s] End IPO call back ...
[11/09 21:26:06    185s] #################################################################################
[11/09 21:26:06    185s] # Design Stage: PostRoute
[11/09 21:26:06    185s] # Design Name: layout_lab_design
[11/09 21:26:06    185s] # Design Mode: 90nm
[11/09 21:26:06    185s] # Analysis Mode: MMMC OCV 
[11/09 21:26:06    185s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:06    185s] # Signoff Settings: SI On 
[11/09 21:26:06    185s] #################################################################################
[11/09 21:26:06    185s] Setting infinite Tws ...
[11/09 21:26:06    185s] First Iteration Infinite Tw... 
[11/09 21:26:06    185s] Calculate early delays in OCV mode...
[11/09 21:26:06    185s] Calculate late delays in OCV mode...
[11/09 21:26:06    185s] Topological Sorting (CPU = 0:00:00.0, MEM = 1166.3M, InitMEM = 1166.3M)
[11/09 21:26:06    185s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:26:06    185s] Updating RC grid for preRoute extraction ...
[11/09 21:26:06    185s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:06    185s] Initializing multi-corner resistance tables ...
[11/09 21:26:06    185s] Total number of fetched objects 714
[11/09 21:26:06    185s] AAE_INFO-618: Total number of nets in the design is 723,  98.6 percent of the nets selected for SI analysis
[11/09 21:26:06    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:06    185s] End delay calculation. (MEM=1220.66 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:26:06    185s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:26:06    185s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1220.7M) ***
[11/09 21:26:06    185s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1220.7M)
[11/09 21:26:06    185s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:26:06    185s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1220.7M)
[11/09 21:26:06    185s] Starting SI iteration 2
[11/09 21:26:06    185s] Calculate early delays in OCV mode...
[11/09 21:26:06    185s] Calculate late delays in OCV mode...
[11/09 21:26:06    185s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:26:06    185s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:06    185s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 714. 
[11/09 21:26:06    185s] Total number of fetched objects 714
[11/09 21:26:06    185s] AAE_INFO-618: Total number of nets in the design is 723,  0.0 percent of the nets selected for SI analysis
[11/09 21:26:06    185s] End delay calculation. (MEM=1228.7 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:26:06    185s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1228.7M) ***
[11/09 21:26:06    185s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:26:06    185s] Set Using Default Delay Limit as 1000.
[11/09 21:26:06    185s] Set Default Net Delay as 1000 ps.
[11/09 21:26:06    185s] Set Default Net Load as 0.5 pF. 
[11/09 21:26:06    185s] *** Start deleteBufferTree ***
[11/09 21:26:06    185s] Info: Detect buffers to remove automatically.
[11/09 21:26:06    185s] Analyzing netlist ...
[11/09 21:26:06    185s] Updating netlist
[11/09 21:26:06    185s] 
[11/09 21:26:06    185s] *summary: 48 instances (buffers/inverters) removed
[11/09 21:26:06    185s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:26:06    185s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:26:06    185s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:26:06    185s] Deleted 32623 physical insts (cell - / prefix -).
[11/09 21:26:06    185s] *** Starting "NanoPlace(TM) placement v#1 (mem=1206.5M)" ...
[11/09 21:26:06    185s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:26:06    185s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:26:06    185s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:26:06    185s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:26:06    185s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:26:06    185s] Core basic site is core
[11/09 21:26:06    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:06    185s] Apply auto density screen in pre-place stage.
[11/09 21:26:06    185s] Auto density screen increases utilization from 0.071 to 0.071
[11/09 21:26:06    185s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1206.5M
[11/09 21:26:06    185s] Average module density = 0.071.
[11/09 21:26:06    185s] Density for the design = 0.071.
[11/09 21:26:06    185s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 61840 sites (4452480 um^2).
[11/09 21:26:06    185s] Pin Density = 0.03621.
[11/09 21:26:06    185s]             = total # of pins 2243 / total area 61950.
[11/09 21:26:06    185s] Initial padding reaches pin density 0.413 for top
[11/09 21:26:06    185s] Initial padding increases density from 0.071 to 0.116 for top
[11/09 21:26:06    185s] === lastAutoLevel = 7 
[11/09 21:26:06    185s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:26:06    185s] Iteration  1: Total net bbox = 5.476e+04 (2.34e+04 3.13e+04)
[11/09 21:26:06    185s]               Est.  stn bbox = 6.444e+04 (2.82e+04 3.62e+04)
[11/09 21:26:06    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1206.5M
[11/09 21:26:06    185s] Iteration  2: Total net bbox = 5.476e+04 (2.34e+04 3.13e+04)
[11/09 21:26:06    185s]               Est.  stn bbox = 6.444e+04 (2.82e+04 3.62e+04)
[11/09 21:26:06    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1206.5M
[11/09 21:26:06    185s] Iteration  3: Total net bbox = 4.845e+04 (2.55e+04 2.29e+04)
[11/09 21:26:06    185s]               Est.  stn bbox = 6.258e+04 (3.24e+04 3.02e+04)
[11/09 21:26:06    185s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:06    185s] Iteration  4: Total net bbox = 4.341e+04 (2.32e+04 2.02e+04)
[11/09 21:26:06    185s]               Est.  stn bbox = 5.690e+04 (2.96e+04 2.73e+04)
[11/09 21:26:06    185s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    185s] Iteration  5: Total net bbox = 4.840e+04 (2.36e+04 2.48e+04)
[11/09 21:26:07    185s]               Est.  stn bbox = 6.206e+04 (3.06e+04 3.15e+04)
[11/09 21:26:07    185s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1222.5M
[11/09 21:26:07    186s] Iteration  6: Total net bbox = 6.040e+04 (3.02e+04 3.02e+04)
[11/09 21:26:07    186s]               Est.  stn bbox = 7.927e+04 (3.96e+04 3.97e+04)
[11/09 21:26:07    186s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    186s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:07    186s] Congestion driven padding in post-place stage.
[11/09 21:26:07    186s] Congestion driven padding increases utilization from 0.116 to 0.115
[11/09 21:26:07    186s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    186s] Iteration  7: Total net bbox = 6.358e+04 (3.28e+04 3.08e+04)
[11/09 21:26:07    186s]               Est.  stn bbox = 8.252e+04 (4.23e+04 4.03e+04)
[11/09 21:26:07    186s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    186s] Iteration  8: Total net bbox = 6.358e+04 (3.28e+04 3.08e+04)
[11/09 21:26:07    186s]               Est.  stn bbox = 8.252e+04 (4.23e+04 4.03e+04)
[11/09 21:26:07    186s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    186s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:07    186s] Congestion driven padding in post-place stage.
[11/09 21:26:07    186s] Congestion driven padding increases utilization from 0.115 to 0.115
[11/09 21:26:07    186s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    186s] Iteration  9: Total net bbox = 7.751e+04 (4.12e+04 3.63e+04)
[11/09 21:26:07    186s]               Est.  stn bbox = 9.909e+04 (5.22e+04 4.69e+04)
[11/09 21:26:07    186s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:07    186s] Iteration 10: Total net bbox = 7.751e+04 (4.12e+04 3.63e+04)
[11/09 21:26:07    186s]               Est.  stn bbox = 9.909e+04 (5.22e+04 4.69e+04)
[11/09 21:26:07    186s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:08    187s] Iteration 11: Total net bbox = 9.465e+04 (4.95e+04 4.51e+04)
[11/09 21:26:08    187s]               Est.  stn bbox = 1.171e+05 (6.09e+04 5.62e+04)
[11/09 21:26:08    187s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1222.5M
[11/09 21:26:08    187s] Iteration 12: Total net bbox = 9.465e+04 (4.95e+04 4.51e+04)
[11/09 21:26:08    187s]               Est.  stn bbox = 1.171e+05 (6.09e+04 5.62e+04)
[11/09 21:26:08    187s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1222.5M
[11/09 21:26:08    187s] *** cost = 9.465e+04 (4.95e+04 4.51e+04) (cpu for global=0:00:01.7) real=0:00:02.0***
[11/09 21:26:08    187s] Core Placement runtime cpu: 0:00:01.6 real: 0:00:02.0
[11/09 21:26:08    187s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:26:08    187s] Type 'man IMPSP-9025' for more detail.
[11/09 21:26:08    187s] #spOpts: mergeVia=F 
[11/09 21:26:08    187s] Core basic site is core
[11/09 21:26:08    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:08    187s] *** Starting refinePlace (0:03:07 mem=1222.5M) ***
[11/09 21:26:08    187s] Total net bbox length = 9.465e+04 (4.950e+04 4.515e+04) (ext = 1.692e+04)
[11/09 21:26:08    187s] Starting refinePlace ...
[11/09 21:26:08    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:08    187s] default core: bins with density >  0.75 =    0 % ( 0 / 56 )
[11/09 21:26:08    187s] Density distribution unevenness ratio = 75.424%
[11/09 21:26:08    187s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:08    187s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1222.5MB) @(0:03:07 - 0:03:07).
[11/09 21:26:08    187s] Move report: preRPlace moves 638 insts, mean move: 8.31 um, max move: 23.97 um
[11/09 21:26:08    187s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210): (1769.77, 547.60) --> (1759.20, 561.00)
[11/09 21:26:08    187s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:26:08    187s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:08    187s] Placement tweakage begins.
[11/09 21:26:08    187s] wire length = 1.254e+05
[11/09 21:26:08    187s] wire length = 1.200e+05
[11/09 21:26:08    187s] Placement tweakage ends.
[11/09 21:26:08    187s] Move report: tweak moves 166 insts, mean move: 31.75 um, max move: 102.00 um
[11/09 21:26:08    187s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]): (2239.20, 891.00) --> (2167.20, 921.00)
[11/09 21:26:08    187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:08    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1222.5MB) @(0:03:07 - 0:03:07).
[11/09 21:26:08    187s] Move report: Detail placement moves 638 insts, mean move: 15.77 um, max move: 109.65 um
[11/09 21:26:08    187s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]): (2164.46, 964.99) --> (2128.80, 891.00)
[11/09 21:26:08    187s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.5MB
[11/09 21:26:08    187s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:08    187s]   maximum (X+Y) =       109.65 um
[11/09 21:26:08    187s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]) with max move: (2164.46, 964.988) -> (2128.8, 891)
[11/09 21:26:08    187s]   mean    (X+Y) =        15.77 um
[11/09 21:26:08    187s] Total instances flipped for WireLenOpt: 27
[11/09 21:26:08    187s] Summary Report:
[11/09 21:26:08    187s] Instances move: 638 (out of 638 movable)
[11/09 21:26:08    187s] Instances flipped: 0
[11/09 21:26:08    187s] Mean displacement: 15.77 um
[11/09 21:26:08    187s] Max displacement: 109.65 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]) (2164.46, 964.988) -> (2128.8, 891)
[11/09 21:26:08    187s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:26:08    187s] Total instances moved : 638
[11/09 21:26:08    187s] Total net bbox length = 9.161e+04 (4.583e+04 4.578e+04) (ext = 1.685e+04)
[11/09 21:26:08    187s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.5MB
[11/09 21:26:08    187s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1222.5MB) @(0:03:07 - 0:03:07).
[11/09 21:26:08    187s] *** Finished refinePlace (0:03:07 mem=1222.5M) ***
[11/09 21:26:08    187s] *** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=1222.5M) ***
[11/09 21:26:08    187s] #spOpts: mergeVia=F 
[11/09 21:26:08    187s] Core basic site is core
[11/09 21:26:08    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:08    187s] default core: bins with density >  0.75 =    0 % ( 0 / 56 )
[11/09 21:26:08    187s] Density distribution unevenness ratio = 75.424%
[11/09 21:26:08    187s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:26:08    187s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:08    187s] Core basic site is core
[11/09 21:26:08    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:08    187s] #spOpts: mergeVia=F 
[11/09 21:26:08    187s] GigaOpt running with 1 threads.
[11/09 21:26:08    187s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:08    187s] #spOpts: mergeVia=F 
[11/09 21:26:08    187s] Summary for sequential cells idenfication: 
[11/09 21:26:08    187s] Identified SBFF number: 3
[11/09 21:26:08    187s] Identified MBFF number: 0
[11/09 21:26:08    187s] Not identified SBFF number: 0
[11/09 21:26:08    187s] Not identified MBFF number: 0
[11/09 21:26:08    187s] Number of sequential cells which are not FFs: 1
[11/09 21:26:08    187s] 
[11/09 21:26:08    187s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:08    187s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:08    187s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:08    187s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:08    187s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:08    187s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:08    187s] 	...
[11/09 21:26:08    187s] 	Reporting only the 20 first cells found...
[11/09 21:26:08    187s] 
[11/09 21:26:08    187s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1148.4M, totSessionCpu=0:03:07 **
[11/09 21:26:08    187s] *** optDesign -preCTS ***
[11/09 21:26:08    187s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:26:08    187s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:26:08    187s] Hold Target Slack: user slack 0
[11/09 21:26:08    187s] Summary for sequential cells idenfication: 
[11/09 21:26:08    187s] Identified SBFF number: 3
[11/09 21:26:08    187s] Identified MBFF number: 0
[11/09 21:26:08    187s] Not identified SBFF number: 0
[11/09 21:26:08    187s] Not identified MBFF number: 0
[11/09 21:26:08    187s] Number of sequential cells which are not FFs: 1
[11/09 21:26:08    187s] 
[11/09 21:26:08    187s] Start to check current routing status for nets...
[11/09 21:26:08    187s] Using hname+ instead name for net compare
[11/09 21:26:08    187s] All nets will be re-routed.
[11/09 21:26:08    187s] End to check current routing status for nets (mem=1148.4M)
[11/09 21:26:08    187s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=1148.4M
[11/09 21:26:08    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=1148.4M
[11/09 21:26:08    187s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:08    187s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:26:08    187s] [PSP] Initial Peak syMemory usage = 1148.4 MB
[11/09 21:26:08    187s] (I)       Reading DB...
[11/09 21:26:08    187s] (I)       congestionReportName   : 
[11/09 21:26:08    187s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:08    187s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:08    187s] (I)       doTrackAssignment      : 1
[11/09 21:26:08    187s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:08    187s] (I)       numThreads             : 1
[11/09 21:26:08    187s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:08    187s] (I)       honorPin               : false
[11/09 21:26:08    187s] (I)       honorPinGuide          : true
[11/09 21:26:08    187s] (I)       honorPartition         : false
[11/09 21:26:08    187s] (I)       allowPartitionCrossover: false
[11/09 21:26:08    187s] (I)       honorSingleEntry       : true
[11/09 21:26:08    187s] (I)       honorSingleEntryStrong : true
[11/09 21:26:08    187s] (I)       handleViaSpacingRule   : false
[11/09 21:26:08    187s] (I)       handleEolSpacingRule   : false
[11/09 21:26:08    187s] (I)       PDConstraint           : none
[11/09 21:26:08    187s] (I)       expBetterNDRHandling   : false
[11/09 21:26:08    187s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:08    187s] (I)       routingEffortLevel     : 3
[11/09 21:26:08    187s] (I)       effortLevel            : standard
[11/09 21:26:08    187s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:08    187s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:08    187s] (I)       numRowsPerGCell        : 1
[11/09 21:26:08    187s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:08    187s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:08    187s] (I)       multiThreadingTA       : 1
[11/09 21:26:08    187s] (I)       blockedPinEscape       : 1
[11/09 21:26:08    187s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:08    187s] (I)       betterClockWireModeling: 1
[11/09 21:26:08    187s] (I)       congestionCleanMode    : 0
[11/09 21:26:08    187s] (I)       optimizationMode       : false
[11/09 21:26:08    187s] (I)       routeSecondPG          : false
[11/09 21:26:08    187s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:08    187s] (I)       scenicBound            : 1.15
[11/09 21:26:08    187s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:08    187s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:08    187s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:08    187s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:08    187s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:08    187s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:08    187s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:08    187s] (I)       localRouteEffort       : 1.00
[11/09 21:26:08    187s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:08    187s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:08    187s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:08    187s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:08    187s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:08    187s] (I)       blockTrack             : 
[11/09 21:26:08    187s] (I)       routeVias              : 
[11/09 21:26:08    187s] (I)       readTROption           : true
[11/09 21:26:08    187s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:08    187s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:08    187s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:08    187s] (I)       before initializing RouteDB syMemory usage = 1148.4 MB
[11/09 21:26:08    187s] (I)       starting read tracks
[11/09 21:26:08    187s] (I)       build grid graph
[11/09 21:26:08    187s] (I)       build grid graph start
[11/09 21:26:08    187s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:08    187s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:08    187s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:08    187s] (I)       build grid graph end
[11/09 21:26:08    187s] (I)       numViaLayers=2
[11/09 21:26:08    187s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:08    187s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:08    187s] (I)       end build via table
[11/09 21:26:08    187s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:08    187s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:08    187s] (I)       readDataFromPlaceDB
[11/09 21:26:08    187s] (I)       Read net information..
[11/09 21:26:08    187s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:26:08    187s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:08    187s] 
[11/09 21:26:08    187s] (I)       build grid graph start
[11/09 21:26:08    187s] (I)       build grid graph end
[11/09 21:26:08    187s] (I)       Model blockage into capacity
[11/09 21:26:08    187s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:08    187s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:08    187s] (I)       blocked area on Layer2 : 3005673570000  (37.97%)
[11/09 21:26:08    187s] (I)       blocked area on Layer3 : 1775168010000  (22.43%)
[11/09 21:26:08    187s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:08    187s] 
[11/09 21:26:08    187s] (I)       totalPins=2211  totalGlobalPin=2119 (95.84%)
[11/09 21:26:08    187s] (I)       Number of ignored nets = 16
[11/09 21:26:08    187s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:08    187s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:08    187s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:08    187s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:08    187s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:08    187s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:08    187s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:08    187s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:08    187s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:26:08    187s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:08    187s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1148.4 MB
[11/09 21:26:08    187s] (I)       Layer1  viaCost=200.00
[11/09 21:26:08    187s] (I)       Layer2  viaCost=100.00
[11/09 21:26:08    187s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:08    187s] (I)       routing area        :  (0, 0) - (2824800, 2802000)
[11/09 21:26:08    187s] (I)       core area           :  (350400, 351000) - (2474400, 2451000)
[11/09 21:26:08    187s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:08    187s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:08    187s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:08    187s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:08    187s] (I)       grid                :    94    93     3
[11/09 21:26:08    187s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:08    187s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:08    187s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:08    187s] (I)       Default wire space  :   900   900   900
[11/09 21:26:08    187s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:08    187s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:08    187s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:08    187s] (I)       Total num of tracks :     0  1177   934
[11/09 21:26:08    187s] (I)       Num of masks        :     1     1     1
[11/09 21:26:08    187s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:08    187s] (I)       --------------------------------------------------------
[11/09 21:26:08    187s] 
[11/09 21:26:08    187s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:08    187s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:26:08    187s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:08    187s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:08    187s] [NR-eGR] ========================================
[11/09 21:26:08    187s] [NR-eGR] 
[11/09 21:26:08    187s] (I)       After initializing earlyGlobalRoute syMemory usage = 1148.4 MB
[11/09 21:26:08    187s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:26:08    187s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:26:08    187s] (I)       ============= Initialization =============
[11/09 21:26:08    187s] (I)       total 2D Cap : 173375 = (78114 H, 95261 V)
[11/09 21:26:08    187s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:26:08    187s] (I)       ============  Phase 1a Route ============
[11/09 21:26:08    187s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:08    187s] (I)       Usage: 3838 = (1866 H, 1972 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.916e+04um V)
[11/09 21:26:08    187s] (I)       
[11/09 21:26:08    187s] (I)       ============  Phase 1b Route ============
[11/09 21:26:08    187s] (I)       Usage: 3838 = (1866 H, 1972 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.916e+04um V)
[11/09 21:26:08    187s] (I)       
[11/09 21:26:08    187s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.151400e+05um
[11/09 21:26:08    187s] (I)       ============  Phase 1c Route ============
[11/09 21:26:08    187s] (I)       Usage: 3838 = (1866 H, 1972 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.916e+04um V)
[11/09 21:26:08    187s] (I)       
[11/09 21:26:08    187s] (I)       ============  Phase 1d Route ============
[11/09 21:26:08    187s] (I)       Usage: 3838 = (1866 H, 1972 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.916e+04um V)
[11/09 21:26:08    187s] (I)       
[11/09 21:26:08    187s] (I)       ============  Phase 1e Route ============
[11/09 21:26:08    187s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:08    187s] (I)       Usage: 3838 = (1866 H, 1972 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.916e+04um V)
[11/09 21:26:08    187s] (I)       
[11/09 21:26:08    187s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.151400e+05um
[11/09 21:26:08    187s] [NR-eGR] 
[11/09 21:26:08    187s] (I)       ============  Phase 1l Route ============
[11/09 21:26:08    187s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:08    187s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:26:08    187s] (I)       total 2D Cap : 173794 = (78245 H, 95549 V)
[11/09 21:26:08    187s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:26:08    187s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:26:08    187s] (I)       ============= track Assignment ============
[11/09 21:26:08    187s] (I)       extract Global 3D Wires
[11/09 21:26:08    187s] (I)       Extract Global WL : time=0.00
[11/09 21:26:08    187s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:08    187s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:08    187s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:08    187s] (I)       End Greedy Track Assignment
[11/09 21:26:08    187s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:26:08    187s] [NR-eGR] Layer2(metal2)(V) length: 6.240720e+04um, number of vias: 3385
[11/09 21:26:08    187s] [NR-eGR] Layer3(metal3)(H) length: 5.885520e+04um, number of vias: 0
[11/09 21:26:08    187s] [NR-eGR] Total length: 1.212624e+05um, number of vias: 5580
[11/09 21:26:08    187s] [NR-eGR] End Peak syMemory usage = 1144.4 MB
[11/09 21:26:08    187s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:26:08    187s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=1144.4M
[11/09 21:26:08    187s] Updating RC grid for preRoute extraction ...
[11/09 21:26:08    187s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:08    187s] Initializing multi-corner resistance tables ...
[11/09 21:26:08    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1144.4M
[11/09 21:26:08    187s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:26:08    187s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:08    187s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:08    187s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:08    187s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:08    187s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:08    187s]       RC Corner Indexes            0   
[11/09 21:26:08    187s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:08    187s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:08    187s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:08    187s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:08    187s] Shrink Factor                : 1.00000
[11/09 21:26:08    187s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:08    187s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:08    187s] Using capacitance table file ...
[11/09 21:26:08    187s] Updating RC grid for preRoute extraction ...
[11/09 21:26:08    187s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:08    187s] Initializing multi-corner resistance tables ...
[11/09 21:26:08    187s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1144.426M)
[11/09 21:26:08    187s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:26:08    187s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:08    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1144.4M
[11/09 21:26:08    187s] #spOpts: mergeVia=F 
[11/09 21:26:08    187s] Core basic site is core
[11/09 21:26:08    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:08    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1144.4M
[11/09 21:26:08    187s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:08    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1144.4M
[11/09 21:26:08    187s] #spOpts: mergeVia=F 
[11/09 21:26:08    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1144.4M
[11/09 21:26:08    187s] *** Starting optimizing excluded clock nets MEM= 1144.4M) ***
[11/09 21:26:08    187s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1147.9M) ***
[11/09 21:26:08    187s] #################################################################################
[11/09 21:26:08    187s] # Design Stage: PreRoute
[11/09 21:26:08    187s] # Design Name: layout_lab_design
[11/09 21:26:08    187s] # Design Mode: 90nm
[11/09 21:26:08    187s] # Analysis Mode: MMMC OCV 
[11/09 21:26:08    187s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:08    187s] # Signoff Settings: SI Off 
[11/09 21:26:08    187s] #################################################################################
[11/09 21:26:08    187s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:08    187s] Calculate early delays in OCV mode...
[11/09 21:26:08    187s] Calculate late delays in OCV mode...
[11/09 21:26:08    187s] Topological Sorting (CPU = 0:00:00.0, MEM = 1145.9M, InitMEM = 1145.9M)
[11/09 21:26:09    188s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:09    188s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:09    188s] Total number of fetched objects 666
[11/09 21:26:09    188s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:09    188s] End delay calculation. (MEM=1211.38 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:26:09    188s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1211.4M) ***
[11/09 21:26:09    188s] The useful skew maximum allowed delay is: 0.3
[11/09 21:26:09    188s] Begin: GigaOpt high fanout net optimization
[11/09 21:26:09    188s] Info: 16 io nets excluded
[11/09 21:26:09    188s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:09    188s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:09    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1227.4M
[11/09 21:26:09    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1227.4M
[11/09 21:26:09    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1227.4M
[11/09 21:26:09    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1227.4M
[11/09 21:26:09    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1252.4M
[11/09 21:26:09    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1252.4M
[11/09 21:26:09    188s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:09    188s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:26:09    188s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:09    188s] |     7.05%|        -|   0.100|   0.000|   0:00:00.0| 1347.8M|
[11/09 21:26:09    188s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:09    188s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:09    188s] |     7.05%|        -|   0.100|   0.000|   0:00:00.0| 1347.8M|
[11/09 21:26:09    188s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:09    188s] 
[11/09 21:26:09    188s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1347.8M) ***
[11/09 21:26:09    188s] End: GigaOpt high fanout net optimization
[11/09 21:26:09    188s] Begin: GigaOpt DRV Optimization
[11/09 21:26:09    188s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:26:09    188s] Info: 16 io nets excluded
[11/09 21:26:09    188s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:09    188s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:09    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1328.7M
[11/09 21:26:09    188s] #spOpts: mergeVia=F 
[11/09 21:26:09    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1328.7M
[11/09 21:26:09    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1328.7M
[11/09 21:26:09    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1328.7M
[11/09 21:26:09    188s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:09    188s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:09    188s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:09    188s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:09    188s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:09    188s] Info: violation cost 24.785122 (cap = 24.785122, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:09    188s] |     0   |     0   |    28   |     28  |     0   |     0   |     0   |     0   | 3.58 |          0|          0|          0|   7.05  |            |           |
[11/09 21:26:09    188s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:09    188s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |         28|          0|          0|   7.20  |   0:00:00.0|    1347.8M|
[11/09 21:26:09    188s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:09    188s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   7.20  |   0:00:00.0|    1347.8M|
[11/09 21:26:09    188s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:09    188s] 
[11/09 21:26:09    188s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1347.8M) ***
[11/09 21:26:09    188s] 
[11/09 21:26:09    188s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:26:09    188s] End: GigaOpt DRV Optimization
[11/09 21:26:09    188s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1206.1M, totSessionCpu=0:03:08 **
[11/09 21:26:09    188s] Begin: GigaOpt Global Optimization
[11/09 21:26:09    188s] *info: use new DP (enabled)
[11/09 21:26:09    188s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:26:09    188s] Info: 16 io nets excluded
[11/09 21:26:09    188s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:09    188s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:26:09    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1206.1M
[11/09 21:26:09    188s] #spOpts: mergeVia=F 
[11/09 21:26:09    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=1206.1M
[11/09 21:26:09    188s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1206.1M
[11/09 21:26:09    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1206.1M
[11/09 21:26:10    188s] *info: 16 io nets excluded
[11/09 21:26:10    188s] *info: 2 clock nets excluded
[11/09 21:26:10    188s] *info: 2 special nets excluded.
[11/09 21:26:10    188s] *info: 9 no-driver nets excluded.
[11/09 21:26:10    189s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:26:10    189s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:26:10    189s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:26:10    189s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:26:10    189s] |   0.000|   0.000|     7.20%|   0:00:00.0| 1355.6M|     osu05|       NA| NA                                                 |
[11/09 21:26:10    189s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1355.6M) ***
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1355.6M) ***
[11/09 21:26:10    189s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:26:10    189s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:26:10    189s] End: GigaOpt Global Optimization
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] Active setup views:
[11/09 21:26:10    189s]  osu05
[11/09 21:26:10    189s]   Dominating endpoints: 0
[11/09 21:26:10    189s]   Dominating TNS: -0.000
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] *** Timing Is met
[11/09 21:26:10    189s] *** Check timing (0:00:00.0)
[11/09 21:26:10    189s] Info: 16 io nets excluded
[11/09 21:26:10    189s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:10    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1220.1M
[11/09 21:26:10    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1220.1M
[11/09 21:26:10    189s] **INFO: Flow update: Design is easy to close.
[11/09 21:26:10    189s] *** Timing Is met
[11/09 21:26:10    189s] *** Check timing (0:00:00.0)
[11/09 21:26:10    189s] *** Timing Is met
[11/09 21:26:10    189s] *** Check timing (0:00:00.0)
[11/09 21:26:10    189s] Info: 16 io nets excluded
[11/09 21:26:10    189s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:10    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1218.1M
[11/09 21:26:10    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1218.1M
[11/09 21:26:10    189s] Begin: Area Reclaim Optimization
[11/09 21:26:10    189s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:10    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=1355.6M
[11/09 21:26:10    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=1355.6M
[11/09 21:26:10    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1355.6M
[11/09 21:26:10    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1355.6M
[11/09 21:26:10    189s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 7.20
[11/09 21:26:10    189s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:10    189s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:26:10    189s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:10    189s] |     7.20%|        -|   0.000|   0.000|   0:00:00.0| 1355.6M|
[11/09 21:26:10    189s] |     7.19%|        1|   0.000|   0.000|   0:00:00.0| 1355.6M|
[11/09 21:26:10    189s] |     7.19%|        1|   0.000|   0.000|   0:00:00.0| 1355.6M|
[11/09 21:26:10    189s] |     7.19%|        0|   0.000|   0.000|   0:00:00.0| 1355.6M|
[11/09 21:26:10    189s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:10    189s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 7.19
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 1 **
[11/09 21:26:10    189s] --------------------------------------------------------------
[11/09 21:26:10    189s] |                                   | Total     | Sequential |
[11/09 21:26:10    189s] --------------------------------------------------------------
[11/09 21:26:10    189s] | Num insts resized                 |       1  |       0    |
[11/09 21:26:10    189s] | Num insts undone                  |       0  |       0    |
[11/09 21:26:10    189s] | Num insts Downsized               |       1  |       0    |
[11/09 21:26:10    189s] | Num insts Samesized               |       0  |       0    |
[11/09 21:26:10    189s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:26:10    189s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:26:10    189s] --------------------------------------------------------------
[11/09 21:26:10    189s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:26:10    189s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1222.07M, totSessionCpu=0:03:09).
[11/09 21:26:10    189s] *** Steiner Routed Nets: 10.245%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:10    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1222.1M
[11/09 21:26:10    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1222.1M
[11/09 21:26:10    189s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:10    189s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:26:10    189s] [NR-eGR] Initial Peak syMemory usage = 1222.1 MB
[11/09 21:26:10    189s] (I)       Reading DB...
[11/09 21:26:10    189s] (I)       congestionReportName   : 
[11/09 21:26:10    189s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:10    189s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:10    189s] (I)       doTrackAssignment      : 1
[11/09 21:26:10    189s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:10    189s] (I)       numThreads             : 1
[11/09 21:26:10    189s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:10    189s] (I)       honorPin               : false
[11/09 21:26:10    189s] (I)       honorPinGuide          : true
[11/09 21:26:10    189s] (I)       honorPartition         : false
[11/09 21:26:10    189s] (I)       allowPartitionCrossover: false
[11/09 21:26:10    189s] (I)       honorSingleEntry       : true
[11/09 21:26:10    189s] (I)       honorSingleEntryStrong : true
[11/09 21:26:10    189s] (I)       handleViaSpacingRule   : false
[11/09 21:26:10    189s] (I)       handleEolSpacingRule   : false
[11/09 21:26:10    189s] (I)       PDConstraint           : none
[11/09 21:26:10    189s] (I)       expBetterNDRHandling   : false
[11/09 21:26:10    189s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:10    189s] (I)       routingEffortLevel     : 3
[11/09 21:26:10    189s] (I)       effortLevel            : standard
[11/09 21:26:10    189s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:10    189s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:10    189s] (I)       numRowsPerGCell        : 1
[11/09 21:26:10    189s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:10    189s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:10    189s] (I)       multiThreadingTA       : 1
[11/09 21:26:10    189s] (I)       blockedPinEscape       : 1
[11/09 21:26:10    189s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:10    189s] (I)       betterClockWireModeling: 1
[11/09 21:26:10    189s] (I)       congestionCleanMode    : 0
[11/09 21:26:10    189s] (I)       optimizationMode       : false
[11/09 21:26:10    189s] (I)       routeSecondPG          : false
[11/09 21:26:10    189s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:10    189s] (I)       scenicBound            : 1.15
[11/09 21:26:10    189s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:10    189s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:10    189s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:10    189s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:10    189s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:10    189s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:10    189s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:10    189s] (I)       localRouteEffort       : 1.00
[11/09 21:26:10    189s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:10    189s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:10    189s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:10    189s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:10    189s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:10    189s] (I)       blockTrack             : 
[11/09 21:26:10    189s] (I)       routeVias              : 
[11/09 21:26:10    189s] (I)       readTROption           : true
[11/09 21:26:10    189s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:10    189s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:10    189s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:10    189s] (I)       before initializing RouteDB syMemory usage = 1222.1 MB
[11/09 21:26:10    189s] (I)       starting read tracks
[11/09 21:26:10    189s] (I)       build grid graph
[11/09 21:26:10    189s] (I)       build grid graph start
[11/09 21:26:10    189s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:10    189s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:10    189s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:10    189s] (I)       build grid graph end
[11/09 21:26:10    189s] (I)       numViaLayers=2
[11/09 21:26:10    189s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:10    189s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:10    189s] (I)       end build via table
[11/09 21:26:10    189s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:10    189s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:10    189s] (I)       readDataFromPlaceDB
[11/09 21:26:10    189s] (I)       Read net information..
[11/09 21:26:10    189s] [NR-eGR] Read numTotalNets=693  numIgnoredNets=18
[11/09 21:26:10    189s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] (I)       build grid graph start
[11/09 21:26:10    189s] (I)       build grid graph end
[11/09 21:26:10    189s] (I)       Model blockage into capacity
[11/09 21:26:10    189s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:10    189s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:10    189s] (I)       blocked area on Layer2 : 3005673570000  (37.97%)
[11/09 21:26:10    189s] (I)       blocked area on Layer3 : 1775168010000  (22.43%)
[11/09 21:26:10    189s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] (I)       totalPins=2261  totalGlobalPin=2124 (93.94%)
[11/09 21:26:10    189s] (I)       Number of ignored nets = 18
[11/09 21:26:10    189s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:10    189s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:10    189s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:10    189s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:10    189s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:10    189s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:10    189s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:10    189s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:10    189s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:26:10    189s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:10    189s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1222.1 MB
[11/09 21:26:10    189s] (I)       Layer1  viaCost=200.00
[11/09 21:26:10    189s] (I)       Layer2  viaCost=100.00
[11/09 21:26:10    189s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:10    189s] (I)       routing area        :  (0, 0) - (2824800, 2802000)
[11/09 21:26:10    189s] (I)       core area           :  (350400, 351000) - (2474400, 2451000)
[11/09 21:26:10    189s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:10    189s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:10    189s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:10    189s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:10    189s] (I)       grid                :    94    93     3
[11/09 21:26:10    189s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:10    189s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:10    189s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:10    189s] (I)       Default wire space  :   900   900   900
[11/09 21:26:10    189s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:10    189s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:10    189s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:10    189s] (I)       Total num of tracks :     0  1177   934
[11/09 21:26:10    189s] (I)       Num of masks        :     1     1     1
[11/09 21:26:10    189s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:10    189s] (I)       --------------------------------------------------------
[11/09 21:26:10    189s] 
[11/09 21:26:10    189s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:10    189s] [NR-eGR] Rule id 0. Nets 675 
[11/09 21:26:10    189s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:10    189s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:10    189s] [NR-eGR] ========================================
[11/09 21:26:10    189s] [NR-eGR] 
[11/09 21:26:10    189s] (I)       After initializing earlyGlobalRoute syMemory usage = 1222.1 MB
[11/09 21:26:10    189s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:26:10    189s] (I)       ============= Initialization =============
[11/09 21:26:10    189s] (I)       total 2D Cap : 173375 = (78114 H, 95261 V)
[11/09 21:26:10    189s] [NR-eGR] Layer group 1: route 675 net(s) in layer range [2, 3]
[11/09 21:26:10    189s] (I)       ============  Phase 1a Route ============
[11/09 21:26:10    189s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:10    189s] (I)       Usage: 3840 = (1866 H, 1974 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.922e+04um V)
[11/09 21:26:10    189s] (I)       
[11/09 21:26:10    189s] (I)       ============  Phase 1b Route ============
[11/09 21:26:10    189s] (I)       Usage: 3840 = (1866 H, 1974 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.922e+04um V)
[11/09 21:26:10    189s] (I)       
[11/09 21:26:10    189s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.152000e+05um
[11/09 21:26:10    189s] (I)       ============  Phase 1c Route ============
[11/09 21:26:10    189s] (I)       Usage: 3840 = (1866 H, 1974 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.922e+04um V)
[11/09 21:26:10    189s] (I)       
[11/09 21:26:10    189s] (I)       ============  Phase 1d Route ============
[11/09 21:26:10    189s] (I)       Usage: 3840 = (1866 H, 1974 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.922e+04um V)
[11/09 21:26:10    189s] (I)       
[11/09 21:26:10    189s] (I)       ============  Phase 1e Route ============
[11/09 21:26:10    189s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:10    189s] (I)       Usage: 3840 = (1866 H, 1974 V) = (2.39% H, 2.07% V) = (5.598e+04um H, 5.922e+04um V)
[11/09 21:26:10    189s] (I)       
[11/09 21:26:10    189s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.152000e+05um
[11/09 21:26:10    189s] [NR-eGR] 
[11/09 21:26:10    189s] (I)       ============  Phase 1l Route ============
[11/09 21:26:10    189s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:10    189s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:26:10    189s] (I)       total 2D Cap : 173794 = (78245 H, 95549 V)
[11/09 21:26:10    189s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:26:10    189s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:26:10    189s] (I)       ============= track Assignment ============
[11/09 21:26:10    189s] (I)       extract Global 3D Wires
[11/09 21:26:10    189s] (I)       Extract Global WL : time=0.00
[11/09 21:26:10    189s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:10    189s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:10    189s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:10    189s] (I)       End Greedy Track Assignment
[11/09 21:26:10    189s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2245
[11/09 21:26:10    189s] [NR-eGR] Layer2(metal2)(V) length: 6.248220e+04um, number of vias: 3382
[11/09 21:26:10    189s] [NR-eGR] Layer3(metal3)(H) length: 5.891280e+04um, number of vias: 0
[11/09 21:26:10    189s] [NR-eGR] Total length: 1.213950e+05um, number of vias: 5627
[11/09 21:26:10    189s] [NR-eGR] End Peak syMemory usage = 1199.9 MB
[11/09 21:26:10    189s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:26:10    189s] Extraction called for design 'layout_lab_design' of instances=689 and nets=702 using extraction engine 'preRoute' .
[11/09 21:26:10    189s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:10    189s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:10    189s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:10    189s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:10    189s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:10    189s]       RC Corner Indexes            0   
[11/09 21:26:10    189s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:10    189s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:10    189s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:10    189s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:10    189s] Shrink Factor                : 1.00000
[11/09 21:26:10    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:10    189s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:10    189s] Using capacitance table file ...
[11/09 21:26:10    189s] Updating RC grid for preRoute extraction ...
[11/09 21:26:10    189s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:10    189s] Initializing multi-corner resistance tables ...
[11/09 21:26:10    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1199.867M)
[11/09 21:26:10    189s] Compute RC Scale Done ...
[11/09 21:26:10    189s] #################################################################################
[11/09 21:26:10    189s] # Design Stage: PreRoute
[11/09 21:26:10    189s] # Design Name: layout_lab_design
[11/09 21:26:10    189s] # Design Mode: 90nm
[11/09 21:26:10    189s] # Analysis Mode: MMMC OCV 
[11/09 21:26:10    189s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:10    189s] # Signoff Settings: SI Off 
[11/09 21:26:10    189s] #################################################################################
[11/09 21:26:10    189s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:10    189s] Calculate early delays in OCV mode...
[11/09 21:26:10    189s] Calculate late delays in OCV mode...
[11/09 21:26:10    189s] Topological Sorting (CPU = 0:00:00.0, MEM = 1255.1M, InitMEM = 1255.1M)
[11/09 21:26:11    189s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:11    189s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:11    189s] Total number of fetched objects 693
[11/09 21:26:11    189s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:11    189s] End delay calculation. (MEM=1247.3 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:26:11    189s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1247.3M) ***
[11/09 21:26:11    189s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:26:11    189s] Info: 16 io nets excluded
[11/09 21:26:11    189s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:11    189s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:11    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=1247.3M
[11/09 21:26:11    189s] Core basic site is core
[11/09 21:26:11    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:11    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=1247.3M
[11/09 21:26:11    189s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1247.3M
[11/09 21:26:11    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=1247.3M
[11/09 21:26:11    189s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:11    189s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:11    189s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:11    189s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:11    189s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:11    189s] Info: violation cost 0.007029 (cap = 0.007029, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:11    189s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   7.19  |            |           |
[11/09 21:26:11    190s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:11    190s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          1|          0|          0|   7.20  |   0:00:00.0|    1338.9M|
[11/09 21:26:11    190s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:11    190s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   7.20  |   0:00:00.0|    1338.9M|
[11/09 21:26:11    190s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1338.9M) ***
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] *** Starting refinePlace (0:03:10 mem=1354.9M) ***
[11/09 21:26:11    190s] Total net bbox length = 9.276e+04 (4.606e+04 4.669e+04) (ext = 1.688e+04)
[11/09 21:26:11    190s] Starting refinePlace ...
[11/09 21:26:11    190s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:11    190s] Move report: legalization moves 27 insts, mean move: 6.98 um, max move: 34.80 um
[11/09 21:26:11    190s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC125_nfifo_empty): (2076.00, 891.00) --> (2080.80, 861.00)
[11/09 21:26:11    190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1354.9MB) @(0:03:10 - 0:03:10).
[11/09 21:26:11    190s] Move report: Detail placement moves 27 insts, mean move: 6.98 um, max move: 34.80 um
[11/09 21:26:11    190s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC125_nfifo_empty): (2076.00, 891.00) --> (2080.80, 861.00)
[11/09 21:26:11    190s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.9MB
[11/09 21:26:11    190s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:11    190s]   maximum (X+Y) =        34.80 um
[11/09 21:26:11    190s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC125_nfifo_empty) with max move: (2076, 891) -> (2080.8, 861)
[11/09 21:26:11    190s]   mean    (X+Y) =         6.98 um
[11/09 21:26:11    190s] Summary Report:
[11/09 21:26:11    190s] Instances move: 27 (out of 666 movable)
[11/09 21:26:11    190s] Instances flipped: 0
[11/09 21:26:11    190s] Mean displacement: 6.98 um
[11/09 21:26:11    190s] Max displacement: 34.80 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC125_nfifo_empty) (2076, 891) -> (2080.8, 861)
[11/09 21:26:11    190s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:26:11    190s] Total instances moved : 27
[11/09 21:26:11    190s] Total net bbox length = 9.292e+04 (4.620e+04 4.671e+04) (ext = 1.681e+04)
[11/09 21:26:11    190s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.9MB
[11/09 21:26:11    190s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1354.9MB) @(0:03:10 - 0:03:10).
[11/09 21:26:11    190s] *** Finished refinePlace (0:03:10 mem=1354.9M) ***
[11/09 21:26:11    190s] *** maximum move = 34.80 um ***
[11/09 21:26:11    190s] *** Finished re-routing un-routed nets (1354.9M) ***
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1354.9M) ***
[11/09 21:26:11    190s] End: GigaOpt postEco DRV Optimization
[11/09 21:26:11    190s] **INFO: Flow update: Design timing is met.
[11/09 21:26:11    190s] **INFO: Flow update: Design timing is met.
[11/09 21:26:11    190s] **INFO: Flow update: Design timing is met.
[11/09 21:26:11    190s] *** Steiner Routed Nets: 2.594%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:11    190s] Start to check current routing status for nets...
[11/09 21:26:11    190s] Using hname+ instead name for net compare
[11/09 21:26:11    190s] All nets are already routed correctly.
[11/09 21:26:11    190s] End to check current routing status for nets (mem=1335.8M)
[11/09 21:26:11    190s] doiPBLastSyncSlave
[11/09 21:26:11    190s] Extraction called for design 'layout_lab_design' of instances=690 and nets=703 using extraction engine 'preRoute' .
[11/09 21:26:11    190s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:11    190s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:11    190s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:11    190s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:11    190s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:11    190s]       RC Corner Indexes            0   
[11/09 21:26:11    190s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:11    190s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:11    190s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:11    190s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:11    190s] Shrink Factor                : 1.00000
[11/09 21:26:11    190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:11    190s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:11    190s] Using capacitance table file ...
[11/09 21:26:11    190s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:11    190s] Initializing multi-corner resistance tables ...
[11/09 21:26:11    190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1199.125M)
[11/09 21:26:11    190s] *** Steiner Routed Nets: 2.594%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:11    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1199.1M
[11/09 21:26:11    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=1199.1M
[11/09 21:26:11    190s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:11    190s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:26:11    190s] [PSP] Initial Peak syMemory usage = 1199.1 MB
[11/09 21:26:11    190s] (I)       Reading DB...
[11/09 21:26:11    190s] (I)       congestionReportName   : 
[11/09 21:26:11    190s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:11    190s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:11    190s] (I)       doTrackAssignment      : 1
[11/09 21:26:11    190s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:11    190s] (I)       numThreads             : 1
[11/09 21:26:11    190s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:11    190s] (I)       honorPin               : false
[11/09 21:26:11    190s] (I)       honorPinGuide          : true
[11/09 21:26:11    190s] (I)       honorPartition         : false
[11/09 21:26:11    190s] (I)       allowPartitionCrossover: false
[11/09 21:26:11    190s] (I)       honorSingleEntry       : true
[11/09 21:26:11    190s] (I)       honorSingleEntryStrong : true
[11/09 21:26:11    190s] (I)       handleViaSpacingRule   : false
[11/09 21:26:11    190s] (I)       handleEolSpacingRule   : false
[11/09 21:26:11    190s] (I)       PDConstraint           : none
[11/09 21:26:11    190s] (I)       expBetterNDRHandling   : false
[11/09 21:26:11    190s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:11    190s] (I)       routingEffortLevel     : 3
[11/09 21:26:11    190s] (I)       effortLevel            : standard
[11/09 21:26:11    190s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:11    190s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:11    190s] (I)       numRowsPerGCell        : 1
[11/09 21:26:11    190s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:11    190s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:11    190s] (I)       multiThreadingTA       : 1
[11/09 21:26:11    190s] (I)       blockedPinEscape       : 1
[11/09 21:26:11    190s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:11    190s] (I)       betterClockWireModeling: 1
[11/09 21:26:11    190s] (I)       congestionCleanMode    : 0
[11/09 21:26:11    190s] (I)       optimizationMode       : false
[11/09 21:26:11    190s] (I)       routeSecondPG          : false
[11/09 21:26:11    190s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:11    190s] (I)       scenicBound            : 1.15
[11/09 21:26:11    190s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:11    190s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:11    190s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:11    190s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:11    190s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:11    190s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:11    190s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:11    190s] (I)       localRouteEffort       : 1.00
[11/09 21:26:11    190s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:11    190s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:11    190s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:11    190s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:11    190s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:11    190s] (I)       blockTrack             : 
[11/09 21:26:11    190s] (I)       routeVias              : 
[11/09 21:26:11    190s] (I)       readTROption           : true
[11/09 21:26:11    190s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:11    190s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:11    190s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:11    190s] (I)       before initializing RouteDB syMemory usage = 1199.1 MB
[11/09 21:26:11    190s] (I)       starting read tracks
[11/09 21:26:11    190s] (I)       build grid graph
[11/09 21:26:11    190s] (I)       build grid graph start
[11/09 21:26:11    190s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:11    190s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:11    190s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:11    190s] (I)       build grid graph end
[11/09 21:26:11    190s] (I)       numViaLayers=2
[11/09 21:26:11    190s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:11    190s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:11    190s] (I)       end build via table
[11/09 21:26:11    190s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:11    190s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:11    190s] (I)       readDataFromPlaceDB
[11/09 21:26:11    190s] (I)       Read net information..
[11/09 21:26:11    190s] [NR-eGR] Read numTotalNets=694  numIgnoredNets=16
[11/09 21:26:11    190s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] (I)       build grid graph start
[11/09 21:26:11    190s] (I)       build grid graph end
[11/09 21:26:11    190s] (I)       Model blockage into capacity
[11/09 21:26:11    190s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:11    190s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:11    190s] (I)       blocked area on Layer2 : 3005673570000  (37.97%)
[11/09 21:26:11    190s] (I)       blocked area on Layer3 : 1775168010000  (22.43%)
[11/09 21:26:11    190s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] (I)       totalPins=2267  totalGlobalPin=2135 (94.18%)
[11/09 21:26:11    190s] (I)       Number of ignored nets = 16
[11/09 21:26:11    190s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:11    190s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:11    190s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:11    190s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:11    190s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:11    190s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:11    190s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:11    190s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:11    190s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:26:11    190s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:11    190s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1199.1 MB
[11/09 21:26:11    190s] (I)       Layer1  viaCost=200.00
[11/09 21:26:11    190s] (I)       Layer2  viaCost=100.00
[11/09 21:26:11    190s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:11    190s] (I)       routing area        :  (0, 0) - (2824800, 2802000)
[11/09 21:26:11    190s] (I)       core area           :  (350400, 351000) - (2474400, 2451000)
[11/09 21:26:11    190s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:11    190s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:11    190s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:11    190s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:11    190s] (I)       grid                :    94    93     3
[11/09 21:26:11    190s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:11    190s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:11    190s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:11    190s] (I)       Default wire space  :   900   900   900
[11/09 21:26:11    190s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:11    190s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:11    190s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:11    190s] (I)       Total num of tracks :     0  1177   934
[11/09 21:26:11    190s] (I)       Num of masks        :     1     1     1
[11/09 21:26:11    190s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:11    190s] (I)       --------------------------------------------------------
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:11    190s] [NR-eGR] Rule id 0. Nets 678 
[11/09 21:26:11    190s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:11    190s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:11    190s] [NR-eGR] ========================================
[11/09 21:26:11    190s] [NR-eGR] 
[11/09 21:26:11    190s] (I)       After initializing earlyGlobalRoute syMemory usage = 1199.1 MB
[11/09 21:26:11    190s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:26:11    190s] (I)       ============= Initialization =============
[11/09 21:26:11    190s] (I)       total 2D Cap : 173375 = (78114 H, 95261 V)
[11/09 21:26:11    190s] [NR-eGR] Layer group 1: route 678 net(s) in layer range [2, 3]
[11/09 21:26:11    190s] (I)       ============  Phase 1a Route ============
[11/09 21:26:11    190s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:11    190s] (I)       Usage: 3844 = (1869 H, 1975 V) = (2.39% H, 2.07% V) = (5.607e+04um H, 5.925e+04um V)
[11/09 21:26:11    190s] (I)       
[11/09 21:26:11    190s] (I)       ============  Phase 1b Route ============
[11/09 21:26:11    190s] (I)       Usage: 3844 = (1869 H, 1975 V) = (2.39% H, 2.07% V) = (5.607e+04um H, 5.925e+04um V)
[11/09 21:26:11    190s] (I)       
[11/09 21:26:11    190s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.153200e+05um
[11/09 21:26:11    190s] (I)       ============  Phase 1c Route ============
[11/09 21:26:11    190s] (I)       Usage: 3844 = (1869 H, 1975 V) = (2.39% H, 2.07% V) = (5.607e+04um H, 5.925e+04um V)
[11/09 21:26:11    190s] (I)       
[11/09 21:26:11    190s] (I)       ============  Phase 1d Route ============
[11/09 21:26:11    190s] (I)       Usage: 3844 = (1869 H, 1975 V) = (2.39% H, 2.07% V) = (5.607e+04um H, 5.925e+04um V)
[11/09 21:26:11    190s] (I)       
[11/09 21:26:11    190s] (I)       ============  Phase 1e Route ============
[11/09 21:26:11    190s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:11    190s] (I)       Usage: 3844 = (1869 H, 1975 V) = (2.39% H, 2.07% V) = (5.607e+04um H, 5.925e+04um V)
[11/09 21:26:11    190s] (I)       
[11/09 21:26:11    190s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.153200e+05um
[11/09 21:26:11    190s] [NR-eGR] 
[11/09 21:26:11    190s] (I)       ============  Phase 1l Route ============
[11/09 21:26:11    190s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:11    190s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:26:11    190s] (I)       total 2D Cap : 173794 = (78245 H, 95549 V)
[11/09 21:26:11    190s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:26:11    190s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:26:11    190s] (I)       ============= track Assignment ============
[11/09 21:26:11    190s] (I)       extract Global 3D Wires
[11/09 21:26:11    190s] (I)       Extract Global WL : time=0.00
[11/09 21:26:11    190s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:11    190s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:11    190s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:11    190s] (I)       End Greedy Track Assignment
[11/09 21:26:11    190s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2251
[11/09 21:26:11    190s] [NR-eGR] Layer2(metal2)(V) length: 6.261720e+04um, number of vias: 3439
[11/09 21:26:11    190s] [NR-eGR] Layer3(metal3)(H) length: 5.904480e+04um, number of vias: 0
[11/09 21:26:11    190s] [NR-eGR] Total length: 1.216620e+05um, number of vias: 5690
[11/09 21:26:11    190s] [NR-eGR] End Peak syMemory usage = 1199.1 MB
[11/09 21:26:11    190s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[11/09 21:26:11    190s] Extraction called for design 'layout_lab_design' of instances=690 and nets=703 using extraction engine 'preRoute' .
[11/09 21:26:11    190s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:11    190s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:11    190s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:11    190s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:11    190s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:11    190s]       RC Corner Indexes            0   
[11/09 21:26:11    190s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:11    190s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:11    190s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:11    190s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:11    190s] Shrink Factor                : 1.00000
[11/09 21:26:11    190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:11    190s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:11    190s] Using capacitance table file ...
[11/09 21:26:11    190s] Updating RC grid for preRoute extraction ...
[11/09 21:26:11    190s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:11    190s] Initializing multi-corner resistance tables ...
[11/09 21:26:11    190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1199.125M)
[11/09 21:26:11    190s] Compute RC Scale Done ...
[11/09 21:26:11    190s] WARN: Correct the flow
[11/09 21:26:11    190s] #################################################################################
[11/09 21:26:11    190s] # Design Stage: PreRoute
[11/09 21:26:11    190s] # Design Name: layout_lab_design
[11/09 21:26:11    190s] # Design Mode: 90nm
[11/09 21:26:11    190s] # Analysis Mode: MMMC OCV 
[11/09 21:26:11    190s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:11    190s] # Signoff Settings: SI Off 
[11/09 21:26:11    190s] #################################################################################
[11/09 21:26:11    190s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:11    190s] Calculate early delays in OCV mode...
[11/09 21:26:11    190s] Calculate late delays in OCV mode...
[11/09 21:26:11    190s] Topological Sorting (CPU = 0:00:00.0, MEM = 1254.4M, InitMEM = 1254.4M)
[11/09 21:26:11    190s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:11    190s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:11    190s] Total number of fetched objects 694
[11/09 21:26:11    190s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:11    190s] End delay calculation. (MEM=1247.3 CPU=0:00:00.5 REAL=0:00:00.0)
[11/09 21:26:11    190s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1247.3M) ***
[11/09 21:26:11    190s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1190.1M, totSessionCpu=0:03:11 **
[11/09 21:26:11    190s] *** Finished optDesign ***
[11/09 21:26:11    190s] 
[11/09 21:26:11    190s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.7 real=0:00:04.7)
[11/09 21:26:11    190s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:26:11    190s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:26:11    190s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:26:11    190s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:12    190s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:26:12    190s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:26:12    190s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:26:12    190s] *** Starting "NanoPlace(TM) placement v#1 (mem=1167.9M)" ...
[11/09 21:26:12    190s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:26:12    190s] #std cell=666 (0 fixed + 666 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:26:12    190s] #ioInst=24 #net=694 #term=2299 #term/net=3.31, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:26:12    190s] stdCell: 666 single + 0 double + 0 multi
[11/09 21:26:12    190s] Total standard cell length = 10.6992 (mm), area = 0.3210 (mm^2)
[11/09 21:26:12    190s] Core basic site is core
[11/09 21:26:12    190s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:12    190s] Apply auto density screen in pre-place stage.
[11/09 21:26:12    190s] Auto density screen increases utilization from 0.072 to 0.072
[11/09 21:26:12    190s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.9M
[11/09 21:26:12    190s] Average module density = 0.072.
[11/09 21:26:12    190s] Density for the design = 0.072.
[11/09 21:26:12    190s]        = stdcell_area 4458 sites (320976 um^2) / alloc_area 61880 sites (4455360 um^2).
[11/09 21:26:12    190s] Pin Density = 0.03711.
[11/09 21:26:12    190s]             = total # of pins 2299 / total area 61950.
[11/09 21:26:12    190s] Initial padding reaches pin density 0.410 for top
[11/09 21:26:12    190s] Initial padding increases density from 0.072 to 0.120 for top
[11/09 21:26:12    190s] === lastAutoLevel = 7 
[11/09 21:26:12    190s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:26:12    190s] Iteration  1: Total net bbox = 9.530e+04 (4.95e+04 4.58e+04)
[11/09 21:26:12    190s]               Est.  stn bbox = 1.172e+05 (6.05e+04 5.67e+04)
[11/09 21:26:12    190s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.9M
[11/09 21:26:12    190s] Iteration  8: Total net bbox = 8.454e+04 (4.44e+04 4.01e+04)
[11/09 21:26:12    190s]               Est.  stn bbox = 1.060e+05 (5.52e+04 5.08e+04)
[11/09 21:26:12    190s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1183.9M
[11/09 21:26:12    191s] Iteration  9: Total net bbox = 9.499e+04 (4.88e+04 4.61e+04)
[11/09 21:26:12    191s]               Est.  stn bbox = 1.167e+05 (5.97e+04 5.70e+04)
[11/09 21:26:12    191s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1183.9M
[11/09 21:26:12    191s] Iteration 10: Total net bbox = 9.610e+04 (4.99e+04 4.62e+04)
[11/09 21:26:12    191s]               Est.  stn bbox = 1.179e+05 (6.08e+04 5.71e+04)
[11/09 21:26:12    191s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1183.9M
[11/09 21:26:12    191s] Iteration 11: Total net bbox = 9.610e+04 (4.99e+04 4.62e+04)
[11/09 21:26:12    191s]               Est.  stn bbox = 1.179e+05 (6.08e+04 5.71e+04)
[11/09 21:26:12    191s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.9M
[11/09 21:26:12    191s] *** cost = 9.610e+04 (4.99e+04 4.62e+04) (cpu for global=0:00:00.6) real=0:00:00.0***
[11/09 21:26:12    191s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:00.0
[11/09 21:26:12    191s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:26:12    191s] Type 'man IMPSP-9025' for more detail.
[11/09 21:26:12    191s] #spOpts: mergeVia=F 
[11/09 21:26:12    191s] Core basic site is core
[11/09 21:26:12    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:12    191s] *** Starting refinePlace (0:03:11 mem=1183.9M) ***
[11/09 21:26:12    191s] Total net bbox length = 9.610e+04 (4.990e+04 4.620e+04) (ext = 1.686e+04)
[11/09 21:26:12    191s] Starting refinePlace ...
[11/09 21:26:12    191s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:12    191s] default core: bins with density >  0.75 =    0 % ( 0 / 56 )
[11/09 21:26:12    191s] Density distribution unevenness ratio = 75.023%
[11/09 21:26:12    191s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:12    191s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1183.9MB) @(0:03:11 - 0:03:11).
[11/09 21:26:12    191s] Move report: preRPlace moves 666 insts, mean move: 8.14 um, max move: 21.63 um
[11/09 21:26:12    191s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U277): (1708.40, 663.43) --> (1699.20, 651.00)
[11/09 21:26:12    191s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[11/09 21:26:12    191s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:12    191s] Placement tweakage begins.
[11/09 21:26:12    191s] wire length = 1.238e+05
[11/09 21:26:12    191s] wire length = 1.183e+05
[11/09 21:26:12    191s] Placement tweakage ends.
[11/09 21:26:12    191s] Move report: tweak moves 116 insts, mean move: 32.03 um, max move: 103.20 um
[11/09 21:26:12    191s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]): (2083.20, 651.00) --> (2040.00, 711.00)
[11/09 21:26:12    191s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:12    191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1183.9MB) @(0:03:11 - 0:03:11).
[11/09 21:26:12    191s] Move report: Detail placement moves 666 insts, mean move: 12.86 um, max move: 95.18 um
[11/09 21:26:12    191s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]): (2039.36, 702.34) --> (2083.20, 651.00)
[11/09 21:26:12    191s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1183.9MB
[11/09 21:26:12    191s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:12    191s]   maximum (X+Y) =        95.18 um
[11/09 21:26:12    191s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]) with max move: (2039.36, 702.341) -> (2083.2, 651)
[11/09 21:26:12    191s]   mean    (X+Y) =        12.86 um
[11/09 21:26:12    191s] Total instances flipped for WireLenOpt: 38
[11/09 21:26:12    191s] Summary Report:
[11/09 21:26:12    191s] Instances move: 666 (out of 666 movable)
[11/09 21:26:12    191s] Instances flipped: 0
[11/09 21:26:12    191s] Mean displacement: 12.86 um
[11/09 21:26:12    191s] Max displacement: 95.18 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]) (2039.36, 702.341) -> (2083.2, 651)
[11/09 21:26:12    191s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:26:12    191s] Total instances moved : 666
[11/09 21:26:12    191s] Total net bbox length = 9.238e+04 (4.595e+04 4.643e+04) (ext = 1.671e+04)
[11/09 21:26:12    191s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1183.9MB
[11/09 21:26:12    191s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1183.9MB) @(0:03:11 - 0:03:11).
[11/09 21:26:12    191s] *** Finished refinePlace (0:03:11 mem=1183.9M) ***
[11/09 21:26:12    191s] *** End of Placement (cpu=0:00:00.7, real=0:00:00.0, mem=1183.9M) ***
[11/09 21:26:12    191s] #spOpts: mergeVia=F 
[11/09 21:26:12    191s] Core basic site is core
[11/09 21:26:12    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:12    191s] default core: bins with density >  0.75 =    0 % ( 0 / 56 )
[11/09 21:26:12    191s] Density distribution unevenness ratio = 75.068%
[11/09 21:26:12    191s] *** Finishing placeDesign concurrent flow ***
[11/09 21:26:12    191s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 6, mem = 1148.4M **
[11/09 21:26:12    191s] Command spTest is not supported.
[11/09 21:26:12    191s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:26:12    191s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:26:12    191s] Severity  ID               Count  Summary                                  
[11/09 21:26:12    191s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:26:12    191s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/09 21:26:12    191s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:26:12    191s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:26:12    191s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:26:12    191s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:26:12    191s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:26:12    191s] *** Message Summary: 13 warning(s), 0 error(s)
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s] <CMD> checkPlace
[11/09 21:26:12    191s] Core basic site is core
[11/09 21:26:12    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:12    191s] Begin checking placement ... (start mem=1148.4M, init mem=1148.4M)
[11/09 21:26:12    191s] *info: Placed = 666           
[11/09 21:26:12    191s] *info: Unplaced = 0           
[11/09 21:26:12    191s] Placement Density:7.20%(320976/4460400)
[11/09 21:26:12    191s] Placement Density (including fixed std cells):7.20%(320976/4460400)
[11/09 21:26:12    191s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1148.4M)
[11/09 21:26:12    191s] <CMD> sroute
[11/09 21:26:12    191s] #- Begin sroute (date=11/09 21:26:12, mem=1148.4M)
[11/09 21:26:12    191s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:26:12 2019 ***
[11/09 21:26:12    191s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:26:12    191s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s] Begin option processing ...
[11/09 21:26:12    191s] srouteConnectPowerBump set to false
[11/09 21:26:12    191s] routeSpecial set to true
[11/09 21:26:12    191s] srouteConnectConverterPin set to false
[11/09 21:26:12    191s] srouteFollowCorePinEnd set to 3
[11/09 21:26:12    191s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:26:12    191s] sroutePadPinAllPorts set to true
[11/09 21:26:12    191s] sroutePreserveExistingRoutes set to true
[11/09 21:26:12    191s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:26:12    191s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2029.00 megs.
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s] Reading DB technology information...
[11/09 21:26:12    191s] Finished reading DB technology information.
[11/09 21:26:12    191s] Reading floorplan and netlist information...
[11/09 21:26:12    191s] Finished reading floorplan and netlist information.
[11/09 21:26:12    191s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:26:12    191s] Read in 38 macros, 22 used
[11/09 21:26:12    191s] Read in 690 components
[11/09 21:26:12    191s]   666 core components: 0 unplaced, 666 placed, 0 fixed
[11/09 21:26:12    191s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:26:12    191s] Read in 16 logical pins
[11/09 21:26:12    191s] Read in 16 nets
[11/09 21:26:12    191s] Read in 2 special nets, 2 routed
[11/09 21:26:12    191s] Read in 1340 terminals
[11/09 21:26:12    191s] Begin power routing ...
[11/09 21:26:12    191s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:26:12    191s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:26:12    191s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:26:12    191s] CPU time for FollowPin 0 seconds
[11/09 21:26:12    191s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:26:12    191s] CPU time for FollowPin 0 seconds
[11/09 21:26:12    191s]   Number of IO ports routed: 8
[11/09 21:26:12    191s]   Number of Block ports routed: 0
[11/09 21:26:12    191s]   Number of Stripe ports routed: 0
[11/09 21:26:12    191s]   Number of Core ports routed: 142
[11/09 21:26:12    191s]   Number of Pad ports routed: 0
[11/09 21:26:12    191s]   Number of Power Bump ports routed: 0
[11/09 21:26:12    191s]   Number of Followpin connections: 71
[11/09 21:26:12    191s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2031.00 megs.
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s] 
[11/09 21:26:12    191s]  Begin updating DB with routing results ...
[11/09 21:26:12    191s]  Updating DB with 24 via definition ...
[11/09 21:26:12    191s] 
sroute post-processing starts at Sat Nov  9 21:26:12 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:26:12    191s] sroute post-processing ends at Sat Nov  9 21:26:12 2019

sroute post-processing starts at Sat Nov  9 21:26:12 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:26:12    191s] sroute post-processing ends at Sat Nov  9 21:26:12 2019
sroute created 227 wires.
[11/09 21:26:12    191s] ViaGen created 150 vias and deleted 0 via to avoid violation.
[11/09 21:26:12    191s] +--------+----------------+----------------+
[11/09 21:26:12    191s] |  Layer |     Created    |     Deleted    |
[11/09 21:26:12    191s] +--------+----------------+----------------+
[11/09 21:26:12    191s] | metal1 |       223      |       NA       |
[11/09 21:26:12    191s] |   via  |       148      |        0       |
[11/09 21:26:12    191s] | metal2 |        3       |       NA       |
[11/09 21:26:12    191s] |  via2  |        2       |        0       |
[11/09 21:26:12    191s] | metal3 |        1       |       NA       |
[11/09 21:26:12    191s] +--------+----------------+----------------+
[11/09 21:26:13    191s] #- End sroute (date=11/09 21:26:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=1150.7M, current mem=1150.7M)
[11/09 21:26:13    191s] <CMD> trialRoute
[11/09 21:26:13    191s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:13    191s] Set wireMPool w/ noThreadCheck
[11/09 21:26:13    191s] *** Starting trialRoute (mem=1148.4M) ***
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Using hname+ instead name for net compare
[11/09 21:26:13    191s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:26:13    191s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:26:13    191s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:26:13    191s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1148.4M)
[11/09 21:26:13    191s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Nr of prerouted/Fixed nets = 16
[11/09 21:26:13    191s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:26:13    191s] routingBox: (1200 1500) (2823600 2800500)
[11/09 21:26:13    191s] coreBox:    (350400 351000) (2474400 2451000)
[11/09 21:26:13    191s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/17
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M):
[11/09 21:26:13    191s] Est net length = 1.135e+05um = 5.661e+04H + 5.688e+04V
[11/09 21:26:13    191s] Usage: (3.4%H 4.1%V) = (6.695e+04um 1.130e+05um) = (5540 3766)
[11/09 21:26:13    191s] Obstruct: 1156 = 572 (3.6%H) + 584 (3.6%V)
[11/09 21:26:13    191s] Overflow: 39 = 0 (0.00% H) + 39 (0.25% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M):
[11/09 21:26:13    191s] Usage: (3.4%H 4.1%V) = (6.681e+04um 1.130e+05um) = (5528 3766)
[11/09 21:26:13    191s] Overflow: 38 = 0 (0.00% H) + 38 (0.25% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M):
[11/09 21:26:13    191s] Usage: (3.3%H 4.1%V) = (6.657e+04um 1.130e+05um) = (5508 3766)
[11/09 21:26:13    191s] Overflow: 34 = 0 (0.00% H) + 34 (0.22% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M):
[11/09 21:26:13    191s] Usage: (3.3%H 4.1%V) = (6.660e+04um 1.131e+05um) = (5511 3769)
[11/09 21:26:13    191s] Overflow: 30 = 0 (0.00% H) + 30 (0.20% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1a-1d Overflow: 0.00% H + 0.20% V (0:00:00.0 1148.4M)

[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M):
[11/09 21:26:13    191s] Usage: (3.3%H 4.1%V) = (6.670e+04um 1.133e+05um) = (5519 3776)
[11/09 21:26:13    191s] Overflow: 19 = 0 (0.00% H) + 19 (0.13% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M):
[11/09 21:26:13    191s] Usage: (3.4%H 4.1%V) = (6.687e+04um 1.135e+05um) = (5533 3783)
[11/09 21:26:13    191s] Overflow: 13 = 0 (0.00% H) + 13 (0.08% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Congestion distribution:
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Remain	cntH		cntV
[11/09 21:26:13    191s] --------------------------------------
[11/09 21:26:13    191s]  -1:	0	 0.00%	13	 0.08%
[11/09 21:26:13    191s] --------------------------------------
[11/09 21:26:13    191s]   0:	0	 0.00%	189	 1.22%
[11/09 21:26:13    191s]   1:	0	 0.00%	246	 1.59%
[11/09 21:26:13    191s]   2:	38	 0.25%	388	 2.50%
[11/09 21:26:13    191s]   3:	87	 0.56%	510	 3.29%
[11/09 21:26:13    191s]   4:	69	 0.44%	643	 4.15%
[11/09 21:26:13    191s]   5:	15316	98.75%	13509	87.17%
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.0 1148.4M)

[11/09 21:26:13    191s] Global route (cpu=0.0s real=0.0s 1148.4M)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] *** After '-updateRemainTrks' operation: 
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Usage: (3.4%H 4.1%V) = (6.687e+04um 1.135e+05um) = (5533 3783)
[11/09 21:26:13    191s] Overflow: 13 = 0 (0.00% H) + 13 (0.08% V)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Phase 1l Overflow: 0.00% H + 0.08% V (0:00:00.0 1148.4M)

[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Congestion distribution:
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Remain	cntH		cntV
[11/09 21:26:13    191s] --------------------------------------
[11/09 21:26:13    191s]  -1:	0	 0.00%	13	 0.08%
[11/09 21:26:13    191s] --------------------------------------
[11/09 21:26:13    191s]   0:	0	 0.00%	189	 1.22%
[11/09 21:26:13    191s]   1:	0	 0.00%	246	 1.59%
[11/09 21:26:13    191s]   2:	38	 0.25%	388	 2.50%
[11/09 21:26:13    191s]   3:	87	 0.56%	510	 3.29%
[11/09 21:26:13    191s]   4:	69	 0.44%	643	 4.15%
[11/09 21:26:13    191s]   5:	15316	98.75%	13509	87.17%
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1148.4M) ***
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Using trMTFlushLazyWireDel= 1
[11/09 21:26:13    191s] Not using mpools for CRoute
[11/09 21:26:13    191s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:26:13    191s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M)
[11/09 21:26:13    191s] Not using mpools for CRoute
[11/09 21:26:13    191s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M)
[11/09 21:26:13    191s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:26:13    191s] Cleanup real= 0:00:00.0
[11/09 21:26:13    191s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1148.4M)
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Total length: 1.171e+05um, number of vias: 4302
[11/09 21:26:13    191s] M1(H) length: 0.000e+00um, number of vias: 2251
[11/09 21:26:13    191s] M2(V) length: 6.125e+04um, number of vias: 2051
[11/09 21:26:13    191s] M3(H) length: 5.588e+04um
[11/09 21:26:13    191s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1148.4M) ***
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Skipping QALenRecalc
[11/09 21:26:13    191s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:26:13    191s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:26:13    191s] *** Finished all Phases (cpu=0:00:00.0 mem=1148.4M) ***
[11/09 21:26:13    191s] trMTFlushLazyWireDel was already disabled
[11/09 21:26:13    191s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:26:13    191s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:26:13    191s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:26:13    191s] Peak Memory Usage was 1148.4M 
[11/09 21:26:13    191s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.4
[11/09 21:26:13    191s]   TrialRoute full (called 9x) runtime= 0:00:00.4
[11/09 21:26:13    191s]   GlbRouteEst (called 8x) runtime= 0:00:00.0
[11/09 21:26:13    191s] *** Finished trialRoute (cpu=0:00:00.0 mem=1148.4M) ***
[11/09 21:26:13    191s] 
[11/09 21:26:13    191s] Set wireMPool w/ threadCheck
[11/09 21:26:13    191s] <CMD> timeDesign -preCTS
[11/09 21:26:13    191s] Start to check current routing status for nets...
[11/09 21:26:13    191s] Using hname+ instead name for net compare
[11/09 21:26:13    191s] All nets are already routed correctly.
[11/09 21:26:13    191s] End to check current routing status for nets (mem=1148.4M)
[11/09 21:26:13    191s] Extraction called for design 'layout_lab_design' of instances=690 and nets=703 using extraction engine 'preRoute' .
[11/09 21:26:13    191s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:13    191s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:13    191s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:13    191s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:13    191s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:13    191s]       RC Corner Indexes            0   
[11/09 21:26:13    191s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:13    191s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:13    191s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:13    191s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:13    191s] Shrink Factor                : 1.00000
[11/09 21:26:13    191s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:13    191s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:13    191s] Using capacitance table file ...
[11/09 21:26:13    191s] Updating RC grid for preRoute extraction ...
[11/09 21:26:13    191s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:13    191s] Initializing multi-corner resistance tables ...
[11/09 21:26:13    191s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1148.402M)
[11/09 21:26:13    191s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:13    191s] #################################################################################
[11/09 21:26:13    191s] # Design Stage: PreRoute
[11/09 21:26:13    191s] # Design Name: layout_lab_design
[11/09 21:26:13    191s] # Design Mode: 90nm
[11/09 21:26:13    191s] # Analysis Mode: MMMC OCV 
[11/09 21:26:13    191s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:13    191s] # Signoff Settings: SI On 
[11/09 21:26:13    191s] #################################################################################
[11/09 21:26:13    191s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:13    191s] Calculate early delays in OCV mode...
[11/09 21:26:13    191s] Calculate late delays in OCV mode...
[11/09 21:26:13    191s] Topological Sorting (CPU = 0:00:00.0, MEM = 1149.4M, InitMEM = 1149.4M)
[11/09 21:26:13    191s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:13    191s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:13    191s] Total number of fetched objects 694
[11/09 21:26:13    191s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:13    191s] End delay calculation. (MEM=1214.84 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:13    191s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1214.8M) ***
[11/09 21:26:13    191s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:12 mem=1214.8M)
[11/09 21:26:14    192s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.390  |  4.390  |  5.507  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.196%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:26:14    192s] Total CPU time: 0.45 sec
[11/09 21:26:14    192s] Total Real time: 1.0 sec
[11/09 21:26:14    192s] Total Memory Usage: 1154.601562 Mbytes
[11/09 21:26:14    192s] <CMD> setOptMode -yieldEffort none
[11/09 21:26:14    192s] <CMD> setOptMode -highEffort
[11/09 21:26:14    192s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:26:14    192s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:26:14    192s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:26:14    192s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:26:14    192s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:26:14    192s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:26:14    192s] <CMD> optDesign -preCTS -drv
[11/09 21:26:14    192s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:14    192s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:26:14    192s] #spOpts: mergeVia=F 
[11/09 21:26:14    192s] Core basic site is core
[11/09 21:26:14    192s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:14    192s] #spOpts: mergeVia=F 
[11/09 21:26:14    192s] GigaOpt running with 1 threads.
[11/09 21:26:14    192s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:14    192s] #spOpts: mergeVia=F 
[11/09 21:26:14    192s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:14    192s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:14    192s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:14    192s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:14    192s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:14    192s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:14    192s] 	...
[11/09 21:26:14    192s] 	Reporting only the 20 first cells found...
[11/09 21:26:14    192s] 
[11/09 21:26:14    192s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1152.4M, totSessionCpu=0:03:12 **
[11/09 21:26:14    192s] *** optDesign -preCTS ***
[11/09 21:26:14    192s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:26:14    192s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:26:14    192s] Hold Target Slack: user slack 0
[11/09 21:26:14    192s] Multi-VT timing optimization disabled based on library information.
[11/09 21:26:14    192s] Summary for sequential cells idenfication: 
[11/09 21:26:14    192s] Identified SBFF number: 3
[11/09 21:26:14    192s] Identified MBFF number: 0
[11/09 21:26:14    192s] Not identified SBFF number: 0
[11/09 21:26:14    192s] Not identified MBFF number: 0
[11/09 21:26:14    192s] Number of sequential cells which are not FFs: 1
[11/09 21:26:14    192s] 
[11/09 21:26:14    192s] Start to check current routing status for nets...
[11/09 21:26:14    192s] Using hname+ instead name for net compare
[11/09 21:26:14    192s] All nets are already routed correctly.
[11/09 21:26:14    192s] End to check current routing status for nets (mem=1152.4M)
[11/09 21:26:14    192s] #################################################################################
[11/09 21:26:14    192s] # Design Stage: PreRoute
[11/09 21:26:14    192s] # Design Name: layout_lab_design
[11/09 21:26:14    192s] # Design Mode: 90nm
[11/09 21:26:14    192s] # Analysis Mode: MMMC OCV 
[11/09 21:26:14    192s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:14    192s] # Signoff Settings: SI Off 
[11/09 21:26:14    192s] #################################################################################
[11/09 21:26:14    192s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:14    192s] Calculate early delays in OCV mode...
[11/09 21:26:14    192s] Calculate late delays in OCV mode...
[11/09 21:26:14    192s] Topological Sorting (CPU = 0:00:00.0, MEM = 1150.4M, InitMEM = 1150.4M)
[11/09 21:26:14    192s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:14    192s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:14    192s] Total number of fetched objects 694
[11/09 21:26:14    192s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:14    192s] End delay calculation. (MEM=1213.84 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:14    192s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1213.8M) ***
[11/09 21:26:14    192s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:12 mem=1213.8M)
[11/09 21:26:14    192s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.390  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.196%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1152.6M, totSessionCpu=0:03:12 **
[11/09 21:26:14    192s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:14    192s] ### Creating PhyDesignMc. totSessionCpu=0:03:12 mem=1152.6M
[11/09 21:26:14    192s] #spOpts: mergeVia=F 
[11/09 21:26:14    192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:12 mem=1152.6M
[11/09 21:26:14    192s] *** Starting optimizing excluded clock nets MEM= 1152.6M) ***
[11/09 21:26:14    192s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1152.6M) ***
[11/09 21:26:14    192s] Begin: GigaOpt high fanout net optimization
[11/09 21:26:14    192s] Info: 16 io nets excluded
[11/09 21:26:14    192s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:14    192s] Summary for sequential cells idenfication: 
[11/09 21:26:14    192s] Identified SBFF number: 3
[11/09 21:26:14    192s] Identified MBFF number: 0
[11/09 21:26:14    192s] Not identified SBFF number: 0
[11/09 21:26:14    192s] Not identified MBFF number: 0
[11/09 21:26:14    192s] Number of sequential cells which are not FFs: 1
[11/09 21:26:14    192s] 
[11/09 21:26:14    192s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:14    192s] ### Creating PhyDesignMc. totSessionCpu=0:03:12 mem=1162.6M
[11/09 21:26:14    192s] #spOpts: mergeVia=F 
[11/09 21:26:14    192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:12 mem=1162.6M
[11/09 21:26:14    192s] ### Creating LA Mngr. totSessionCpu=0:03:12 mem=1162.6M
[11/09 21:26:14    192s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=1178.6M
[11/09 21:26:14    192s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=1231.7M
[11/09 21:26:14    192s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=1231.7M
[11/09 21:26:14    192s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:14    192s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:26:14    192s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:14    192s] |     7.20%|        -|   0.100|   0.000|   0:00:00.0| 1346.2M|
[11/09 21:26:14    192s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:14    192s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:14    192s] |     7.20%|        -|   0.100|   0.000|   0:00:00.0| 1346.2M|
[11/09 21:26:14    192s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:14    192s] 
[11/09 21:26:14    192s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.2M) ***
[11/09 21:26:14    192s] End: GigaOpt high fanout net optimization
[11/09 21:26:14    192s] Begin: GigaOpt DRV Optimization
[11/09 21:26:14    192s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:26:14    192s] Info: 16 io nets excluded
[11/09 21:26:14    192s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:14    192s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:14    192s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=1327.1M
[11/09 21:26:14    192s] #spOpts: mergeVia=F 
[11/09 21:26:14    192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=1327.1M
[11/09 21:26:14    192s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=1327.1M
[11/09 21:26:14    192s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=1327.1M
[11/09 21:26:14    192s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:14    192s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:14    192s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:14    192s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:14    192s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:14    192s] Info: violation cost 0.000193 (cap = 0.000193, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:14    192s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   7.20  |            |           |
[11/09 21:26:15    192s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:15    192s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          1|          0|          0|   7.20  |   0:00:01.0|    1346.2M|
[11/09 21:26:15    192s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:15    192s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   7.20  |   0:00:00.0|    1346.2M|
[11/09 21:26:15    192s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:15    192s] 
[11/09 21:26:15    192s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1346.2M) ***
[11/09 21:26:15    192s] 
[11/09 21:26:15    192s] *** Starting refinePlace (0:03:13 mem=1362.2M) ***
[11/09 21:26:15    192s] Total net bbox length = 9.238e+04 (4.595e+04 4.643e+04) (ext = 1.671e+04)
[11/09 21:26:15    192s] Starting refinePlace ...
[11/09 21:26:15    192s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:15    192s] default core: bins with density >  0.75 =    0 % ( 0 / 56 )
[11/09 21:26:15    192s] Density distribution unevenness ratio = 75.070%
[11/09 21:26:15    192s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:15    192s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1362.2MB) @(0:03:13 - 0:03:13).
[11/09 21:26:15    192s] Move report: preRPlace moves 2 insts, mean move: 6.00 um, max move: 7.20 um
[11/09 21:26:15    192s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262): (1423.20, 651.00) --> (1416.00, 651.00)
[11/09 21:26:15    192s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:26:15    192s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:15    192s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:15    192s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1362.2MB) @(0:03:13 - 0:03:13).
[11/09 21:26:15    192s] Move report: Detail placement moves 2 insts, mean move: 6.00 um, max move: 7.20 um
[11/09 21:26:15    192s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262): (1423.20, 651.00) --> (1416.00, 651.00)
[11/09 21:26:15    192s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.2MB
[11/09 21:26:15    192s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:15    192s]   maximum (X+Y) =         7.20 um
[11/09 21:26:15    192s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262) with max move: (1423.2, 651) -> (1416, 651)
[11/09 21:26:15    192s]   mean    (X+Y) =         6.00 um
[11/09 21:26:15    192s] Summary Report:
[11/09 21:26:15    192s] Instances move: 2 (out of 667 movable)
[11/09 21:26:15    192s] Instances flipped: 0
[11/09 21:26:15    192s] Mean displacement: 6.00 um
[11/09 21:26:15    192s] Max displacement: 7.20 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262) (1423.2, 651) -> (1416, 651)
[11/09 21:26:15    192s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: MUX2X1
[11/09 21:26:15    192s] Total instances moved : 2
[11/09 21:26:15    192s] Total net bbox length = 9.239e+04 (4.596e+04 4.643e+04) (ext = 1.670e+04)
[11/09 21:26:15    192s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.2MB
[11/09 21:26:15    192s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1362.2MB) @(0:03:13 - 0:03:13).
[11/09 21:26:15    192s] *** Finished refinePlace (0:03:13 mem=1362.2M) ***
[11/09 21:26:15    192s] *** maximum move = 7.20 um ***
[11/09 21:26:15    192s] *** Finished re-routing un-routed nets (1362.2M) ***
[11/09 21:26:15    192s] 
[11/09 21:26:15    192s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1362.2M) ***
[11/09 21:26:15    192s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:26:15    192s] End: GigaOpt DRV Optimization
[11/09 21:26:15    192s] GigaOpt: Cleaning up trial route
[11/09 21:26:15    192s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=1343.1M
[11/09 21:26:15    192s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=1343.1M
[11/09 21:26:15    192s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:15    192s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:26:15    192s] [PSP] Initial Peak syMemory usage = 1343.1 MB
[11/09 21:26:15    192s] (I)       Reading DB...
[11/09 21:26:15    192s] (I)       congestionReportName   : 
[11/09 21:26:15    192s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:15    192s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:15    192s] (I)       doTrackAssignment      : 1
[11/09 21:26:15    192s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:15    192s] (I)       numThreads             : 1
[11/09 21:26:15    192s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:15    192s] (I)       honorPin               : false
[11/09 21:26:15    192s] (I)       honorPinGuide          : true
[11/09 21:26:15    192s] (I)       honorPartition         : false
[11/09 21:26:15    192s] (I)       allowPartitionCrossover: false
[11/09 21:26:15    192s] (I)       honorSingleEntry       : true
[11/09 21:26:15    192s] (I)       honorSingleEntryStrong : true
[11/09 21:26:15    192s] (I)       handleViaSpacingRule   : false
[11/09 21:26:15    192s] (I)       handleEolSpacingRule   : false
[11/09 21:26:15    192s] (I)       PDConstraint           : none
[11/09 21:26:15    192s] (I)       expBetterNDRHandling   : false
[11/09 21:26:15    192s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:15    192s] (I)       routingEffortLevel     : 3
[11/09 21:26:15    192s] (I)       effortLevel            : standard
[11/09 21:26:15    192s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:15    192s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:15    192s] (I)       numRowsPerGCell        : 1
[11/09 21:26:15    192s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:15    192s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:15    192s] (I)       multiThreadingTA       : 1
[11/09 21:26:15    192s] (I)       blockedPinEscape       : 1
[11/09 21:26:15    192s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:15    192s] (I)       betterClockWireModeling: 1
[11/09 21:26:15    192s] (I)       congestionCleanMode    : 0
[11/09 21:26:15    192s] (I)       optimizationMode       : false
[11/09 21:26:15    192s] (I)       routeSecondPG          : false
[11/09 21:26:15    192s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:15    192s] (I)       scenicBound            : 1.15
[11/09 21:26:15    192s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:15    192s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:15    192s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:15    192s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:15    192s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:15    192s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:15    192s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:15    192s] (I)       localRouteEffort       : 1.00
[11/09 21:26:15    192s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:15    192s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:15    192s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:15    192s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:15    192s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:15    192s] (I)       blockTrack             : 
[11/09 21:26:15    192s] (I)       routeVias              : 
[11/09 21:26:15    192s] (I)       readTROption           : true
[11/09 21:26:15    192s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:15    192s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:15    192s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:15    192s] (I)       before initializing RouteDB syMemory usage = 1343.1 MB
[11/09 21:26:15    192s] (I)       starting read tracks
[11/09 21:26:15    192s] (I)       build grid graph
[11/09 21:26:15    192s] (I)       build grid graph start
[11/09 21:26:15    192s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:15    192s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:15    192s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:15    192s] (I)       build grid graph end
[11/09 21:26:15    192s] (I)       numViaLayers=2
[11/09 21:26:15    192s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:15    192s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:15    192s] (I)       end build via table
[11/09 21:26:15    192s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:15    192s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:15    192s] (I)       readDataFromPlaceDB
[11/09 21:26:15    192s] (I)       Read net information..
[11/09 21:26:15    192s] [NR-eGR] Read numTotalNets=695  numIgnoredNets=16
[11/09 21:26:15    192s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:15    192s] 
[11/09 21:26:15    192s] (I)       build grid graph start
[11/09 21:26:15    192s] (I)       build grid graph end
[11/09 21:26:15    192s] (I)       Model blockage into capacity
[11/09 21:26:15    192s] (I)       Read numBlocks=1698  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:15    192s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:15    192s] (I)       blocked area on Layer2 : 3017215260000  (38.12%)
[11/09 21:26:15    192s] (I)       blocked area on Layer3 : 1775441115000  (22.43%)
[11/09 21:26:15    192s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:15    192s] 
[11/09 21:26:15    192s] (I)       totalPins=2269  totalGlobalPin=2169 (95.59%)
[11/09 21:26:15    192s] (I)       Number of ignored nets = 16
[11/09 21:26:15    192s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:15    192s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:15    192s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:15    192s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:15    192s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:15    192s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:15    192s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:15    192s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:15    192s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:26:15    192s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:15    192s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1343.1 MB
[11/09 21:26:15    192s] (I)       Layer1  viaCost=200.00
[11/09 21:26:15    192s] (I)       Layer2  viaCost=100.00
[11/09 21:26:15    192s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:15    192s] (I)       routing area        :  (0, 0) - (2824800, 2802000)
[11/09 21:26:15    192s] (I)       core area           :  (350400, 351000) - (2474400, 2451000)
[11/09 21:26:15    192s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:15    192s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:15    192s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:15    192s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:15    192s] (I)       grid                :    94    93     3
[11/09 21:26:15    192s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:15    192s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:15    192s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:15    192s] (I)       Default wire space  :   900   900   900
[11/09 21:26:15    192s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:15    192s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:15    192s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:15    192s] (I)       Total num of tracks :     0  1177   934
[11/09 21:26:15    192s] (I)       Num of masks        :     1     1     1
[11/09 21:26:15    192s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:15    192s] (I)       --------------------------------------------------------
[11/09 21:26:15    192s] 
[11/09 21:26:15    192s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:15    192s] [NR-eGR] Rule id 0. Nets 679 
[11/09 21:26:15    192s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:15    192s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:15    192s] [NR-eGR] ========================================
[11/09 21:26:15    192s] [NR-eGR] 
[11/09 21:26:15    192s] (I)       After initializing earlyGlobalRoute syMemory usage = 1343.1 MB
[11/09 21:26:15    192s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:26:15    192s] (I)       ============= Initialization =============
[11/09 21:26:15    192s] (I)       total 2D Cap : 173371 = (78110 H, 95261 V)
[11/09 21:26:15    192s] [NR-eGR] Layer group 1: route 679 net(s) in layer range [2, 3]
[11/09 21:26:15    192s] (I)       ============  Phase 1a Route ============
[11/09 21:26:15    192s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:15    192s] (I)       Usage: 3802 = (1889 H, 1913 V) = (2.42% H, 2.01% V) = (5.667e+04um H, 5.739e+04um V)
[11/09 21:26:15    192s] (I)       
[11/09 21:26:15    192s] (I)       ============  Phase 1b Route ============
[11/09 21:26:15    192s] (I)       Usage: 3802 = (1889 H, 1913 V) = (2.42% H, 2.01% V) = (5.667e+04um H, 5.739e+04um V)
[11/09 21:26:15    192s] (I)       
[11/09 21:26:15    192s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.140600e+05um
[11/09 21:26:15    192s] (I)       ============  Phase 1c Route ============
[11/09 21:26:15    192s] (I)       Usage: 3802 = (1889 H, 1913 V) = (2.42% H, 2.01% V) = (5.667e+04um H, 5.739e+04um V)
[11/09 21:26:15    192s] (I)       
[11/09 21:26:15    192s] (I)       ============  Phase 1d Route ============
[11/09 21:26:15    192s] (I)       Usage: 3802 = (1889 H, 1913 V) = (2.42% H, 2.01% V) = (5.667e+04um H, 5.739e+04um V)
[11/09 21:26:15    192s] (I)       
[11/09 21:26:15    192s] (I)       ============  Phase 1e Route ============
[11/09 21:26:15    192s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:15    192s] (I)       Usage: 3802 = (1889 H, 1913 V) = (2.42% H, 2.01% V) = (5.667e+04um H, 5.739e+04um V)
[11/09 21:26:15    192s] (I)       
[11/09 21:26:15    192s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.140600e+05um
[11/09 21:26:15    192s] [NR-eGR] 
[11/09 21:26:15    192s] (I)       ============  Phase 1l Route ============
[11/09 21:26:15    192s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:15    192s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:26:15    192s] (I)       total 2D Cap : 173803 = (78243 H, 95560 V)
[11/09 21:26:15    192s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:26:15    192s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:26:15    192s] (I)       ============= track Assignment ============
[11/09 21:26:15    192s] (I)       extract Global 3D Wires
[11/09 21:26:15    192s] (I)       Extract Global WL : time=0.00
[11/09 21:26:15    192s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:15    192s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:15    192s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:15    192s] (I)       End Greedy Track Assignment
[11/09 21:26:15    192s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2253
[11/09 21:26:15    192s] [NR-eGR] Layer2(metal2)(V) length: 6.135420e+04um, number of vias: 3313
[11/09 21:26:15    192s] [NR-eGR] Layer3(metal3)(H) length: 5.893440e+04um, number of vias: 0
[11/09 21:26:15    192s] [NR-eGR] Total length: 1.202886e+05um, number of vias: 5566
[11/09 21:26:15    192s] [NR-eGR] End Peak syMemory usage = 1200.5 MB
[11/09 21:26:15    192s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:26:15    192s] GigaOpt: Cleaning up extraction
[11/09 21:26:15    192s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:26:15    192s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:15    192s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:15    192s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:15    192s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:15    192s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:15    192s]       RC Corner Indexes            0   
[11/09 21:26:15    192s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:15    192s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:15    192s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:15    192s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:15    192s] Shrink Factor                : 1.00000
[11/09 21:26:15    192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:15    192s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:15    192s] Using capacitance table file ...
[11/09 21:26:15    192s] Updating RC grid for preRoute extraction ...
[11/09 21:26:15    192s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:15    192s] Initializing multi-corner resistance tables ...
[11/09 21:26:15    192s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1200.531M)
[11/09 21:26:15    192s] GigaOpt: Cleaning up delay & timing
[11/09 21:26:15    192s] #################################################################################
[11/09 21:26:15    192s] # Design Stage: PreRoute
[11/09 21:26:15    192s] # Design Name: layout_lab_design
[11/09 21:26:15    192s] # Design Mode: 90nm
[11/09 21:26:15    192s] # Analysis Mode: MMMC OCV 
[11/09 21:26:15    192s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:15    192s] # Signoff Settings: SI Off 
[11/09 21:26:15    192s] #################################################################################
[11/09 21:26:15    192s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:15    192s] Calculate early delays in OCV mode...
[11/09 21:26:15    192s] Calculate late delays in OCV mode...
[11/09 21:26:15    192s] Topological Sorting (CPU = 0:00:00.0, MEM = 1198.5M, InitMEM = 1198.5M)
[11/09 21:26:15    193s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:15    193s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:15    193s] Total number of fetched objects 695
[11/09 21:26:15    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:15    193s] End delay calculation. (MEM=1247.96 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:26:15    193s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1248.0M) ***
[11/09 21:26:15    193s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:26:15    193s] Info: 16 io nets excluded
[11/09 21:26:15    193s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:15    193s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:15    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=1248.0M
[11/09 21:26:15    193s] Core basic site is core
[11/09 21:26:15    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:15    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=1248.0M
[11/09 21:26:15    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=1248.0M
[11/09 21:26:15    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=1248.0M
[11/09 21:26:15    193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:15    193s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:15    193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:15    193s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:15    193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:15    193s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:15    193s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.33 |          0|          0|          0|   7.20  |            |           |
[11/09 21:26:15    193s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:15    193s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.33 |          0|          0|          0|   7.20  |   0:00:00.0|    1339.5M|
[11/09 21:26:15    193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:15    193s] 
[11/09 21:26:15    193s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1339.5M) ***
[11/09 21:26:15    193s] 
[11/09 21:26:15    193s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:26:15    193s] GigaOpt: Cleaning up delay & timing
[11/09 21:26:15    193s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1206.0M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.335  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1204.0M, totSessionCpu=0:03:13 **
[11/09 21:26:15    193s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:15    193s] Reported timing to dir ./timingReports
[11/09 21:26:15    193s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1206.0M, totSessionCpu=0:03:13 **
[11/09 21:26:16    193s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.335  |  4.335  |  5.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1204.0M, totSessionCpu=0:03:13 **
[11/09 21:26:16    193s] *** Finished optDesign ***
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:02.2)
[11/09 21:26:16    193s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:16    193s] <CMD> clockDesign
[11/09 21:26:16    193s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:26:16    193s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:26:16    193s] <clockDesign CMD> ccopt_design -cts
[11/09 21:26:16    193s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:26:16    193s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:26:16    193s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:26:16    193s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:26:16    193s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:26:16    193s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:26:16    193s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:26:16    193s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:26:16    193s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:26:16    193s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:26:16    193s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:26:16    193s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:26:16    193s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:26:16    193s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:26:16    193s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:26:16    193s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:26:16    193s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:26:16    193s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1148.1M, totSessionCpu=0:03:14 **
[11/09 21:26:16    193s] **ERROR: (IMPCK-9000):	
[11/09 21:26:16    193s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:26:16    193s] Severity  ID               Count  Summary                                  
[11/09 21:26:16    193s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:26:16    193s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:26:16    193s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:26:16    193s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:26:16    193s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:26:16    193s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:26:16    193s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] <CMD> trialRoute
[11/09 21:26:16    193s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:16    193s] Set wireMPool w/ noThreadCheck
[11/09 21:26:16    193s] *** Starting trialRoute (mem=1148.1M) ***
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Using hname+ instead name for net compare
[11/09 21:26:16    193s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:26:16    193s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:26:16    193s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:26:16    193s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1148.1M)
[11/09 21:26:16    193s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Nr of prerouted/Fixed nets = 16
[11/09 21:26:16    193s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:26:16    193s] routingBox: (1200 1500) (2823600 2800500)
[11/09 21:26:16    193s] coreBox:    (350400 351000) (2474400 2451000)
[11/09 21:26:16    193s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/17
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M):
[11/09 21:26:16    193s] Est net length = 1.135e+05um = 5.673e+04H + 5.679e+04V
[11/09 21:26:16    193s] Usage: (3.4%H 4.1%V) = (6.708e+04um 1.130e+05um) = (5551 3766)
[11/09 21:26:16    193s] Obstruct: 1156 = 572 (3.6%H) + 584 (3.6%V)
[11/09 21:26:16    193s] Overflow: 39 = 0 (0.00% H) + 39 (0.25% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M):
[11/09 21:26:16    193s] Usage: (3.4%H 4.1%V) = (6.694e+04um 1.130e+05um) = (5539 3766)
[11/09 21:26:16    193s] Overflow: 38 = 0 (0.00% H) + 38 (0.25% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M):
[11/09 21:26:16    193s] Usage: (3.3%H 4.1%V) = (6.670e+04um 1.130e+05um) = (5519 3766)
[11/09 21:26:16    193s] Overflow: 34 = 0 (0.00% H) + 34 (0.22% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M):
[11/09 21:26:16    193s] Usage: (3.4%H 4.1%V) = (6.674e+04um 1.131e+05um) = (5522 3769)
[11/09 21:26:16    193s] Overflow: 30 = 0 (0.00% H) + 30 (0.20% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1a-1d Overflow: 0.00% H + 0.20% V (0:00:00.0 1148.1M)

[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M):
[11/09 21:26:16    193s] Usage: (3.4%H 4.1%V) = (6.683e+04um 1.133e+05um) = (5530 3776)
[11/09 21:26:16    193s] Overflow: 19 = 0 (0.00% H) + 19 (0.13% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M):
[11/09 21:26:16    193s] Usage: (3.4%H 4.1%V) = (6.700e+04um 1.135e+05um) = (5544 3783)
[11/09 21:26:16    193s] Overflow: 13 = 0 (0.00% H) + 13 (0.08% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Congestion distribution:
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Remain	cntH		cntV
[11/09 21:26:16    193s] --------------------------------------
[11/09 21:26:16    193s]  -1:	0	 0.00%	13	 0.08%
[11/09 21:26:16    193s] --------------------------------------
[11/09 21:26:16    193s]   0:	0	 0.00%	189	 1.22%
[11/09 21:26:16    193s]   1:	0	 0.00%	247	 1.59%
[11/09 21:26:16    193s]   2:	38	 0.25%	387	 2.50%
[11/09 21:26:16    193s]   3:	87	 0.56%	510	 3.29%
[11/09 21:26:16    193s]   4:	69	 0.44%	642	 4.14%
[11/09 21:26:16    193s]   5:	15316	98.75%	13510	87.17%
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.0 1148.1M)

[11/09 21:26:16    193s] Global route (cpu=0.0s real=0.0s 1148.1M)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] *** After '-updateRemainTrks' operation: 
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Usage: (3.4%H 4.1%V) = (6.700e+04um 1.135e+05um) = (5544 3783)
[11/09 21:26:16    193s] Overflow: 13 = 0 (0.00% H) + 13 (0.08% V)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Phase 1l Overflow: 0.00% H + 0.08% V (0:00:00.0 1148.1M)

[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Congestion distribution:
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Remain	cntH		cntV
[11/09 21:26:16    193s] --------------------------------------
[11/09 21:26:16    193s]  -1:	0	 0.00%	13	 0.08%
[11/09 21:26:16    193s] --------------------------------------
[11/09 21:26:16    193s]   0:	0	 0.00%	189	 1.22%
[11/09 21:26:16    193s]   1:	0	 0.00%	247	 1.59%
[11/09 21:26:16    193s]   2:	38	 0.25%	387	 2.50%
[11/09 21:26:16    193s]   3:	87	 0.56%	510	 3.29%
[11/09 21:26:16    193s]   4:	69	 0.44%	642	 4.14%
[11/09 21:26:16    193s]   5:	15316	98.75%	13510	87.17%
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1148.1M) ***
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Using trMTFlushLazyWireDel= 1
[11/09 21:26:16    193s] Not using mpools for CRoute
[11/09 21:26:16    193s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:26:16    193s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M)
[11/09 21:26:16    193s] Not using mpools for CRoute
[11/09 21:26:16    193s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M)
[11/09 21:26:16    193s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:26:16    193s] Cleanup real= 0:00:00.0
[11/09 21:26:16    193s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1148.1M)
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Total length: 1.172e+05um, number of vias: 4307
[11/09 21:26:16    193s] M1(H) length: 0.000e+00um, number of vias: 2253
[11/09 21:26:16    193s] M2(V) length: 6.121e+04um, number of vias: 2054
[11/09 21:26:16    193s] M3(H) length: 5.596e+04um
[11/09 21:26:16    193s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1148.1M) ***
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Skipping QALenRecalc
[11/09 21:26:16    193s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:26:16    193s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:26:16    193s] *** Finished all Phases (cpu=0:00:00.0 mem=1148.1M) ***
[11/09 21:26:16    193s] trMTFlushLazyWireDel was already disabled
[11/09 21:26:16    193s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:26:16    193s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:26:16    193s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:26:16    193s] Peak Memory Usage was 1148.1M 
[11/09 21:26:16    193s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.4
[11/09 21:26:16    193s]   TrialRoute full (called 10x) runtime= 0:00:00.4
[11/09 21:26:16    193s]   GlbRouteEst (called 8x) runtime= 0:00:00.0
[11/09 21:26:16    193s] *** Finished trialRoute (cpu=0:00:00.0 mem=1148.1M) ***
[11/09 21:26:16    193s] 
[11/09 21:26:16    193s] Set wireMPool w/ threadCheck
[11/09 21:26:16    193s] <CMD> timeDesign -postCTS
[11/09 21:26:16    193s] Start to check current routing status for nets...
[11/09 21:26:16    193s] Using hname+ instead name for net compare
[11/09 21:26:16    193s] All nets are already routed correctly.
[11/09 21:26:16    193s] End to check current routing status for nets (mem=1148.1M)
[11/09 21:26:16    193s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:26:16    193s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:16    193s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:16    193s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:16    193s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:16    193s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:16    193s]       RC Corner Indexes            0   
[11/09 21:26:16    193s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:16    193s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:16    193s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:16    193s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:16    193s] Shrink Factor                : 1.00000
[11/09 21:26:16    193s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:16    193s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:16    193s] Using capacitance table file ...
[11/09 21:26:16    193s] Updating RC grid for preRoute extraction ...
[11/09 21:26:16    193s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:16    193s] Initializing multi-corner resistance tables ...
[11/09 21:26:16    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1148.082M)
[11/09 21:26:16    193s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:16    193s] #################################################################################
[11/09 21:26:16    193s] # Design Stage: PreRoute
[11/09 21:26:16    193s] # Design Name: layout_lab_design
[11/09 21:26:16    193s] # Design Mode: 90nm
[11/09 21:26:16    193s] # Analysis Mode: MMMC OCV 
[11/09 21:26:16    193s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:16    193s] # Signoff Settings: SI On 
[11/09 21:26:16    193s] #################################################################################
[11/09 21:26:16    193s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:16    193s] Calculate early delays in OCV mode...
[11/09 21:26:16    193s] Calculate late delays in OCV mode...
[11/09 21:26:16    193s] Topological Sorting (CPU = 0:00:00.0, MEM = 1149.1M, InitMEM = 1149.1M)
[11/09 21:26:17    193s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:17    193s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:17    193s] Total number of fetched objects 695
[11/09 21:26:17    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:17    193s] End delay calculation. (MEM=1215.26 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 21:26:17    193s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1215.3M) ***
[11/09 21:26:17    193s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:14 mem=1215.3M)
[11/09 21:26:17    193s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.042  |  2.042  |  4.852  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.201%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:26:17    193s] Total CPU time: 0.4 sec
[11/09 21:26:17    193s] Total Real time: 1.0 sec
[11/09 21:26:17    193s] Total Memory Usage: 1155.023438 Mbytes
[11/09 21:26:17    194s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:26:17    194s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:26:17    194s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:26:18    194s] <CMD> extractRC -outfile encounter.cap
[11/09 21:26:18    194s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:26:18    194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:18    194s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:18    194s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:18    194s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:18    194s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:18    194s]       RC Corner Indexes            0   
[11/09 21:26:18    194s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:18    194s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:18    194s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:18    194s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:18    194s] Shrink Factor                : 1.00000
[11/09 21:26:18    194s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:18    194s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:18    194s] Using capacitance table file ...
[11/09 21:26:18    194s] Updating RC grid for preRoute extraction ...
[11/09 21:26:18    194s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:18    194s] Initializing multi-corner resistance tables ...
[11/09 21:26:18    194s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1155.023M)
[11/09 21:26:18    194s] <CMD> setOptMode -yieldEffort none
[11/09 21:26:18    194s] <CMD> setOptMode -highEffort
[11/09 21:26:18    194s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:26:18    194s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:26:18    194s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:26:18    194s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:26:18    194s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:26:18    194s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:26:18    194s] <CMD> optDesign -postCTS -hold
[11/09 21:26:18    194s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:18    194s] GigaOpt running with 1 threads.
[11/09 21:26:18    194s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:18    194s] #spOpts: mergeVia=F 
[11/09 21:26:18    194s] Core basic site is core
[11/09 21:26:18    194s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:18    194s] #spOpts: mergeVia=F 
[11/09 21:26:18    194s] #spOpts: mergeVia=F 
[11/09 21:26:18    194s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:18    194s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:18    194s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:18    194s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:18    194s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:18    194s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:18    194s] 	...
[11/09 21:26:18    194s] 	Reporting only the 20 first cells found...
[11/09 21:26:18    194s] 
[11/09 21:26:18    194s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1152.8M, totSessionCpu=0:03:14 **
[11/09 21:26:18    194s] *** optDesign -postCTS ***
[11/09 21:26:18    194s] DRC Margin: user margin 0.0
[11/09 21:26:18    194s] Hold Target Slack: user slack 0
[11/09 21:26:18    194s] Setup Target Slack: user slack 0;
[11/09 21:26:18    194s] Summary for sequential cells idenfication: 
[11/09 21:26:18    194s] Identified SBFF number: 3
[11/09 21:26:18    194s] Identified MBFF number: 0
[11/09 21:26:18    194s] Not identified SBFF number: 0
[11/09 21:26:18    194s] Not identified MBFF number: 0
[11/09 21:26:18    194s] Number of sequential cells which are not FFs: 1
[11/09 21:26:18    194s] 
[11/09 21:26:18    194s] Start to check current routing status for nets...
[11/09 21:26:18    194s] Using hname+ instead name for net compare
[11/09 21:26:18    194s] All nets are already routed correctly.
[11/09 21:26:18    194s] End to check current routing status for nets (mem=1152.8M)
[11/09 21:26:18    194s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1219.6M
[11/09 21:26:18    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1219.6M
[11/09 21:26:18    194s] Compute RC Scale Done ...
[11/09 21:26:18    194s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:26:18    194s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:26:18    194s] *info: ------------------------------------------------------------------
[11/09 21:26:18    194s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:26:18    194s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:26:18    194s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:26:18    194s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:26:18    194s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:26:18    194s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:18    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=1267.9M
[11/09 21:26:18    194s] #spOpts: mergeVia=F 
[11/09 21:26:18    194s] Core basic site is core
[11/09 21:26:18    194s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:18    194s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1267.9M
[11/09 21:26:18    194s] GigaOpt Hold Optimizer is used
[11/09 21:26:18    194s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:14 mem=1267.9M ***
[11/09 21:26:18    194s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:18    194s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:26:18    194s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:26:18    194s] #################################################################################
[11/09 21:26:18    194s] # Design Stage: PreRoute
[11/09 21:26:18    194s] # Design Name: layout_lab_design
[11/09 21:26:18    194s] # Design Mode: 90nm
[11/09 21:26:18    194s] # Analysis Mode: MMMC OCV 
[11/09 21:26:18    194s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:18    194s] # Signoff Settings: SI On 
[11/09 21:26:18    194s] #################################################################################
[11/09 21:26:18    194s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:18    194s] Calculate late delays in OCV mode...
[11/09 21:26:18    194s] Calculate early delays in OCV mode...
[11/09 21:26:18    194s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:26:18    194s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:18    194s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 693. 
[11/09 21:26:18    194s] Total number of fetched objects 695
[11/09 21:26:18    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:18    194s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:26:18    194s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:26:18    194s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:26:18    194s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:26:18    194s] Done building hold timer [1532 node(s), 1798 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[11/09 21:26:18    194s]  
_______________________________________________________________________
[11/09 21:26:18    194s] #################################################################################
[11/09 21:26:18    194s] # Design Stage: PreRoute
[11/09 21:26:18    194s] # Design Name: layout_lab_design
[11/09 21:26:18    194s] # Design Mode: 90nm
[11/09 21:26:18    194s] # Analysis Mode: MMMC OCV 
[11/09 21:26:18    194s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:18    194s] # Signoff Settings: SI On 
[11/09 21:26:18    194s] #################################################################################
[11/09 21:26:18    194s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:18    194s] Calculate early delays in OCV mode...
[11/09 21:26:18    194s] Calculate late delays in OCV mode...
[11/09 21:26:18    194s] Topological Sorting (CPU = 0:00:00.0, MEM = 1265.9M, InitMEM = 1265.9M)
[11/09 21:26:18    194s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:18    194s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:18    194s] Total number of fetched objects 695
[11/09 21:26:18    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:18    194s] End delay calculation. (MEM=1274.09 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:18    194s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1274.1M) ***
[11/09 21:26:18    194s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:15 mem=1274.1M)
[11/09 21:26:18    194s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:15 mem=1274.1M ***
[11/09 21:26:18    194s] *info: category slack lower bound [L 0.0] default
[11/09 21:26:18    194s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:26:18    194s] --------------------------------------------------- 
[11/09 21:26:18    194s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:26:18    194s] --------------------------------------------------- 
[11/09 21:26:18    194s]          WNS    reg2regWNS
[11/09 21:26:18    194s]     2.042 ns      2.042 ns
[11/09 21:26:18    194s] --------------------------------------------------- 
[11/09 21:26:18    194s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.042  |  2.042  |  4.852  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.392  | -0.098  | -2.392  |
|           TNS (ns):|-166.455 | -0.280  |-166.346 |
|    Violating Paths:|   143   |    4    |   141   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.201%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:26:18    194s] Identified SBFF number: 3
[11/09 21:26:18    194s] Identified MBFF number: 0
[11/09 21:26:18    194s] Not identified SBFF number: 0
[11/09 21:26:18    194s] Not identified MBFF number: 0
[11/09 21:26:18    194s] Number of sequential cells which are not FFs: 1
[11/09 21:26:18    194s] 
[11/09 21:26:18    194s] Summary for sequential cells idenfication: 
[11/09 21:26:18    194s] Identified SBFF number: 3
[11/09 21:26:18    194s] Identified MBFF number: 0
[11/09 21:26:18    194s] Not identified SBFF number: 0
[11/09 21:26:18    194s] Not identified MBFF number: 0
[11/09 21:26:18    194s] Number of sequential cells which are not FFs: 1
[11/09 21:26:18    194s] 
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:26:19    194s] *Info: worst delay setup view: osu05
[11/09 21:26:19    194s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:26:19    194s] =================================================================
[11/09 21:26:19    194s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:26:19    194s] ------------------------------------------------------------------
[11/09 21:26:19    194s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:26:19    194s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:26:19    194s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:26:19    194s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:26:19    194s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:26:19    194s] =================================================================
[11/09 21:26:19    194s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1205.6M, totSessionCpu=0:03:15 **
[11/09 21:26:19    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1205.6M
[11/09 21:26:19    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1205.6M
[11/09 21:26:19    194s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:26:19    194s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:26:19    194s] Info: 16 io nets excluded
[11/09 21:26:19    194s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]    Hold Timing Summary  - Initial 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]  Target slack: 0.000 ns
[11/09 21:26:19    194s] View: osu05 
[11/09 21:26:19    194s] 	WNS: -1.134 
[11/09 21:26:19    194s] 	TNS: -29.651 
[11/09 21:26:19    194s] 	VP: 74 
[11/09 21:26:19    194s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]    Setup Timing Summary  - Initial 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]  Target slack: 0.000 ns
[11/09 21:26:19    194s] View: osu05 
[11/09 21:26:19    194s] 	WNS: 2.042 
[11/09 21:26:19    194s] 	TNS: 0.000 
[11/09 21:26:19    194s] 	VP: 0 
[11/09 21:26:19    194s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:19    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=1339.2M
[11/09 21:26:19    194s] #spOpts: mergeVia=F 
[11/09 21:26:19    194s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=1339.2M
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:15 mem=1339.2M density=7.201% ***
[11/09 21:26:19    194s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] Phase I ......
[11/09 21:26:19    194s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:26:19    194s] *info: Levelized Batch Commit is enabled
[11/09 21:26:19    194s] Executing transform: ECO Safe Resize
[11/09 21:26:19    194s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:19    194s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:26:19    194s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:19    194s] Worst hold path end point:
[11/09 21:26:19    194s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:26:19    194s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:26:19    194s] |   0|  -1.134|   -29.65|      74|          0|       0(     0)|     7.20%|   0:00:01.0|  1339.2M|
[11/09 21:26:19    194s] Worst hold path end point:
[11/09 21:26:19    194s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:26:19    194s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:26:19    194s] |   1|  -1.134|   -29.65|      74|          0|       0(     0)|     7.20%|   0:00:01.0|  1339.2M|
[11/09 21:26:19    194s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:19    194s] Executing transform: AddBuffer + LegalResize
[11/09 21:26:19    194s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:19    194s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:26:19    194s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:19    194s] Worst hold path end point:
[11/09 21:26:19    194s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:26:19    194s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:26:19    194s] |   0|  -1.134|   -29.65|      74|          0|       0(     0)|     7.20%|   0:00:01.0|  1339.2M|
[11/09 21:26:19    194s] Worst hold path end point:
[11/09 21:26:19    194s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/D
[11/09 21:26:19    194s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107 (nrTerm=2)
[11/09 21:26:19    194s] |   1|  -0.217|    -2.46|      27|         15|       0(     0)|     7.50%|   0:00:01.0|  1340.9M|
[11/09 21:26:19    194s] Worst hold path end point:
[11/09 21:26:19    194s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/D
[11/09 21:26:19    194s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107 (nrTerm=2)
[11/09 21:26:19    194s] |   2|  -0.057|    -0.26|       5|          7|       0(     0)|     7.54%|   0:00:01.0|  1340.9M|
[11/09 21:26:19    194s] Worst hold path end point:
[11/09 21:26:19    194s]   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]/D
[11/09 21:26:19    194s]     net: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN160_binary_nxt_0 (nrTerm=2)
[11/09 21:26:19    194s] |   3|   0.005|     0.00|       0|          1|       0(     0)|     7.54%|   0:00:01.0|  1340.9M|
[11/09 21:26:19    194s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] *info:    Total 23 cells added for Phase I
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]    Hold Timing Summary  - Phase I 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]  Target slack: 0.000 ns
[11/09 21:26:19    194s] View: osu05 
[11/09 21:26:19    194s] 	WNS: 0.005 
[11/09 21:26:19    194s] 	TNS: 0.000 
[11/09 21:26:19    194s] 	VP: 0 
[11/09 21:26:19    194s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]/D 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]    Setup Timing Summary  - Phase I 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s]  Target slack: 0.000 ns
[11/09 21:26:19    194s] View: osu05 
[11/09 21:26:19    194s] 	WNS: 2.042 
[11/09 21:26:19    194s] 	TNS: 0.000 
[11/09 21:26:19    194s] 	VP: 0 
[11/09 21:26:19    194s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D 
[11/09 21:26:19    194s] --------------------------------------------------- 
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] *** Finished Core Fixing (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:15 mem=1340.9M density=7.542% ***
[11/09 21:26:19    194s] *info:
[11/09 21:26:19    194s] *info: Added a total of 23 cells to fix/reduce hold violation
[11/09 21:26:19    194s] *info:          in which 11 termBuffering
[11/09 21:26:19    194s] *info:
[11/09 21:26:19    194s] *info: Summary: 
[11/09 21:26:19    194s] *info:           12 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:26:19    194s] *info:            1 cell  of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:26:19    194s] *info:            1 cell  of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:26:19    194s] *info:            9 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:26:19    194s] *info:
[11/09 21:26:19    194s] *** Starting refinePlace (0:03:15 mem=1356.9M) ***
[11/09 21:26:19    194s] Total net bbox length = 9.369e+04 (4.650e+04 4.719e+04) (ext = 1.288e+04)
[11/09 21:26:19    194s] Starting refinePlace ...
[11/09 21:26:19    194s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:19    194s] default core: bins with density >  0.75 =    0 % ( 0 / 56 )
[11/09 21:26:19    194s] Density distribution unevenness ratio = 73.952%
[11/09 21:26:19    194s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:19    194s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1356.9MB) @(0:03:15 - 0:03:15).
[11/09 21:26:19    194s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:19    194s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:19    194s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:19    194s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1356.9MB) @(0:03:15 - 0:03:15).
[11/09 21:26:19    194s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:19    194s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1356.9MB
[11/09 21:26:19    194s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:19    194s]   maximum (X+Y) =         0.00 um
[11/09 21:26:19    194s]   mean    (X+Y) =         0.00 um
[11/09 21:26:19    194s] Summary Report:
[11/09 21:26:19    194s] Instances move: 0 (out of 690 movable)
[11/09 21:26:19    194s] Instances flipped: 0
[11/09 21:26:19    194s] Mean displacement: 0.00 um
[11/09 21:26:19    194s] Max displacement: 0.00 um 
[11/09 21:26:19    194s] Total instances moved : 0
[11/09 21:26:19    194s] Total net bbox length = 9.369e+04 (4.650e+04 4.719e+04) (ext = 1.288e+04)
[11/09 21:26:19    194s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1356.9MB
[11/09 21:26:19    194s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1356.9MB) @(0:03:15 - 0:03:15).
[11/09 21:26:19    194s] *** Finished refinePlace (0:03:15 mem=1356.9M) ***
[11/09 21:26:19    194s] *** maximum move = 0.00 um ***
[11/09 21:26:19    194s] *** Finished re-routing un-routed nets (1356.9M) ***
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1356.9M) ***
[11/09 21:26:19    194s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:15 mem=1356.9M density=7.542%) ***
[11/09 21:26:19    194s] *** Steiner Routed Nets: 7.521%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:19    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1221.6M
[11/09 21:26:19    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1221.6M
[11/09 21:26:19    194s] Re-routed 0 nets
[11/09 21:26:19    194s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:26:19    194s] Summary for sequential cells idenfication: 
[11/09 21:26:19    194s] Identified SBFF number: 3
[11/09 21:26:19    194s] Identified MBFF number: 0
[11/09 21:26:19    194s] Not identified SBFF number: 0
[11/09 21:26:19    194s] Not identified MBFF number: 0
[11/09 21:26:19    194s] Number of sequential cells which are not FFs: 1
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] Summary for sequential cells idenfication: 
[11/09 21:26:19    194s] Identified SBFF number: 3
[11/09 21:26:19    194s] Identified MBFF number: 0
[11/09 21:26:19    194s] Not identified SBFF number: 0
[11/09 21:26:19    194s] Not identified MBFF number: 0
[11/09 21:26:19    194s] Number of sequential cells which are not FFs: 1
[11/09 21:26:19    194s] 
[11/09 21:26:19    194s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:26:19    194s] GigaOpt: Skipping postEco optimization
[11/09 21:26:19    194s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:26:19    194s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:26:19    194s] *** Steiner Routed Nets: 7.521%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:19    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1221.6M
[11/09 21:26:19    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1221.6M
[11/09 21:26:19    194s] Re-routed 0 nets
[11/09 21:26:19    194s] Reported timing to dir ./timingReports
[11/09 21:26:19    194s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1215.6M, totSessionCpu=0:03:15 **
[11/09 21:26:19    194s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:26:19    194s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:26:19    194s] #################################################################################
[11/09 21:26:19    194s] # Design Stage: PreRoute
[11/09 21:26:19    194s] # Design Name: layout_lab_design
[11/09 21:26:19    194s] # Design Mode: 90nm
[11/09 21:26:19    194s] # Analysis Mode: MMMC OCV 
[11/09 21:26:19    194s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:19    194s] # Signoff Settings: SI On 
[11/09 21:26:19    194s] #################################################################################
[11/09 21:26:19    194s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:19    194s] Calculate late delays in OCV mode...
[11/09 21:26:19    194s] Calculate early delays in OCV mode...
[11/09 21:26:19    194s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:26:19    194s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:19    194s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 716. 
[11/09 21:26:19    194s] Total number of fetched objects 718
[11/09 21:26:19    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:19    194s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:19    194s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:26:19    194s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:26:19    194s]  
_______________________________________________________________________
[11/09 21:26:20    195s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.042  |  2.042  |  4.379  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.392  |  0.059  | -2.392  |
|           TNS (ns):|-136.805 |  0.000  |-136.805 |
|    Violating Paths:|   69    |    0    |   69    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.542%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1219.6M
[11/09 21:26:20    195s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1215.6M, totSessionCpu=0:03:15 **
[11/09 21:26:20    195s] *** Finished optDesign ***
[11/09 21:26:20    195s] 
[11/09 21:26:20    195s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.1 real=0:00:02.8)
[11/09 21:26:20    195s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:20    195s] <CMD> optDesign -postCTS -drv
[11/09 21:26:20    195s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:20    195s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:26:20    195s] Core basic site is core
[11/09 21:26:20    195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:20    195s] #spOpts: mergeVia=F 
[11/09 21:26:20    195s] GigaOpt running with 1 threads.
[11/09 21:26:20    195s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:20    195s] #spOpts: mergeVia=F 
[11/09 21:26:21    195s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:21    195s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:21    195s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:21    195s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:21    195s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:21    195s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:21    195s] 	...
[11/09 21:26:21    195s] 	Reporting only the 20 first cells found...
[11/09 21:26:21    195s] 
[11/09 21:26:21    195s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1174.7M, totSessionCpu=0:03:15 **
[11/09 21:26:21    195s] *** optDesign -postCTS ***
[11/09 21:26:21    195s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:26:21    195s] Hold Target Slack: user slack 0
[11/09 21:26:21    195s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:26:21    195s] Multi-VT timing optimization disabled based on library information.
[11/09 21:26:21    195s] Summary for sequential cells idenfication: 
[11/09 21:26:21    195s] Identified SBFF number: 3
[11/09 21:26:21    195s] Identified MBFF number: 0
[11/09 21:26:21    195s] Not identified SBFF number: 0
[11/09 21:26:21    195s] Not identified MBFF number: 0
[11/09 21:26:21    195s] Number of sequential cells which are not FFs: 1
[11/09 21:26:21    195s] 
[11/09 21:26:21    195s] Start to check current routing status for nets...
[11/09 21:26:21    195s] Using hname+ instead name for net compare
[11/09 21:26:21    195s] All nets are already routed correctly.
[11/09 21:26:21    195s] End to check current routing status for nets (mem=1174.7M)
[11/09 21:26:21    195s] #################################################################################
[11/09 21:26:21    195s] # Design Stage: PreRoute
[11/09 21:26:21    195s] # Design Name: layout_lab_design
[11/09 21:26:21    195s] # Design Mode: 90nm
[11/09 21:26:21    195s] # Analysis Mode: MMMC OCV 
[11/09 21:26:21    195s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:21    195s] # Signoff Settings: SI Off 
[11/09 21:26:21    195s] #################################################################################
[11/09 21:26:21    195s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:21    195s] Calculate early delays in OCV mode...
[11/09 21:26:21    195s] Calculate late delays in OCV mode...
[11/09 21:26:21    195s] Topological Sorting (CPU = 0:00:00.0, MEM = 1172.7M, InitMEM = 1172.7M)
[11/09 21:26:21    195s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:21    195s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:21    195s] Total number of fetched objects 718
[11/09 21:26:21    195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:21    195s] End delay calculation. (MEM=1222.09 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:21    195s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1222.1M) ***
[11/09 21:26:21    195s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:15 mem=1222.1M)
[11/09 21:26:21    195s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.042  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.542%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1156.8M, totSessionCpu=0:03:15 **
[11/09 21:26:21    195s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:21    195s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=1156.8M
[11/09 21:26:21    195s] #spOpts: mergeVia=F 
[11/09 21:26:21    195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=1156.8M
[11/09 21:26:21    195s] *** Starting optimizing excluded clock nets MEM= 1156.8M) ***
[11/09 21:26:21    195s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1156.8M) ***
[11/09 21:26:21    195s] *** Starting optimizing excluded clock nets MEM= 1156.8M) ***
[11/09 21:26:21    195s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1156.8M) ***
[11/09 21:26:21    195s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:21    195s] Reported timing to dir ./timingReports
[11/09 21:26:21    195s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1172.8M, totSessionCpu=0:03:16 **
[11/09 21:26:22    195s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.042  |  2.042  |  4.379  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.542%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1170.8M, totSessionCpu=0:03:16 **
[11/09 21:26:22    195s] *** Finished optDesign ***
[11/09 21:26:22    195s] 
[11/09 21:26:22    195s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.5 real=0:00:01.2)
[11/09 21:26:22    195s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:22    195s] <CMD> all_hold_analysis_views
[11/09 21:26:22    195s] <CMD> all_setup_analysis_views
[11/09 21:26:22    195s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:26:22    195s] Checking spec file integrity...
[11/09 21:26:22    195s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:26:22    195s] a) clock tree synthesis is not yet run, or
[11/09 21:26:22    195s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:26:22    195s] c) clock specification file mis-spelled clock name
[11/09 21:26:22    195s] 
[11/09 21:26:22    195s] Please correct above error(s) before running CTS.
[11/09 21:26:22    195s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1148.6M) ***
[11/09 21:26:22    195s] <CMD> addFiller -cell FILL
[11/09 21:26:22    195s] Core basic site is core
[11/09 21:26:22    195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:22    195s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:26:22    196s] *INFO: Adding fillers to top-module.
[11/09 21:26:22    196s] *INFO:   Added 57278 filler insts (cell FILL / prefix FILLER).
[11/09 21:26:22    196s] *INFO: Total 57278 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[11/09 21:26:22    196s] For 57278 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:26:22    196s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:26:22    196s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:26:22    196s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:26:22    196s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:26:22    196s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:26:22    196s] <CMD> sroute
[11/09 21:26:22    196s] #- Begin sroute (date=11/09 21:26:22, mem=1148.6M)
[11/09 21:26:23    196s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:26:23 2019 ***
[11/09 21:26:23    196s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:26:23    196s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:26:23    196s] 
[11/09 21:26:23    196s] Begin option processing ...
[11/09 21:26:23    196s] srouteConnectPowerBump set to false
[11/09 21:26:23    196s] routeSpecial set to true
[11/09 21:26:23    196s] srouteConnectConverterPin set to false
[11/09 21:26:23    196s] srouteFollowCorePinEnd set to 3
[11/09 21:26:23    196s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:26:23    196s] sroutePadPinAllPorts set to true
[11/09 21:26:23    196s] sroutePreserveExistingRoutes set to true
[11/09 21:26:23    196s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:26:23    196s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2031.00 megs.
[11/09 21:26:23    196s] 
[11/09 21:26:23    196s] Reading DB technology information...
[11/09 21:26:23    196s] Finished reading DB technology information.
[11/09 21:26:23    196s] Reading floorplan and netlist information...
[11/09 21:26:23    196s] Finished reading floorplan and netlist information.
[11/09 21:26:23    196s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:26:23    196s] Read in 38 macros, 26 used
[11/09 21:26:23    196s] Read in 57992 components
[11/09 21:26:23    196s]   57968 core components: 0 unplaced, 57968 placed, 0 fixed
[11/09 21:26:23    196s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:26:23    196s] Read in 16 logical pins
[11/09 21:26:23    196s] Read in 16 nets
[11/09 21:26:23    196s] Read in 2 special nets, 2 routed
[11/09 21:26:23    196s] Read in 115944 terminals
[11/09 21:26:23    196s] Begin power routing ...
[11/09 21:26:23    196s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:26:23    196s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:26:23    196s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:26:24    197s] CPU time for FollowPin 1 seconds
[11/09 21:26:24    197s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:26:25    199s] CPU time for FollowPin 1 seconds
[11/09 21:26:25    199s]   Number of IO ports routed: 0
[11/09 21:26:25    199s]   Number of Block ports routed: 0
[11/09 21:26:25    199s]   Number of Stripe ports routed: 0
[11/09 21:26:25    199s]   Number of Core ports routed: 0
[11/09 21:26:25    199s]   Number of Pad ports routed: 0
[11/09 21:26:25    199s]   Number of Power Bump ports routed: 0
[11/09 21:26:25    199s] End power routing: cpu: 0:00:03, real: 0:00:02, peak: 2039.00 megs.
[11/09 21:26:25    199s] 
[11/09 21:26:25    199s] 
[11/09 21:26:25    199s] 
[11/09 21:26:25    199s]  Begin updating DB with routing results ...
[11/09 21:26:25    199s]  Updating DB with 17 via definition ...
[11/09 21:26:25    199s] sroute created 0 wire.
[11/09 21:26:25    199s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:26:25    199s] #- End sroute (date=11/09 21:26:25, total cpu=0:00:03.0, real=0:00:03.0, peak res=1157.9M, current mem=1157.9M)
[11/09 21:26:25    199s] <CMD> globalDetailRoute
[11/09 21:26:25    199s] 
[11/09 21:26:25    199s] globalDetailRoute
[11/09 21:26:25    199s] 
[11/09 21:26:25    199s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:26:25    199s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:26:25    199s] #Start globalDetailRoute on Sat Nov  9 21:26:25 2019
[11/09 21:26:25    199s] #
[11/09 21:26:25    199s] ### Net info: total nets: 727
[11/09 21:26:25    199s] ### Net info: dirty nets: 38
[11/09 21:26:25    199s] ### Net info: marked as disconnected nets: 0
[11/09 21:26:25    199s] ### Net info: fully routed nets: 0
[11/09 21:26:25    199s] ### Net info: trivial (single pin) nets: 0
[11/09 21:26:25    199s] ### Net info: unrouted nets: 727
[11/09 21:26:25    199s] ### Net info: re-extraction nets: 0
[11/09 21:26:25    199s] ### Net info: ignored nets: 0
[11/09 21:26:25    199s] ### Net info: skip routing nets: 0
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:26    199s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:26:26    199s] #Start routing data preparation.
[11/09 21:26:26    199s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:26:26    199s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:26:26    199s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:26:26    199s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:26:26    199s] #Voltage range [0.000 - 5.000] has 725 nets.
[11/09 21:26:26    199s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:26:26    199s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:26:26    199s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:26:26    199s] #Regenerating Ggrids automatically.
[11/09 21:26:26    199s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:26:26    199s] #Using automatically generated G-grids.
[11/09 21:26:26    199s] #Done routing data preparation.
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.96 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #Merging special wires...
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Connectivity extraction summary:
[11/09 21:26:26    199s] #703 (96.70%) nets are without wires.
[11/09 21:26:26    199s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:26:26    199s] #Total number of nets = 727.
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Number of eco nets is 0
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Start data preparation...
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Data preparation is done on Sat Nov  9 21:26:26 2019
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Analyzing routing resource...
[11/09 21:26:26    199s] #Routing resource analysis is done on Sat Nov  9 21:26:26 2019
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #  Resource Analysis:
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:26:26    199s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:26:26    199s] #  --------------------------------------------------------------
[11/09 21:26:26    199s] #  Metal 1        H         852          82        3422    15.52%
[11/09 21:26:26    199s] #  Metal 2        V        1056         121        3422     7.86%
[11/09 21:26:26    199s] #  Metal 3        H         879          55        3422     8.30%
[11/09 21:26:26    199s] #  --------------------------------------------------------------
[11/09 21:26:26    199s] #  Total                   2788       8.28%       10266    10.56%
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.38 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #start global routing iteration 1...
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.61 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #start global routing iteration 2...
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.80 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #start global routing iteration 3...
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.98 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #start global routing iteration 4...
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.00 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:26:26    199s] #Total number of routable nets = 703.
[11/09 21:26:26    199s] #Total number of nets in the design = 727.
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #703 routable nets have only global wires.
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Routed nets constraints summary:
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #        Rules   Unconstrained  
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #      Default             703  
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #        Total             703  
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Routing constraints summary of the whole design:
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #        Rules   Unconstrained  
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #      Default             703  
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #        Total             703  
[11/09 21:26:26    199s] #-----------------------------
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #                 OverCon       OverCon       OverCon          
[11/09 21:26:26    199s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:26:26    199s] #     Layer           (1)           (2)           (3)   OverCon
[11/09 21:26:26    199s] #  ------------------------------------------------------------
[11/09 21:26:26    199s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:26:26    199s] #   Metal 2      5(0.16%)      1(0.03%)      2(0.06%)   (0.25%)
[11/09 21:26:26    199s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:26:26    199s] #  ------------------------------------------------------------
[11/09 21:26:26    199s] #     Total      5(0.05%)      1(0.01%)      2(0.02%)   (0.09%)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[11/09 21:26:26    199s] #  Overflow after GR: 0.00% H + 0.25% V
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Complete Global Routing.
[11/09 21:26:26    199s] #Total wire length = 121248 um.
[11/09 21:26:26    199s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:26    199s] #Total wire length on LAYER metal1 = 4560 um.
[11/09 21:26:26    199s] #Total wire length on LAYER metal2 = 61824 um.
[11/09 21:26:26    199s] #Total wire length on LAYER metal3 = 54864 um.
[11/09 21:26:26    199s] #Total number of vias = 3499
[11/09 21:26:26    199s] #Up-Via Summary (total 3499):
[11/09 21:26:26    199s] #           
[11/09 21:26:26    199s] #-----------------------
[11/09 21:26:26    199s] #  Metal 1         2286
[11/09 21:26:26    199s] #  Metal 2         1213
[11/09 21:26:26    199s] #-----------------------
[11/09 21:26:26    199s] #                  3499 
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Max overcon = 3 tracks.
[11/09 21:26:26    199s] #Total overcon = 0.09%.
[11/09 21:26:26    199s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.43 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Connectivity extraction summary:
[11/09 21:26:26    199s] #Total number of nets = 0.
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.14 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #Start Track Assignment.
[11/09 21:26:26    199s] #Done with 854 horizontal wires in 1 hboxes and 987 vertical wires in 1 hboxes.
[11/09 21:26:26    199s] #Done with 218 horizontal wires in 1 hboxes and 280 vertical wires in 1 hboxes.
[11/09 21:26:26    199s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Track assignment summary:
[11/09 21:26:26    199s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:26:26    199s] #----------------------------------------------------
[11/09 21:26:26    199s] #M1 	   4507.80 	125.65%  	  0.00%
[11/09 21:26:26    199s] #M2 	  60153.60 	  0.31%  	  0.00%
[11/09 21:26:26    199s] #M3 	  52586.40 	  0.19%  	  0.00%
[11/09 21:26:26    199s] #----------------------------------------------------
[11/09 21:26:26    199s] #All 	 117247.81  	  5.08% 	  0.00%
[11/09 21:26:26    199s] #Complete Track Assignment.
[11/09 21:26:26    199s] #Total wire length = 128922 um.
[11/09 21:26:26    199s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:26    199s] #Total wire length on LAYER metal1 = 12002 um.
[11/09 21:26:26    199s] #Total wire length on LAYER metal2 = 60640 um.
[11/09 21:26:26    199s] #Total wire length on LAYER metal3 = 56280 um.
[11/09 21:26:26    199s] #Total number of vias = 3499
[11/09 21:26:26    199s] #Up-Via Summary (total 3499):
[11/09 21:26:26    199s] #           
[11/09 21:26:26    199s] #-----------------------
[11/09 21:26:26    199s] #  Metal 1         2286
[11/09 21:26:26    199s] #  Metal 2         1213
[11/09 21:26:26    199s] #-----------------------
[11/09 21:26:26    199s] #                  3499 
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.86 (MB), peak = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Cpu time = 00:00:01
[11/09 21:26:26    199s] #Elapsed time = 00:00:01
[11/09 21:26:26    199s] #Increased memory = 13.30 (MB)
[11/09 21:26:26    199s] #Total memory = 893.86 (MB)
[11/09 21:26:26    199s] #Peak memory = 961.98 (MB)
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Connectivity extraction summary:
[11/09 21:26:26    199s] #Total number of nets = 0.
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #
[11/09 21:26:26    199s] #Start Detail Routing..
[11/09 21:26:26    199s] #start initial detail routing ...
[11/09 21:26:28    201s] #    number of violations = 0
[11/09 21:26:28    201s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 915.74 (MB), peak = 961.98 (MB)
[11/09 21:26:28    201s] #start 1st optimization iteration ...
[11/09 21:26:28    201s] #    number of violations = 0
[11/09 21:26:28    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.74 (MB), peak = 961.98 (MB)
[11/09 21:26:28    201s] #Complete Detail Routing.
[11/09 21:26:28    201s] #Total wire length = 124400 um.
[11/09 21:26:28    201s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:28    201s] #Total number of vias = 3876
[11/09 21:26:28    201s] #Up-Via Summary (total 3876):
[11/09 21:26:28    201s] #           
[11/09 21:26:28    201s] #-----------------------
[11/09 21:26:28    201s] #  Metal 1         2406
[11/09 21:26:28    201s] #  Metal 2         1470
[11/09 21:26:28    201s] #-----------------------
[11/09 21:26:28    201s] #                  3876 
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Total number of DRC violations = 0
[11/09 21:26:28    201s] #Cpu time = 00:00:02
[11/09 21:26:28    201s] #Elapsed time = 00:00:02
[11/09 21:26:28    201s] #Increased memory = -7.96 (MB)
[11/09 21:26:28    201s] #Total memory = 885.90 (MB)
[11/09 21:26:28    201s] #Peak memory = 961.98 (MB)
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Connectivity extraction summary:
[11/09 21:26:28    201s] #Total number of nets = 0.
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Start Detail Routing..
[11/09 21:26:28    201s] #start initial detail routing ...
[11/09 21:26:28    201s] #    number of violations = 0
[11/09 21:26:28    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.67 (MB), peak = 961.98 (MB)
[11/09 21:26:28    201s] #start 1st optimization iteration ...
[11/09 21:26:28    201s] #    number of violations = 0
[11/09 21:26:28    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.67 (MB), peak = 961.98 (MB)
[11/09 21:26:28    201s] #Complete Detail Routing.
[11/09 21:26:28    201s] #Total wire length = 124400 um.
[11/09 21:26:28    201s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:28    201s] #Total number of vias = 3876
[11/09 21:26:28    201s] #Up-Via Summary (total 3876):
[11/09 21:26:28    201s] #           
[11/09 21:26:28    201s] #-----------------------
[11/09 21:26:28    201s] #  Metal 1         2406
[11/09 21:26:28    201s] #  Metal 2         1470
[11/09 21:26:28    201s] #-----------------------
[11/09 21:26:28    201s] #                  3876 
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Total number of DRC violations = 0
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #start routing for process antenna violation fix ...
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Connectivity extraction summary:
[11/09 21:26:28    201s] #Total number of nets = 0.
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.90 (MB), peak = 961.98 (MB)
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Total wire length = 124400 um.
[11/09 21:26:28    201s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:28    201s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:28    201s] #Total number of vias = 3876
[11/09 21:26:28    201s] #Up-Via Summary (total 3876):
[11/09 21:26:28    201s] #           
[11/09 21:26:28    201s] #-----------------------
[11/09 21:26:28    201s] #  Metal 1         2406
[11/09 21:26:28    201s] #  Metal 2         1470
[11/09 21:26:28    201s] #-----------------------
[11/09 21:26:28    201s] #                  3876 
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #Total number of DRC violations = 0
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #detailRoute Statistics:
[11/09 21:26:28    201s] #Cpu time = 00:00:02
[11/09 21:26:28    201s] #Elapsed time = 00:00:02
[11/09 21:26:28    201s] #Increased memory = -7.54 (MB)
[11/09 21:26:28    201s] #Total memory = 886.32 (MB)
[11/09 21:26:28    201s] #Peak memory = 961.98 (MB)
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] #globalDetailRoute statistics:
[11/09 21:26:28    201s] #Cpu time = 00:00:02
[11/09 21:26:28    201s] #Elapsed time = 00:00:02
[11/09 21:26:28    201s] #Increased memory = -23.46 (MB)
[11/09 21:26:28    201s] #Total memory = 872.04 (MB)
[11/09 21:26:28    201s] #Peak memory = 961.98 (MB)
[11/09 21:26:28    201s] #Number of warnings = 17
[11/09 21:26:28    201s] #Total number of warnings = 237
[11/09 21:26:28    201s] #Number of fails = 0
[11/09 21:26:28    201s] #Total number of fails = 0
[11/09 21:26:28    201s] #Complete globalDetailRoute on Sat Nov  9 21:26:28 2019
[11/09 21:26:28    201s] #
[11/09 21:26:28    201s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:26:28    201s] <CMD> extractRC
[11/09 21:26:28    201s] Extraction called for design 'layout_lab_design' of instances=57992 and nets=727 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:26:28    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:28    201s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:28    201s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:26:28    201s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:28    201s] Process corner(s) are loaded.
[11/09 21:26:28    201s]  Corner: osu05
[11/09 21:26:28    201s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:26:28    201s] Assumed metal fill uses the following parameters:
[11/09 21:26:28    201s]               Active Spacing      Min. Width
[11/09 21:26:28    201s]                 [microns]         [microns]
[11/09 21:26:28    201s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:26:28    201s]   Layer M1        0.600             0.400 
[11/09 21:26:28    201s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:26:28    201s]   Layer M2        0.600             0.400 
[11/09 21:26:28    201s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:26:28    201s]   Layer M3        0.600             0.400 
[11/09 21:26:28    201s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:26:28    201s]       RC Corner Indexes            0   
[11/09 21:26:28    201s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:28    201s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:26:28    201s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:28    201s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:28    201s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:28    201s] Shrink Factor                : 1.00000
[11/09 21:26:28    201s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:28    201s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:28    201s] Initializing multi-corner resistance tables ...
[11/09 21:26:28    201s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1157.9M)
[11/09 21:26:28    201s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:26:28    201s] Extracted 10.0294% (CPU Time= 0:00:00.0  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 20.0378% (CPU Time= 0:00:00.0  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 30.0252% (CPU Time= 0:00:00.0  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 40.0336% (CPU Time= 0:00:00.0  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 60.0294% (CPU Time= 0:00:00.0  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 70.0378% (CPU Time= 0:00:00.1  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 80.0252% (CPU Time= 0:00:00.1  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 90.0336% (CPU Time= 0:00:00.1  MEM= 1234.0M)
[11/09 21:26:28    201s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1234.0M)
[11/09 21:26:28    201s] Number of Extracted Resistors     : 8712
[11/09 21:26:28    201s] Number of Extracted Ground Cap.   : 9398
[11/09 21:26:28    201s] Number of Extracted Coupling Cap. : 9640
[11/09 21:26:28    201s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:28    201s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:26:28    201s]  Corner: osu05
[11/09 21:26:28    201s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1201.9M)
[11/09 21:26:28    201s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:26:28    201s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 718 times net's RC data read were performed.
[11/09 21:26:28    201s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1199.934M)
[11/09 21:26:28    201s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:28    201s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1199.934M)
[11/09 21:26:28    201s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1199.934M)
[11/09 21:26:28    201s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:26:28    201s] <CMD> setOptMode -yieldEffort none
[11/09 21:26:28    201s] <CMD> setOptMode -effort high
[11/09 21:26:28    201s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:26:28    201s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:26:28    201s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:26:28    201s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:26:28    201s] <CMD> setOptMode -usefulSkew false
[11/09 21:26:28    201s] <CMD> optDesign -postRoute -incr
[11/09 21:26:28    201s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:28    201s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:26:28    201s] #spOpts: mergeVia=F 
[11/09 21:26:28    201s] Core basic site is core
[11/09 21:26:28    201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:28    201s] Summary for sequential cells idenfication: 
[11/09 21:26:28    201s] Identified SBFF number: 3
[11/09 21:26:28    201s] Identified MBFF number: 0
[11/09 21:26:28    201s] Not identified SBFF number: 0
[11/09 21:26:28    201s] Not identified MBFF number: 0
[11/09 21:26:28    201s] Number of sequential cells which are not FFs: 1
[11/09 21:26:28    201s] 
[11/09 21:26:28    201s] #spOpts: mergeVia=F 
[11/09 21:26:28    201s] GigaOpt running with 1 threads.
[11/09 21:26:28    201s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:28    201s] #spOpts: mergeVia=F 
[11/09 21:26:28    201s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:28    201s] Initializing multi-corner resistance tables ...
[11/09 21:26:28    201s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:28    201s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:28    201s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:28    201s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:28    201s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:28    201s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:28    201s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:28    201s] 	...
[11/09 21:26:28    201s] 	Reporting only the 20 first cells found...
[11/09 21:26:28    201s] 
[11/09 21:26:28    201s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1197.9M, totSessionCpu=0:03:22 **
[11/09 21:26:28    201s] **INFO: DRVs not fixed with -incr option
[11/09 21:26:28    201s] #Created 41 library cell signatures
[11/09 21:26:28    201s] #Created 727 NETS and 0 SPECIALNETS signatures
[11/09 21:26:28    201s] #Created 57992 instance signatures
[11/09 21:26:28    201s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.94 (MB), peak = 961.98 (MB)
[11/09 21:26:28    202s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.95 (MB), peak = 961.98 (MB)
[11/09 21:26:28    202s] Begin checking placement ... (start mem=1197.9M, init mem=1197.9M)
[11/09 21:26:28    202s] *info: Placed = 57968         
[11/09 21:26:28    202s] *info: Unplaced = 0           
[11/09 21:26:28    202s] Placement Density:100.00%(4460400/4460400)
[11/09 21:26:28    202s] Placement Density (including fixed std cells):100.00%(4460400/4460400)
[11/09 21:26:28    202s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1197.9M)
[11/09 21:26:28    202s]  Initial DC engine is -> aae
[11/09 21:26:28    202s]  
[11/09 21:26:28    202s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:26:28    202s]  
[11/09 21:26:28    202s]  
[11/09 21:26:28    202s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:26:28    202s]  
[11/09 21:26:28    202s] Reset EOS DB
[11/09 21:26:28    202s] Ignoring AAE DB Resetting ...
[11/09 21:26:28    202s]  Set Options for AAE Based Opt flow 
[11/09 21:26:28    202s] *** optDesign -postRoute ***
[11/09 21:26:28    202s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:26:28    202s] Setup Target Slack: user slack 0
[11/09 21:26:28    202s] Hold Target Slack: user slack 0
[11/09 21:26:28    202s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:26:28    202s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:28    202s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1199.9M)
[11/09 21:26:28    202s] Multi-VT timing optimization disabled based on library information.
[11/09 21:26:28    202s] Summary for sequential cells idenfication: 
[11/09 21:26:28    202s] Identified SBFF number: 3
[11/09 21:26:28    202s] Identified MBFF number: 0
[11/09 21:26:28    202s] Not identified SBFF number: 0
[11/09 21:26:28    202s] Not identified MBFF number: 0
[11/09 21:26:28    202s] Number of sequential cells which are not FFs: 1
[11/09 21:26:28    202s] 
[11/09 21:26:28    202s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:26:28    202s] Extraction called for design 'layout_lab_design' of instances=57992 and nets=727 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:26:28    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:28    202s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:28    202s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:26:28    202s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:28    202s] Process corner(s) are loaded.
[11/09 21:26:28    202s]  Corner: osu05
[11/09 21:26:28    202s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:26:28    202s] Assumed metal fill uses the following parameters:
[11/09 21:26:28    202s]               Active Spacing      Min. Width
[11/09 21:26:28    202s]                 [microns]         [microns]
[11/09 21:26:28    202s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:26:28    202s]   Layer M1        0.600             0.400 
[11/09 21:26:28    202s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:26:28    202s]   Layer M2        0.600             0.400 
[11/09 21:26:28    202s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:26:28    202s]   Layer M3        0.600             0.400 
[11/09 21:26:28    202s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:26:28    202s]       RC Corner Indexes            0   
[11/09 21:26:28    202s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:28    202s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:26:28    202s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:28    202s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:28    202s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:28    202s] Shrink Factor                : 1.00000
[11/09 21:26:28    202s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:28    202s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:28    202s] Initializing multi-corner resistance tables ...
[11/09 21:26:28    202s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1191.9M)
[11/09 21:26:28    202s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:26:29    202s] Extracted 10.0294% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 20.0378% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 30.0252% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 40.0336% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 60.0294% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 70.0378% (CPU Time= 0:00:00.0  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 80.0252% (CPU Time= 0:00:00.1  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 90.0336% (CPU Time= 0:00:00.1  MEM= 1247.9M)
[11/09 21:26:29    202s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1247.9M)
[11/09 21:26:29    202s] Number of Extracted Resistors     : 8712
[11/09 21:26:29    202s] Number of Extracted Ground Cap.   : 9398
[11/09 21:26:29    202s] Number of Extracted Coupling Cap. : 9640
[11/09 21:26:29    202s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:29    202s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:26:29    202s]  Corner: osu05
[11/09 21:26:29    202s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1209.9M)
[11/09 21:26:29    202s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:26:29    202s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 718 times net's RC data read were performed.
[11/09 21:26:29    202s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1213.918M)
[11/09 21:26:29    202s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:29    202s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1213.918M)
[11/09 21:26:29    202s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1213.918M)
[11/09 21:26:29    202s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:29    202s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1213.9M)
[11/09 21:26:29    202s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:29    202s] Initializing multi-corner resistance tables ...
[11/09 21:26:29    202s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:26:29    202s] #################################################################################
[11/09 21:26:29    202s] # Design Stage: PostRoute
[11/09 21:26:29    202s] # Design Name: layout_lab_design
[11/09 21:26:29    202s] # Design Mode: 90nm
[11/09 21:26:29    202s] # Analysis Mode: MMMC OCV 
[11/09 21:26:29    202s] # Parasitics Mode: SPEF/RCDB
[11/09 21:26:29    202s] # Signoff Settings: SI On 
[11/09 21:26:29    202s] #################################################################################
[11/09 21:26:29    202s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:29    202s] Setting infinite Tws ...
[11/09 21:26:29    202s] First Iteration Infinite Tw... 
[11/09 21:26:29    202s] Calculate early delays in OCV mode...
[11/09 21:26:29    202s] Calculate late delays in OCV mode...
[11/09 21:26:29    202s] Topological Sorting (CPU = 0:00:00.0, MEM = 1211.9M, InitMEM = 1211.9M)
[11/09 21:26:29    202s] Total number of fetched objects 718
[11/09 21:26:29    202s] AAE_INFO-618: Total number of nets in the design is 727,  98.6 percent of the nets selected for SI analysis
[11/09 21:26:29    202s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:29    202s] End delay calculation. (MEM=1264.84 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:26:29    202s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:26:29    202s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1264.8M) ***
[11/09 21:26:29    202s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1264.8M)
[11/09 21:26:29    202s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:26:29    202s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1264.8M)
[11/09 21:26:29    202s] 
[11/09 21:26:29    202s] Executing IPO callback for view pruning ..
[11/09 21:26:29    202s] Starting SI iteration 2
[11/09 21:26:29    202s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:29    202s] Calculate early delays in OCV mode...
[11/09 21:26:29    202s] Calculate late delays in OCV mode...
[11/09 21:26:29    202s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:29    202s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 718. 
[11/09 21:26:29    202s] Total number of fetched objects 718
[11/09 21:26:29    202s] AAE_INFO-618: Total number of nets in the design is 727,  0.0 percent of the nets selected for SI analysis
[11/09 21:26:29    202s] End delay calculation. (MEM=1272.88 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:26:29    202s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1272.9M) ***
[11/09 21:26:29    202s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:23 mem=1272.9M)
[11/09 21:26:29    202s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.449  |  1.449  |  4.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.542%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1176.2M, totSessionCpu=0:03:23 **
[11/09 21:26:29    202s] Setting latch borrow mode to budget during optimization.
[11/09 21:26:29    202s] *** Timing Is met
[11/09 21:26:29    202s] *** Check timing (0:00:00.0)
[11/09 21:26:29    202s] *** Setup timing is met (target slack 0ns)
[11/09 21:26:29    203s]   Timing/DRV Snapshot: (REF)
[11/09 21:26:29    203s]      Weighted WNS: 0.000
[11/09 21:26:29    203s]       All  PG WNS: 0.000
[11/09 21:26:29    203s]       High PG WNS: 0.000
[11/09 21:26:29    203s]       All  PG TNS: 0.000
[11/09 21:26:29    203s]       High PG TNS: 0.000
[11/09 21:26:29    203s]          Tran DRV: 0
[11/09 21:26:29    203s]           Cap DRV: 0
[11/09 21:26:29    203s]        Fanout DRV: 0
[11/09 21:26:29    203s]            Glitch: 0
[11/09 21:26:29    203s]    Category Slack: { [L, 1.449] [H, 1.449] }
[11/09 21:26:29    203s] 
[11/09 21:26:29    203s] Summary for sequential cells idenfication: 
[11/09 21:26:29    203s] Identified SBFF number: 3
[11/09 21:26:29    203s] Identified MBFF number: 0
[11/09 21:26:29    203s] Not identified SBFF number: 0
[11/09 21:26:29    203s] Not identified MBFF number: 0
[11/09 21:26:29    203s] Number of sequential cells which are not FFs: 1
[11/09 21:26:29    203s] 
[11/09 21:26:29    203s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:26:29    203s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:26:30    203s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.449  |  1.449  |  4.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.542%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1198.2M, totSessionCpu=0:03:23 **
[11/09 21:26:30    203s] -routeWithEco false                      # bool, default=false
[11/09 21:26:30    203s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:26:30    203s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:26:30    203s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:26:30    203s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:26:30    203s] 
[11/09 21:26:30    203s] globalDetailRoute
[11/09 21:26:30    203s] 
[11/09 21:26:30    203s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:26:30    203s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:26:30    203s] #setNanoRouteMode -routeWithEco true
[11/09 21:26:30    203s] #Start globalDetailRoute on Sat Nov  9 21:26:30 2019
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 718 times net's RC data read were performed.
[11/09 21:26:30    203s] ### Net info: total nets: 727
[11/09 21:26:30    203s] ### Net info: dirty nets: 0
[11/09 21:26:30    203s] ### Net info: marked as disconnected nets: 0
[11/09 21:26:30    203s] ### Net info: fully routed nets: 703
[11/09 21:26:30    203s] ### Net info: trivial (single pin) nets: 0
[11/09 21:26:30    203s] ### Net info: unrouted nets: 24
[11/09 21:26:30    203s] ### Net info: re-extraction nets: 0
[11/09 21:26:30    203s] ### Net info: ignored nets: 0
[11/09 21:26:30    203s] ### Net info: skip routing nets: 0
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:30    203s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:26:30    203s] #Loading the last recorded routing design signature
[11/09 21:26:30    203s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:26:30    203s] #No placement changes detected since last routing
[11/09 21:26:30    203s] #Start routing data preparation.
[11/09 21:26:30    203s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:26:30    203s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:26:30    203s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:26:30    203s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:26:30    203s] #Voltage range [0.000 - 5.000] has 725 nets.
[11/09 21:26:30    203s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:26:30    203s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:26:30    203s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:26:30    203s] #Regenerating Ggrids automatically.
[11/09 21:26:30    203s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:26:30    203s] #Using automatically generated G-grids.
[11/09 21:26:30    203s] #Done routing data preparation.
[11/09 21:26:30    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.61 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #Merging special wires...
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Connectivity extraction summary:
[11/09 21:26:30    203s] #66 routed nets are extracted.
[11/09 21:26:30    203s] #637 routed net(s) are imported.
[11/09 21:26:30    203s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:26:30    203s] #Total number of nets = 727.
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:26:30    203s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Connectivity extraction summary:
[11/09 21:26:30    203s] #Total number of nets = 0.
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Cpu time = 00:00:00
[11/09 21:26:30    203s] #Elapsed time = 00:00:00
[11/09 21:26:30    203s] #Increased memory = -0.71 (MB)
[11/09 21:26:30    203s] #Total memory = 922.61 (MB)
[11/09 21:26:30    203s] #Peak memory = 961.98 (MB)
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Connectivity extraction summary:
[11/09 21:26:30    203s] #Total number of nets = 0.
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Start Detail Routing..
[11/09 21:26:30    203s] #start initial detail routing ...
[11/09 21:26:30    203s] #    number of violations = 0
[11/09 21:26:30    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.39 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #start 1st optimization iteration ...
[11/09 21:26:30    203s] #    number of violations = 0
[11/09 21:26:30    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.39 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #Complete Detail Routing.
[11/09 21:26:30    203s] #Total wire length = 124400 um.
[11/09 21:26:30    203s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:30    203s] #Total number of vias = 3876
[11/09 21:26:30    203s] #Up-Via Summary (total 3876):
[11/09 21:26:30    203s] #           
[11/09 21:26:30    203s] #-----------------------
[11/09 21:26:30    203s] #  Metal 1         2406
[11/09 21:26:30    203s] #  Metal 2         1470
[11/09 21:26:30    203s] #-----------------------
[11/09 21:26:30    203s] #                  3876 
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Total number of DRC violations = 0
[11/09 21:26:30    203s] #Cpu time = 00:00:00
[11/09 21:26:30    203s] #Elapsed time = 00:00:00
[11/09 21:26:30    203s] #Increased memory = 0.00 (MB)
[11/09 21:26:30    203s] #Total memory = 922.61 (MB)
[11/09 21:26:30    203s] #Peak memory = 961.98 (MB)
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Connectivity extraction summary:
[11/09 21:26:30    203s] #Total number of nets = 0.
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Start Detail Routing..
[11/09 21:26:30    203s] #start initial detail routing ...
[11/09 21:26:30    203s] #    number of violations = 0
[11/09 21:26:30    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.39 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #start 1st optimization iteration ...
[11/09 21:26:30    203s] #    number of violations = 0
[11/09 21:26:30    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.39 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #Complete Detail Routing.
[11/09 21:26:30    203s] #Total wire length = 124400 um.
[11/09 21:26:30    203s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:30    203s] #Total number of vias = 3876
[11/09 21:26:30    203s] #Up-Via Summary (total 3876):
[11/09 21:26:30    203s] #           
[11/09 21:26:30    203s] #-----------------------
[11/09 21:26:30    203s] #  Metal 1         2406
[11/09 21:26:30    203s] #  Metal 2         1470
[11/09 21:26:30    203s] #-----------------------
[11/09 21:26:30    203s] #                  3876 
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Total number of DRC violations = 0
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #start routing for process antenna violation fix ...
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Connectivity extraction summary:
[11/09 21:26:30    203s] #Total number of nets = 0.
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.61 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Total wire length = 124400 um.
[11/09 21:26:30    203s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:30    203s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:30    203s] #Total number of vias = 3876
[11/09 21:26:30    203s] #Up-Via Summary (total 3876):
[11/09 21:26:30    203s] #           
[11/09 21:26:30    203s] #-----------------------
[11/09 21:26:30    203s] #  Metal 1         2406
[11/09 21:26:30    203s] #  Metal 2         1470
[11/09 21:26:30    203s] #-----------------------
[11/09 21:26:30    203s] #                  3876 
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #Total number of DRC violations = 0
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #detailRoute Statistics:
[11/09 21:26:30    203s] #Cpu time = 00:00:00
[11/09 21:26:30    203s] #Elapsed time = 00:00:00
[11/09 21:26:30    203s] #Increased memory = 0.43 (MB)
[11/09 21:26:30    203s] #Total memory = 923.04 (MB)
[11/09 21:26:30    203s] #Peak memory = 961.98 (MB)
[11/09 21:26:30    203s] #Updating routing design signature
[11/09 21:26:30    203s] #Created 41 library cell signatures
[11/09 21:26:30    203s] #Created 727 NETS and 0 SPECIALNETS signatures
[11/09 21:26:30    203s] #Created 57992 instance signatures
[11/09 21:26:30    203s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.41 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.45 (MB), peak = 961.98 (MB)
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] #globalDetailRoute statistics:
[11/09 21:26:30    203s] #Cpu time = 00:00:01
[11/09 21:26:30    203s] #Elapsed time = 00:00:01
[11/09 21:26:30    203s] #Increased memory = -21.32 (MB)
[11/09 21:26:30    203s] #Total memory = 891.50 (MB)
[11/09 21:26:30    203s] #Peak memory = 961.98 (MB)
[11/09 21:26:30    203s] #Number of warnings = 18
[11/09 21:26:30    203s] #Total number of warnings = 255
[11/09 21:26:30    203s] #Number of fails = 0
[11/09 21:26:30    203s] #Total number of fails = 0
[11/09 21:26:30    203s] #Complete globalDetailRoute on Sat Nov  9 21:26:30 2019
[11/09 21:26:30    203s] #
[11/09 21:26:30    203s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1168.0M, totSessionCpu=0:03:24 **
[11/09 21:26:30    203s] -routeWithEco false                      # bool, default=false
[11/09 21:26:30    203s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:26:30    203s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:26:30    203s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:26:30    203s] Extraction called for design 'layout_lab_design' of instances=57992 and nets=727 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:26:30    203s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:30    203s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:30    203s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:26:30    203s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:30    203s] Process corner(s) are loaded.
[11/09 21:26:30    203s]  Corner: osu05
[11/09 21:26:30    203s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:26:30    203s] Assumed metal fill uses the following parameters:
[11/09 21:26:30    203s]               Active Spacing      Min. Width
[11/09 21:26:30    203s]                 [microns]         [microns]
[11/09 21:26:30    203s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:26:30    203s]   Layer M1        0.600             0.400 
[11/09 21:26:30    203s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:26:30    203s]   Layer M2        0.600             0.400 
[11/09 21:26:30    203s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:26:30    203s]   Layer M3        0.600             0.400 
[11/09 21:26:30    203s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:26:30    203s]       RC Corner Indexes            0   
[11/09 21:26:30    203s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:30    203s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:26:30    203s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:30    203s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:30    203s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:30    203s] Shrink Factor                : 1.00000
[11/09 21:26:30    203s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:30    203s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:30    203s] Initializing multi-corner resistance tables ...
[11/09 21:26:30    203s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1168.0M)
[11/09 21:26:30    203s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:26:30    203s] Extracted 10.0294% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 20.0378% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 30.0252% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 40.0336% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 60.0294% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 70.0378% (CPU Time= 0:00:00.0  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 80.0252% (CPU Time= 0:00:00.1  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 90.0336% (CPU Time= 0:00:00.1  MEM= 1244.0M)
[11/09 21:26:30    203s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1244.0M)
[11/09 21:26:30    203s] Number of Extracted Resistors     : 8712
[11/09 21:26:30    203s] Number of Extracted Ground Cap.   : 9398
[11/09 21:26:30    203s] Number of Extracted Coupling Cap. : 9640
[11/09 21:26:30    203s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:30    203s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:26:30    203s]  Corner: osu05
[11/09 21:26:30    203s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1212.0M)
[11/09 21:26:30    203s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:26:30    203s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 718 times net's RC data read were performed.
[11/09 21:26:30    203s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1210.004M)
[11/09 21:26:30    203s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:30    203s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1210.004M)
[11/09 21:26:30    203s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1210.004M)
[11/09 21:26:30    203s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1182.0M, totSessionCpu=0:03:24 **
[11/09 21:26:31    203s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:26:31    203s] Begin IPO call back ...
[11/09 21:26:31    204s] End IPO call back ...
[11/09 21:26:31    204s] #################################################################################
[11/09 21:26:31    204s] # Design Stage: PostRoute
[11/09 21:26:31    204s] # Design Name: layout_lab_design
[11/09 21:26:31    204s] # Design Mode: 90nm
[11/09 21:26:31    204s] # Analysis Mode: MMMC OCV 
[11/09 21:26:31    204s] # Parasitics Mode: SPEF/RCDB
[11/09 21:26:31    204s] # Signoff Settings: SI On 
[11/09 21:26:31    204s] #################################################################################
[11/09 21:26:31    204s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:31    204s] Setting infinite Tws ...
[11/09 21:26:31    204s] First Iteration Infinite Tw... 
[11/09 21:26:31    204s] Calculate early delays in OCV mode...
[11/09 21:26:31    204s] Calculate late delays in OCV mode...
[11/09 21:26:31    204s] Topological Sorting (CPU = 0:00:00.0, MEM = 1180.0M, InitMEM = 1180.0M)
[11/09 21:26:31    204s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:31    204s] Initializing multi-corner resistance tables ...
[11/09 21:26:31    204s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:26:31    204s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1198.2M)
[11/09 21:26:31    204s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:31    204s] Total number of fetched objects 718
[11/09 21:26:31    204s] AAE_INFO-618: Total number of nets in the design is 727,  98.6 percent of the nets selected for SI analysis
[11/09 21:26:31    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:31    204s] End delay calculation. (MEM=1234.92 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:26:31    204s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:26:31    204s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1234.9M) ***
[11/09 21:26:31    204s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1234.9M)
[11/09 21:26:31    204s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:26:31    204s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1234.9M)
[11/09 21:26:31    204s] Starting SI iteration 2
[11/09 21:26:31    204s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:31    204s] Calculate early delays in OCV mode...
[11/09 21:26:31    204s] Calculate late delays in OCV mode...
[11/09 21:26:31    204s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:31    204s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 718. 
[11/09 21:26:31    204s] Total number of fetched objects 718
[11/09 21:26:31    204s] AAE_INFO-618: Total number of nets in the design is 727,  0.0 percent of the nets selected for SI analysis
[11/09 21:26:31    204s] End delay calculation. (MEM=1242.97 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:26:31    204s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1243.0M) ***
[11/09 21:26:31    204s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:25 mem=1243.0M)
[11/09 21:26:31    204s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1178.2M, totSessionCpu=0:03:25 **
[11/09 21:26:31    204s] *** Timing Is met
[11/09 21:26:31    204s] *** Check timing (0:00:00.0)
[11/09 21:26:31    204s] Running postRoute recovery in postEcoRoute mode
[11/09 21:26:31    204s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1178.2M, totSessionCpu=0:03:25 **
[11/09 21:26:31    204s]   Timing/DRV Snapshot: (TGT)
[11/09 21:26:31    204s]      Weighted WNS: 0.000
[11/09 21:26:31    204s]       All  PG WNS: 0.000
[11/09 21:26:31    204s]       High PG WNS: 0.000
[11/09 21:26:31    204s]       All  PG TNS: 0.000
[11/09 21:26:31    204s]       High PG TNS: 0.000
[11/09 21:26:31    204s]          Tran DRV: 0
[11/09 21:26:31    204s]           Cap DRV: 0
[11/09 21:26:31    204s]        Fanout DRV: 0
[11/09 21:26:31    204s]            Glitch: 0
[11/09 21:26:31    204s]    Category Slack: { [L, 1.449] [H, 1.449] }
[11/09 21:26:31    204s] 
[11/09 21:26:31    204s] Checking setup slack degradation ...
[11/09 21:26:31    204s] 
[11/09 21:26:31    204s] Recovery Manager:
[11/09 21:26:31    204s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:26:31    204s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:26:31    204s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:26:31    204s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:26:31    204s] 
[11/09 21:26:31    204s] Checking DRV degradation...
[11/09 21:26:31    204s] 
[11/09 21:26:31    204s] Recovery Manager:
[11/09 21:26:31    204s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:26:31    204s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:26:31    204s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:26:31    204s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:26:31    204s] 
[11/09 21:26:31    204s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:26:31    204s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1178.20M, totSessionCpu=0:03:25).
[11/09 21:26:31    204s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1178.2M, totSessionCpu=0:03:25 **
[11/09 21:26:31    204s] 
[11/09 21:26:31    204s] Latch borrow mode reset to max_borrow
[11/09 21:26:31    204s] Reported timing to dir ./timingReports
[11/09 21:26:31    204s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1178.2M, totSessionCpu=0:03:25 **
[11/09 21:26:31    204s] Begin: glitch net info
[11/09 21:26:31    204s] glitch slack range: number of glitch nets
[11/09 21:26:31    204s] glitch slack < -0.32 : 0
[11/09 21:26:31    204s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:26:31    204s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:26:31    204s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:26:31    204s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:26:31    204s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:26:31    204s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:26:31    204s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:26:31    204s] -0.04 < glitch slack : 0
[11/09 21:26:31    204s] End: glitch net info
[11/09 21:26:32    204s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.449  |  1.449  |  4.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.542%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1178.2M, totSessionCpu=0:03:25 **
[11/09 21:26:32    204s]  ReSet Options after AAE Based Opt flow 
[11/09 21:26:32    204s] *** Finished optDesign ***
[11/09 21:26:32    204s] 
[11/09 21:26:32    204s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.4 real=0:00:04.5)
[11/09 21:26:32    204s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:26:32    204s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.6)
[11/09 21:26:32    204s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:26:32    204s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:26:32    204s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[11/09 21:26:32    204s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:26:32    204s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:26:32    204s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[11/09 21:26:32    204s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:26:32    204s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:32    204s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:26:32    204s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:26:32    204s] Type 'man IMPSP-5217' for more detail.
[11/09 21:26:32    204s] Core basic site is core
[11/09 21:26:32    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:32    204s]   Signal wire search tree: 8721 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:26:32    205s] *INFO: Adding fillers to top-module.
[11/09 21:26:32    205s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:26:32    205s] <CMD> ecoRoute
[11/09 21:26:32    205s] 
[11/09 21:26:32    205s] globalDetailRoute
[11/09 21:26:32    205s] 
[11/09 21:26:32    205s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:26:32    205s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:26:32    205s] #setNanoRouteMode -routeWithEco true
[11/09 21:26:32    205s] #Start globalDetailRoute on Sat Nov  9 21:26:32 2019
[11/09 21:26:32    205s] #
[11/09 21:26:32    205s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 718 times net's RC data read were performed.
[11/09 21:26:33    205s] ### Net info: total nets: 727
[11/09 21:26:33    205s] ### Net info: dirty nets: 0
[11/09 21:26:33    205s] ### Net info: marked as disconnected nets: 0
[11/09 21:26:33    205s] ### Net info: fully routed nets: 703
[11/09 21:26:33    205s] ### Net info: trivial (single pin) nets: 0
[11/09 21:26:33    205s] ### Net info: unrouted nets: 24
[11/09 21:26:33    205s] ### Net info: re-extraction nets: 0
[11/09 21:26:33    205s] ### Net info: ignored nets: 0
[11/09 21:26:33    205s] ### Net info: skip routing nets: 0
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:26:33    205s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:26:33    205s] #Start routing data preparation.
[11/09 21:26:33    205s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:26:33    205s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:26:33    205s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:26:33    205s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:26:33    205s] #Voltage range [0.000 - 5.000] has 725 nets.
[11/09 21:26:33    205s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:26:33    205s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:26:33    205s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:26:33    205s] #Regenerating Ggrids automatically.
[11/09 21:26:33    205s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:26:33    205s] #Using automatically generated G-grids.
[11/09 21:26:33    205s] #Done routing data preparation.
[11/09 21:26:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.83 (MB), peak = 961.98 (MB)
[11/09 21:26:33    205s] #Merging special wires...
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Connectivity extraction summary:
[11/09 21:26:33    205s] #Total number of nets = 0.
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Connectivity extraction summary:
[11/09 21:26:33    205s] #Total number of nets = 0.
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Cpu time = 00:00:00
[11/09 21:26:33    205s] #Elapsed time = 00:00:00
[11/09 21:26:33    205s] #Increased memory = 2.46 (MB)
[11/09 21:26:33    205s] #Total memory = 911.91 (MB)
[11/09 21:26:33    205s] #Peak memory = 961.98 (MB)
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Connectivity extraction summary:
[11/09 21:26:33    205s] #Total number of nets = 0.
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Start Detail Routing..
[11/09 21:26:33    205s] #start initial detail routing ...
[11/09 21:26:33    205s] #    number of violations = 0
[11/09 21:26:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.87 (MB), peak = 961.98 (MB)
[11/09 21:26:33    205s] #start 1st optimization iteration ...
[11/09 21:26:33    205s] #    number of violations = 0
[11/09 21:26:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.87 (MB), peak = 961.98 (MB)
[11/09 21:26:33    205s] #Complete Detail Routing.
[11/09 21:26:33    205s] #Total wire length = 124400 um.
[11/09 21:26:33    205s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:33    205s] #Total number of vias = 3876
[11/09 21:26:33    205s] #Up-Via Summary (total 3876):
[11/09 21:26:33    205s] #           
[11/09 21:26:33    205s] #-----------------------
[11/09 21:26:33    205s] #  Metal 1         2406
[11/09 21:26:33    205s] #  Metal 2         1470
[11/09 21:26:33    205s] #-----------------------
[11/09 21:26:33    205s] #                  3876 
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Total number of DRC violations = 0
[11/09 21:26:33    205s] #Cpu time = 00:00:00
[11/09 21:26:33    205s] #Elapsed time = 00:00:00
[11/09 21:26:33    205s] #Increased memory = 0.18 (MB)
[11/09 21:26:33    205s] #Total memory = 912.10 (MB)
[11/09 21:26:33    205s] #Peak memory = 961.98 (MB)
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Connectivity extraction summary:
[11/09 21:26:33    205s] #Total number of nets = 0.
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Start Detail Routing..
[11/09 21:26:33    205s] #start initial detail routing ...
[11/09 21:26:33    205s] #    number of violations = 0
[11/09 21:26:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.90 (MB), peak = 961.98 (MB)
[11/09 21:26:33    205s] #start 1st optimization iteration ...
[11/09 21:26:33    205s] #    number of violations = 0
[11/09 21:26:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.90 (MB), peak = 961.98 (MB)
[11/09 21:26:33    205s] #Complete Detail Routing.
[11/09 21:26:33    205s] #Total wire length = 124400 um.
[11/09 21:26:33    205s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:33    205s] #Total number of vias = 3876
[11/09 21:26:33    205s] #Up-Via Summary (total 3876):
[11/09 21:26:33    205s] #           
[11/09 21:26:33    205s] #-----------------------
[11/09 21:26:33    205s] #  Metal 1         2406
[11/09 21:26:33    205s] #  Metal 2         1470
[11/09 21:26:33    205s] #-----------------------
[11/09 21:26:33    205s] #                  3876 
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Total number of DRC violations = 0
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #start routing for process antenna violation fix ...
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Connectivity extraction summary:
[11/09 21:26:33    205s] #Total number of nets = 0.
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.12 (MB), peak = 961.98 (MB)
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Total wire length = 124400 um.
[11/09 21:26:33    205s] #Total half perimeter of net bounding box = 97101 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal1 = 17756 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal2 = 64214 um.
[11/09 21:26:33    205s] #Total wire length on LAYER metal3 = 42430 um.
[11/09 21:26:33    205s] #Total number of vias = 3876
[11/09 21:26:33    205s] #Up-Via Summary (total 3876):
[11/09 21:26:33    205s] #           
[11/09 21:26:33    205s] #-----------------------
[11/09 21:26:33    205s] #  Metal 1         2406
[11/09 21:26:33    205s] #  Metal 2         1470
[11/09 21:26:33    205s] #-----------------------
[11/09 21:26:33    205s] #                  3876 
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #Total number of DRC violations = 0
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #detailRoute Statistics:
[11/09 21:26:33    205s] #Cpu time = 00:00:00
[11/09 21:26:33    205s] #Elapsed time = 00:00:00
[11/09 21:26:33    205s] #Increased memory = 0.63 (MB)
[11/09 21:26:33    205s] #Total memory = 912.55 (MB)
[11/09 21:26:33    205s] #Peak memory = 961.98 (MB)
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] #globalDetailRoute statistics:
[11/09 21:26:33    205s] #Cpu time = 00:00:00
[11/09 21:26:33    205s] #Elapsed time = 00:00:00
[11/09 21:26:33    205s] #Increased memory = -26.19 (MB)
[11/09 21:26:33    205s] #Total memory = 886.32 (MB)
[11/09 21:26:33    205s] #Peak memory = 961.98 (MB)
[11/09 21:26:33    205s] #Number of warnings = 18
[11/09 21:26:33    205s] #Total number of warnings = 273
[11/09 21:26:33    205s] #Number of fails = 0
[11/09 21:26:33    205s] #Total number of fails = 0
[11/09 21:26:33    205s] #Complete globalDetailRoute on Sat Nov  9 21:26:33 2019
[11/09 21:26:33    205s] #
[11/09 21:26:33    205s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:26:33    205s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:26:33    205s] Start Time: Sat Nov  9 21:26:33 2019
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s] Design Name: layout_lab_design
[11/09 21:26:33    205s] Database Units: 1000
[11/09 21:26:33    205s] Design Boundary: (0.0000, 0.0000) (2824.8000, 2802.0000)
[11/09 21:26:33    205s] Error Limit = 1000; Warning Limit = 50
[11/09 21:26:33    205s] Check all nets
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s] Begin Summary 
[11/09 21:26:33    205s]   Found no problems or warnings.
[11/09 21:26:33    205s] End Summary
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s] End Time: Sat Nov  9 21:26:33 2019
[11/09 21:26:33    205s] Time Elapsed: 0:00:00.0
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:26:33    205s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:26:33    205s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s] <CMD> verify_drc
[11/09 21:26:33    205s]  *** Starting Verify DRC (MEM: 1150.0) ***
[11/09 21:26:33    205s] 
[11/09 21:26:33    205s]   VERIFY DRC ...... Starting Verification
[11/09 21:26:33    205s]   VERIFY DRC ...... Initializing
[11/09 21:26:33    205s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:26:33    205s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:26:33    205s]   VERIFY DRC ...... Using new threading
[11/09 21:26:33    205s]   VERIFY DRC ...... Sub-Area : 1 of 4
[11/09 21:26:33    205s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:26:33    205s]   VERIFY DRC ...... Sub-Area : 2 of 4
[11/09 21:26:33    205s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:26:33    205s]   VERIFY DRC ...... Sub-Area : 3 of 4
[11/09 21:26:34    206s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:26:34    206s]   VERIFY DRC ...... Sub-Area : 4 of 4
[11/09 21:26:34    206s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s]   Verification Complete : 0 Viols.
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 1.00  MEM: 47.2M) ***
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:26:34    206s] Parse map file...
[11/09 21:26:34    206s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:26:34    206s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:26:34    206s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:26:34    206s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:26:34    206s] Writing GDSII file ...
[11/09 21:26:34    206s] 	****** db unit per micron = 1000 ******
[11/09 21:26:34    206s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:26:34    206s] 	****** unit scaling factor = 1 ******
[11/09 21:26:34    206s] Output for instance
[11/09 21:26:34    206s] Output for bump
[11/09 21:26:34    206s] Output for physical terminals
[11/09 21:26:34    206s] Output for logical terminals
[11/09 21:26:34    206s] Output for regular nets
[11/09 21:26:34    206s] Output for special nets and metal fills
[11/09 21:26:34    206s] Output for via structure generation
[11/09 21:26:34    206s] Statistics for GDS generated (version 3)
[11/09 21:26:34    206s] ----------------------------------------
[11/09 21:26:34    206s] Stream Out Layer Mapping Information:
[11/09 21:26:34    206s] GDS Layer Number          GDS Layer Name
[11/09 21:26:34    206s] ----------------------------------------
[11/09 21:26:34    206s]     49                            metal1
[11/09 21:26:34    206s]     50                               via
[11/09 21:26:34    206s]     51                            metal2
[11/09 21:26:34    206s]     61                              via2
[11/09 21:26:34    206s]     62                            metal3
[11/09 21:26:34    206s]     49                            metal1
[11/09 21:26:34    206s]     51                            metal2
[11/09 21:26:34    206s]     62                            metal3
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Stream Out Information Processed for GDS version 3:
[11/09 21:26:34    206s] Units: 1000 DBU
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Object                             Count
[11/09 21:26:34    206s] ----------------------------------------
[11/09 21:26:34    206s] Instances                          57992
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Ports/Pins                             0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Nets                                4842
[11/09 21:26:34    206s]     metal layer metal1              1354
[11/09 21:26:34    206s]     metal layer metal2              2583
[11/09 21:26:34    206s]     metal layer metal3               905
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s]     Via Instances                   3876
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Special Nets                         232
[11/09 21:26:34    206s]     metal layer metal1               226
[11/09 21:26:34    206s]     metal layer metal2                 6
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s]     Via Instances                    158
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Metal Fills                            0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s]     Via Instances                      0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Metal FillOPCs                         0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s]     Via Instances                      0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Text                                  16
[11/09 21:26:34    206s]     metal layer metal1                 1
[11/09 21:26:34    206s]     metal layer metal3                15
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Blockages                              0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Custom Text                            0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Custom Box                             0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Trim Metal                             0
[11/09 21:26:34    206s] 
[11/09 21:26:34    206s] Output for cells
[11/09 21:26:34    206s] **WARN: (IMPOGDS-1176):	There are 119 empty cells. Check innovus.log# for the details.
[11/09 21:26:34    206s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:26:34    206s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:26:34    206s] ######Streamout is finished!
[11/09 21:26:34    206s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:26:34    206s] Writing Netlist "final.v" ...
[11/09 21:26:34    206s] <CMD> rcOut -spf final.dspf
[11/09 21:26:34    206s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:26:34    206s] Type 'man IMPDC-495' for more detail.
[11/09 21:26:34    206s] 
[11/09 21:26:37    206s] <CMD> pan -402.278 -201.139
[11/09 21:26:48    209s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:26:48    209s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:26:48    209s] <CMD> getDrawView
[11/09 21:26:48    209s] <CMD> loadWorkspace -name Physical
[11/09 21:26:48    209s] <CMD> win
[11/09 21:26:48    209s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:26:48    209s] <CMD> set conf_qxconf_file NULL
[11/09 21:26:48    209s] <CMD> set conf_qxlib_file NULL
[11/09 21:26:48    209s] <CMD> set defHierChar /
[11/09 21:26:48    209s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:26:48    209s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:26:48    209s] <CMD> set distributed_client_message_echo 1
[11/09 21:26:48    209s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:26:48    209s] <CMD> set floorplan_default_site core
[11/09 21:26:48    209s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:26:48    209s] <CMD> set init_gnd_net gnd
[11/09 21:26:48    209s] <CMD> set init_io_file innovus.io
[11/09 21:26:48    209s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:26:48    209s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:26:48    209s] <CMD> set init_oa_search_lib {}
[11/09 21:26:48    209s] <CMD> set init_pwr_net vdd
[11/09 21:26:48    209s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:26:48    209s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:26:48    209s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:26:48    209s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:26:48    209s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:26:48    209s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:26:48    209s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:26:48    209s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:26:48    209s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:26:48    209s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:26:48    209s] <CMD> init_design
[11/09 21:26:48    209s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:26:48    209s] 
[11/09 21:26:48    209s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:26:48    209s] Severity  ID               Count  Summary                                  
[11/09 21:26:48    209s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:26:48    209s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:26:48    209s] 
[11/09 21:26:48    209s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:26:49    209s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:26:49    209s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:26:49    209s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:26:49    209s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:26:49    209s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:26:49    209s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:26:49    209s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:26:49    209s] <CMD> unfixAllIos
[11/09 21:26:49    209s] <CMD> legalizePin
[11/09 21:26:49    209s] #- Begin legalizePin (date=11/09 21:26:49, mem=1196.1M)
[11/09 21:26:49    209s] 
[11/09 21:26:49    209s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:26:49    209s] Summary report for top level: [layout_lab_design] 
[11/09 21:26:49    209s] 	Total Pads                         : 16
[11/09 21:26:49    209s] 	Total Pins                         : 0
[11/09 21:26:49    209s] 	Legally Assigned Pins              : 0
[11/09 21:26:49    209s] 	Illegally Assigned Pins            : 0
[11/09 21:26:49    209s] 	Unplaced Pins                      : 0
[11/09 21:26:49    209s] 	Constant/Spl Net Pins              : 0
[11/09 21:26:49    209s] 	Internal Pins                      : 0
[11/09 21:26:49    209s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:26:49    209s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:26:49    209s] End of Summary report
[11/09 21:26:49    209s] End pin legalization for the partition [layout_lab_design].
[11/09 21:26:49    209s] 
[11/09 21:26:49    209s] #- End legalizePin (date=11/09 21:26:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.1M, current mem=1196.1M)
[11/09 21:26:49    209s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:26:49    209s] #- Begin addRing (date=11/09 21:26:49, mem=1196.1M)
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:49    209s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:26:49    209s] 
[11/09 21:26:49    209s] Ring generation is complete; vias are now being generated.
[11/09 21:26:49    209s] addRing created 8 wires.
[11/09 21:26:49    209s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:26:49    209s] +--------+----------------+----------------+
[11/09 21:26:49    209s] |  Layer |     Created    |     Deleted    |
[11/09 21:26:49    209s] +--------+----------------+----------------+
[11/09 21:26:49    209s] | metal1 |        4       |       NA       |
[11/09 21:26:49    209s] |   via  |        8       |        0       |
[11/09 21:26:49    209s] | metal2 |        4       |       NA       |
[11/09 21:26:49    209s] +--------+----------------+----------------+
[11/09 21:26:49    209s] #- End addRing (date=11/09 21:26:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.1M, current mem=1196.1M)
[11/09 21:26:49    209s] <CMD> setPlaceMode -congEffort medium
[11/09 21:26:49    209s] <CMD> placeDesign -inPlaceOpt
[11/09 21:26:49    209s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:26:49    209s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:26:49    209s] *** Starting placeDesign concurrent flow ***
[11/09 21:26:49    209s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:26:49    209s] Set Using Default Delay Limit as 101.
[11/09 21:26:49    209s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:26:49    209s] Set Default Net Delay as 0 ps.
[11/09 21:26:49    209s] Set Default Net Load as 0 pF. 
[11/09 21:26:49    209s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:26:49    209s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:26:49    209s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:26:49    209s] Begin IPO call back ...
[11/09 21:26:49    209s] End IPO call back ...
[11/09 21:26:49    209s] #################################################################################
[11/09 21:26:49    209s] # Design Stage: PostRoute
[11/09 21:26:49    209s] # Design Name: layout_lab_design
[11/09 21:26:49    209s] # Design Mode: 90nm
[11/09 21:26:49    209s] # Analysis Mode: MMMC OCV 
[11/09 21:26:49    209s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:49    209s] # Signoff Settings: SI On 
[11/09 21:26:49    209s] #################################################################################
[11/09 21:26:49    209s] Setting infinite Tws ...
[11/09 21:26:49    209s] First Iteration Infinite Tw... 
[11/09 21:26:49    209s] Calculate early delays in OCV mode...
[11/09 21:26:49    209s] Calculate late delays in OCV mode...
[11/09 21:26:49    209s] Topological Sorting (CPU = 0:00:00.0, MEM = 1194.1M, InitMEM = 1194.1M)
[11/09 21:26:49    209s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:26:49    209s] Updating RC grid for preRoute extraction ...
[11/09 21:26:49    209s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:49    209s] Initializing multi-corner resistance tables ...
[11/09 21:26:49    209s] Total number of fetched objects 718
[11/09 21:26:49    209s] AAE_INFO-618: Total number of nets in the design is 727,  98.6 percent of the nets selected for SI analysis
[11/09 21:26:49    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:49    209s] End delay calculation. (MEM=1248.46 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:26:49    209s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:26:49    209s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1248.5M) ***
[11/09 21:26:49    209s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1248.5M)
[11/09 21:26:49    209s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:26:49    209s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1248.5M)
[11/09 21:26:49    209s] Starting SI iteration 2
[11/09 21:26:49    209s] Calculate early delays in OCV mode...
[11/09 21:26:49    209s] Calculate late delays in OCV mode...
[11/09 21:26:49    209s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:26:49    209s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:49    209s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 718. 
[11/09 21:26:49    209s] Total number of fetched objects 718
[11/09 21:26:49    209s] AAE_INFO-618: Total number of nets in the design is 727,  0.0 percent of the nets selected for SI analysis
[11/09 21:26:49    209s] End delay calculation. (MEM=1256.51 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:26:49    209s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1256.5M) ***
[11/09 21:26:49    209s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:26:49    209s] Set Using Default Delay Limit as 1000.
[11/09 21:26:49    209s] Set Default Net Delay as 1000 ps.
[11/09 21:26:49    209s] Set Default Net Load as 0.5 pF. 
[11/09 21:26:49    209s] *** Start deleteBufferTree ***
[11/09 21:26:49    209s] Info: Detect buffers to remove automatically.
[11/09 21:26:49    209s] Analyzing netlist ...
[11/09 21:26:49    209s] Updating netlist
[11/09 21:26:49    209s] 
[11/09 21:26:49    209s] *summary: 52 instances (buffers/inverters) removed
[11/09 21:26:49    209s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:26:49    209s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:26:49    209s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:26:49    209s] Deleted 57278 physical insts (cell - / prefix -).
[11/09 21:26:49    210s] *** Starting "NanoPlace(TM) placement v#1 (mem=1234.3M)" ...
[11/09 21:26:49    210s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:26:49    210s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:26:49    210s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:26:49    210s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:26:49    210s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:26:49    210s] Core basic site is core
[11/09 21:26:49    210s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:49    210s] Apply auto density screen in pre-place stage.
[11/09 21:26:49    210s] Auto density screen increases utilization from 0.042 to 0.042
[11/09 21:26:49    210s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.3M
[11/09 21:26:49    210s] Average module density = 0.042.
[11/09 21:26:49    210s] Density for the design = 0.042.
[11/09 21:26:49    210s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 102959 sites (7413062 um^2).
[11/09 21:26:49    210s] Pin Density = 0.02171.
[11/09 21:26:49    210s]             = total # of pins 2243 / total area 103320.
[11/09 21:26:49    210s] Initial padding reaches pin density 0.413 for top
[11/09 21:26:49    210s] Initial padding increases density from 0.042 to 0.069 for top
[11/09 21:26:49    210s] === lastAutoLevel = 8 
[11/09 21:26:49    210s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:26:49    210s] Iteration  1: Total net bbox = 7.027e+04 (3.02e+04 4.00e+04)
[11/09 21:26:49    210s]               Est.  stn bbox = 8.270e+04 (3.64e+04 4.63e+04)
[11/09 21:26:49    210s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.3M
[11/09 21:26:49    210s] Iteration  2: Total net bbox = 7.027e+04 (3.02e+04 4.00e+04)
[11/09 21:26:49    210s]               Est.  stn bbox = 8.270e+04 (3.64e+04 4.63e+04)
[11/09 21:26:49    210s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.3M
[11/09 21:26:50    210s] Iteration  3: Total net bbox = 6.240e+04 (3.29e+04 2.95e+04)
[11/09 21:26:50    210s]               Est.  stn bbox = 8.054e+04 (4.19e+04 3.87e+04)
[11/09 21:26:50    210s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1250.3M
[11/09 21:26:50    210s] Iteration  4: Total net bbox = 5.589e+04 (3.00e+04 2.59e+04)
[11/09 21:26:50    210s]               Est.  stn bbox = 7.320e+04 (3.82e+04 3.50e+04)
[11/09 21:26:50    210s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    210s] Iteration  5: Total net bbox = 5.049e+04 (2.52e+04 2.53e+04)
[11/09 21:26:50    210s]               Est.  stn bbox = 6.627e+04 (3.21e+04 3.42e+04)
[11/09 21:26:50    210s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    210s] Iteration  6: Total net bbox = 6.559e+04 (3.34e+04 3.22e+04)
[11/09 21:26:50    210s]               Est.  stn bbox = 8.682e+04 (4.36e+04 4.32e+04)
[11/09 21:26:50    210s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    210s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:50    210s] Congestion driven padding in post-place stage.
[11/09 21:26:50    210s] Congestion driven padding increases utilization from 0.069 to 0.069
[11/09 21:26:50    210s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    210s] Iteration  7: Total net bbox = 6.992e+04 (3.67e+04 3.32e+04)
[11/09 21:26:50    210s]               Est.  stn bbox = 9.139e+04 (4.71e+04 4.43e+04)
[11/09 21:26:50    210s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    210s] Iteration  8: Total net bbox = 6.992e+04 (3.67e+04 3.32e+04)
[11/09 21:26:50    210s]               Est.  stn bbox = 9.139e+04 (4.71e+04 4.43e+04)
[11/09 21:26:50    210s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    210s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:50    210s] Congestion driven padding in post-place stage.
[11/09 21:26:50    210s] Congestion driven padding increases utilization from 0.069 to 0.069
[11/09 21:26:50    210s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    211s] Iteration  9: Total net bbox = 8.077e+04 (4.27e+04 3.80e+04)
[11/09 21:26:50    211s]               Est.  stn bbox = 1.049e+05 (5.47e+04 5.02e+04)
[11/09 21:26:50    211s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:50    211s] Iteration 10: Total net bbox = 8.077e+04 (4.27e+04 3.80e+04)
[11/09 21:26:50    211s]               Est.  stn bbox = 1.049e+05 (5.47e+04 5.02e+04)
[11/09 21:26:50    211s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:51    211s] Iteration 11: Total net bbox = 1.009e+05 (5.39e+04 4.69e+04)
[11/09 21:26:51    211s]               Est.  stn bbox = 1.259e+05 (6.64e+04 5.95e+04)
[11/09 21:26:51    211s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1250.3M
[11/09 21:26:51    211s] Iteration 12: Total net bbox = 1.009e+05 (5.39e+04 4.69e+04)
[11/09 21:26:51    211s]               Est.  stn bbox = 1.259e+05 (6.64e+04 5.95e+04)
[11/09 21:26:51    211s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:51    211s] Iteration 13: Total net bbox = 1.009e+05 (5.39e+04 4.69e+04)
[11/09 21:26:51    211s]               Est.  stn bbox = 1.259e+05 (6.64e+04 5.95e+04)
[11/09 21:26:51    211s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.3M
[11/09 21:26:51    211s] *** cost = 1.009e+05 (5.39e+04 4.69e+04) (cpu for global=0:00:01.7) real=0:00:02.0***
[11/09 21:26:51    211s] Core Placement runtime cpu: 0:00:01.6 real: 0:00:02.0
[11/09 21:26:51    211s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:26:51    211s] Type 'man IMPSP-9025' for more detail.
[11/09 21:26:51    211s] #spOpts: mergeVia=F 
[11/09 21:26:51    211s] Core basic site is core
[11/09 21:26:51    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:51    211s] *** Starting refinePlace (0:03:32 mem=1250.3M) ***
[11/09 21:26:51    211s] Total net bbox length = 1.009e+05 (5.393e+04 4.692e+04) (ext = 2.319e+04)
[11/09 21:26:51    211s] Starting refinePlace ...
[11/09 21:26:51    211s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:51    211s] default core: bins with density >  0.75 =    0 % ( 0 / 90 )
[11/09 21:26:51    211s] Density distribution unevenness ratio = 84.226%
[11/09 21:26:51    211s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:51    211s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1250.3MB) @(0:03:32 - 0:03:32).
[11/09 21:26:51    211s] Move report: preRPlace moves 638 insts, mean move: 7.77 um, max move: 16.37 um
[11/09 21:26:51    211s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/U22): (2492.15, 936.42) --> (2491.20, 921.00)
[11/09 21:26:51    211s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: XNOR2X1
[11/09 21:26:51    211s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:51    211s] Placement tweakage begins.
[11/09 21:26:51    211s] wire length = 1.308e+05
[11/09 21:26:51    211s] wire length = 1.259e+05
[11/09 21:26:51    211s] Placement tweakage ends.
[11/09 21:26:51    211s] Move report: tweak moves 105 insts, mean move: 33.62 um, max move: 130.80 um
[11/09 21:26:51    211s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]): (2467.20, 981.00) --> (2568.00, 1011.00)
[11/09 21:26:51    211s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:51    211s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1250.3MB) @(0:03:32 - 0:03:32).
[11/09 21:26:51    211s] Move report: Detail placement moves 638 insts, mean move: 12.83 um, max move: 136.18 um
[11/09 21:26:51    211s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]): (2467.97, 974.85) --> (2568.00, 1011.00)
[11/09 21:26:51    211s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1250.3MB
[11/09 21:26:51    211s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:51    211s]   maximum (X+Y) =       136.18 um
[11/09 21:26:51    211s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]) with max move: (2467.97, 974.849) -> (2568, 1011)
[11/09 21:26:51    211s]   mean    (X+Y) =        12.83 um
[11/09 21:26:51    211s] Total instances flipped for WireLenOpt: 27
[11/09 21:26:51    211s] Summary Report:
[11/09 21:26:51    211s] Instances move: 638 (out of 638 movable)
[11/09 21:26:51    211s] Instances flipped: 0
[11/09 21:26:51    211s] Mean displacement: 12.83 um
[11/09 21:26:51    211s] Max displacement: 136.18 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]) (2467.97, 974.849) -> (2568, 1011)
[11/09 21:26:51    211s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:26:51    211s] Total instances moved : 638
[11/09 21:26:51    211s] Total net bbox length = 9.758e+04 (5.039e+04 4.719e+04) (ext = 2.302e+04)
[11/09 21:26:51    211s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1250.3MB
[11/09 21:26:51    211s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1250.3MB) @(0:03:32 - 0:03:32).
[11/09 21:26:51    211s] *** Finished refinePlace (0:03:32 mem=1250.3M) ***
[11/09 21:26:51    211s] *** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=1250.3M) ***
[11/09 21:26:51    211s] #spOpts: mergeVia=F 
[11/09 21:26:51    211s] Core basic site is core
[11/09 21:26:51    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:51    211s] default core: bins with density >  0.75 =    0 % ( 0 / 90 )
[11/09 21:26:51    211s] Density distribution unevenness ratio = 84.226%
[11/09 21:26:51    211s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:26:51    211s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:51    211s] Core basic site is core
[11/09 21:26:51    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:51    211s] #spOpts: mergeVia=F 
[11/09 21:26:51    211s] GigaOpt running with 1 threads.
[11/09 21:26:51    211s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:51    211s] #spOpts: mergeVia=F 
[11/09 21:26:51    211s] Summary for sequential cells idenfication: 
[11/09 21:26:51    211s] Identified SBFF number: 3
[11/09 21:26:51    211s] Identified MBFF number: 0
[11/09 21:26:51    211s] Not identified SBFF number: 0
[11/09 21:26:51    211s] Not identified MBFF number: 0
[11/09 21:26:51    211s] Number of sequential cells which are not FFs: 1
[11/09 21:26:51    211s] 
[11/09 21:26:51    211s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:51    211s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:51    211s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:51    211s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:51    211s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:51    211s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:51    211s] 	...
[11/09 21:26:51    211s] 	Reporting only the 20 first cells found...
[11/09 21:26:51    211s] 
[11/09 21:26:51    211s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1173.8M, totSessionCpu=0:03:32 **
[11/09 21:26:51    211s] *** optDesign -preCTS ***
[11/09 21:26:51    211s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:26:51    211s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:26:51    211s] Hold Target Slack: user slack 0
[11/09 21:26:51    211s] Summary for sequential cells idenfication: 
[11/09 21:26:51    211s] Identified SBFF number: 3
[11/09 21:26:51    211s] Identified MBFF number: 0
[11/09 21:26:51    211s] Not identified SBFF number: 0
[11/09 21:26:51    211s] Not identified MBFF number: 0
[11/09 21:26:51    211s] Number of sequential cells which are not FFs: 1
[11/09 21:26:51    211s] 
[11/09 21:26:51    211s] Start to check current routing status for nets...
[11/09 21:26:51    211s] Using hname+ instead name for net compare
[11/09 21:26:51    211s] All nets will be re-routed.
[11/09 21:26:51    211s] End to check current routing status for nets (mem=1173.8M)
[11/09 21:26:51    211s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=1173.8M
[11/09 21:26:51    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=1173.8M
[11/09 21:26:51    212s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:51    212s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:26:51    212s] [PSP] Initial Peak syMemory usage = 1173.8 MB
[11/09 21:26:51    212s] (I)       Reading DB...
[11/09 21:26:51    212s] (I)       congestionReportName   : 
[11/09 21:26:51    212s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:51    212s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:51    212s] (I)       doTrackAssignment      : 1
[11/09 21:26:51    212s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:51    212s] (I)       numThreads             : 1
[11/09 21:26:51    212s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:51    212s] (I)       honorPin               : false
[11/09 21:26:51    212s] (I)       honorPinGuide          : true
[11/09 21:26:51    212s] (I)       honorPartition         : false
[11/09 21:26:51    212s] (I)       allowPartitionCrossover: false
[11/09 21:26:51    212s] (I)       honorSingleEntry       : true
[11/09 21:26:51    212s] (I)       honorSingleEntryStrong : true
[11/09 21:26:51    212s] (I)       handleViaSpacingRule   : false
[11/09 21:26:51    212s] (I)       handleEolSpacingRule   : false
[11/09 21:26:51    212s] (I)       PDConstraint           : none
[11/09 21:26:51    212s] (I)       expBetterNDRHandling   : false
[11/09 21:26:51    212s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:51    212s] (I)       routingEffortLevel     : 3
[11/09 21:26:51    212s] (I)       effortLevel            : standard
[11/09 21:26:51    212s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:51    212s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:51    212s] (I)       numRowsPerGCell        : 1
[11/09 21:26:51    212s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:51    212s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:51    212s] (I)       multiThreadingTA       : 1
[11/09 21:26:51    212s] (I)       blockedPinEscape       : 1
[11/09 21:26:51    212s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:51    212s] (I)       betterClockWireModeling: 1
[11/09 21:26:51    212s] (I)       congestionCleanMode    : 0
[11/09 21:26:51    212s] (I)       optimizationMode       : false
[11/09 21:26:51    212s] (I)       routeSecondPG          : false
[11/09 21:26:51    212s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:51    212s] (I)       scenicBound            : 1.15
[11/09 21:26:51    212s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:51    212s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:51    212s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:51    212s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:51    212s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:51    212s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:51    212s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:51    212s] (I)       localRouteEffort       : 1.00
[11/09 21:26:51    212s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:51    212s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:51    212s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:51    212s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:51    212s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:51    212s] (I)       blockTrack             : 
[11/09 21:26:51    212s] (I)       routeVias              : 
[11/09 21:26:51    212s] (I)       readTROption           : true
[11/09 21:26:51    212s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:51    212s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:51    212s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:51    212s] (I)       before initializing RouteDB syMemory usage = 1173.8 MB
[11/09 21:26:51    212s] (I)       starting read tracks
[11/09 21:26:51    212s] (I)       build grid graph
[11/09 21:26:51    212s] (I)       build grid graph start
[11/09 21:26:51    212s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:51    212s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:51    212s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:51    212s] (I)       build grid graph end
[11/09 21:26:51    212s] (I)       numViaLayers=2
[11/09 21:26:51    212s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:51    212s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:51    212s] (I)       end build via table
[11/09 21:26:51    212s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:51    212s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:51    212s] (I)       readDataFromPlaceDB
[11/09 21:26:51    212s] (I)       Read net information..
[11/09 21:26:51    212s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:26:51    212s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:51    212s] 
[11/09 21:26:51    212s] (I)       build grid graph start
[11/09 21:26:51    212s] (I)       build grid graph end
[11/09 21:26:51    212s] (I)       Model blockage into capacity
[11/09 21:26:51    212s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:51    212s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:51    212s] (I)       blocked area on Layer2 : 3035913570000  (25.82%)
[11/09 21:26:51    212s] (I)       blocked area on Layer3 : 1775168010000  (15.10%)
[11/09 21:26:51    212s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:51    212s] 
[11/09 21:26:51    212s] (I)       totalPins=2211  totalGlobalPin=2112 (95.52%)
[11/09 21:26:51    212s] (I)       Number of ignored nets = 16
[11/09 21:26:51    212s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:51    212s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:51    212s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:51    212s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:51    212s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:51    212s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:51    212s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:51    212s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:51    212s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:26:51    212s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:51    212s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1173.8 MB
[11/09 21:26:51    212s] (I)       Layer1  viaCost=200.00
[11/09 21:26:51    212s] (I)       Layer2  viaCost=100.00
[11/09 21:26:51    212s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:51    212s] (I)       routing area        :  (0, 0) - (3456000, 3402000)
[11/09 21:26:51    212s] (I)       core area           :  (350400, 351000) - (3105600, 3051000)
[11/09 21:26:51    212s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:51    212s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:51    212s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:51    212s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:51    212s] (I)       grid                :   115   113     3
[11/09 21:26:51    212s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:51    212s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:51    212s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:51    212s] (I)       Default wire space  :   900   900   900
[11/09 21:26:51    212s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:51    212s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:51    212s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:51    212s] (I)       Total num of tracks :     0  1440  1134
[11/09 21:26:51    212s] (I)       Num of masks        :     1     1     1
[11/09 21:26:51    212s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:51    212s] (I)       --------------------------------------------------------
[11/09 21:26:51    212s] 
[11/09 21:26:51    212s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:51    212s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:26:51    212s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:51    212s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:51    212s] [NR-eGR] ========================================
[11/09 21:26:51    212s] [NR-eGR] 
[11/09 21:26:51    212s] (I)       After initializing earlyGlobalRoute syMemory usage = 1173.8 MB
[11/09 21:26:51    212s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:26:51    212s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:26:51    212s] (I)       ============= Initialization =============
[11/09 21:26:51    212s] (I)       total 2D Cap : 269117 = (120838 H, 148279 V)
[11/09 21:26:51    212s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:26:51    212s] (I)       ============  Phase 1a Route ============
[11/09 21:26:51    212s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:51    212s] (I)       Usage: 4040 = (2014 H, 2026 V) = (1.67% H, 1.37% V) = (6.042e+04um H, 6.078e+04um V)
[11/09 21:26:51    212s] (I)       
[11/09 21:26:51    212s] (I)       ============  Phase 1b Route ============
[11/09 21:26:51    212s] (I)       Usage: 4040 = (2014 H, 2026 V) = (1.67% H, 1.37% V) = (6.042e+04um H, 6.078e+04um V)
[11/09 21:26:51    212s] (I)       
[11/09 21:26:51    212s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.212000e+05um
[11/09 21:26:51    212s] (I)       ============  Phase 1c Route ============
[11/09 21:26:51    212s] (I)       Usage: 4040 = (2014 H, 2026 V) = (1.67% H, 1.37% V) = (6.042e+04um H, 6.078e+04um V)
[11/09 21:26:51    212s] (I)       
[11/09 21:26:51    212s] (I)       ============  Phase 1d Route ============
[11/09 21:26:51    212s] (I)       Usage: 4040 = (2014 H, 2026 V) = (1.67% H, 1.37% V) = (6.042e+04um H, 6.078e+04um V)
[11/09 21:26:51    212s] (I)       
[11/09 21:26:51    212s] (I)       ============  Phase 1e Route ============
[11/09 21:26:51    212s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:51    212s] (I)       Usage: 4040 = (2014 H, 2026 V) = (1.67% H, 1.37% V) = (6.042e+04um H, 6.078e+04um V)
[11/09 21:26:51    212s] (I)       
[11/09 21:26:51    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.212000e+05um
[11/09 21:26:51    212s] [NR-eGR] 
[11/09 21:26:51    212s] (I)       ============  Phase 1l Route ============
[11/09 21:26:51    212s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:51    212s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:26:51    212s] (I)       total 2D Cap : 269489 = (120915 H, 148574 V)
[11/09 21:26:51    212s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:26:51    212s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:26:51    212s] (I)       ============= track Assignment ============
[11/09 21:26:51    212s] (I)       extract Global 3D Wires
[11/09 21:26:51    212s] (I)       Extract Global WL : time=0.00
[11/09 21:26:51    212s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:51    212s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:51    212s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:51    212s] (I)       End Greedy Track Assignment
[11/09 21:26:51    212s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:26:51    212s] [NR-eGR] Layer2(metal2)(V) length: 6.445050e+04um, number of vias: 3261
[11/09 21:26:51    212s] [NR-eGR] Layer3(metal3)(H) length: 6.283200e+04um, number of vias: 0
[11/09 21:26:51    212s] [NR-eGR] Total length: 1.272825e+05um, number of vias: 5456
[11/09 21:26:51    212s] [NR-eGR] End Peak syMemory usage = 1169.8 MB
[11/09 21:26:51    212s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[11/09 21:26:51    212s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=1169.8M
[11/09 21:26:51    212s] Updating RC grid for preRoute extraction ...
[11/09 21:26:51    212s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:51    212s] Initializing multi-corner resistance tables ...
[11/09 21:26:51    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=1169.8M
[11/09 21:26:51    212s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:26:51    212s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:51    212s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:51    212s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:51    212s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:51    212s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:51    212s]       RC Corner Indexes            0   
[11/09 21:26:51    212s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:51    212s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:51    212s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:51    212s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:51    212s] Shrink Factor                : 1.00000
[11/09 21:26:51    212s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:51    212s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:51    212s] Using capacitance table file ...
[11/09 21:26:51    212s] Updating RC grid for preRoute extraction ...
[11/09 21:26:51    212s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:51    212s] Initializing multi-corner resistance tables ...
[11/09 21:26:51    212s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1169.762M)
[11/09 21:26:51    212s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:26:51    212s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:51    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=1169.8M
[11/09 21:26:51    212s] #spOpts: mergeVia=F 
[11/09 21:26:51    212s] Core basic site is core
[11/09 21:26:51    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:51    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=1169.8M
[11/09 21:26:51    212s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:51    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=1169.8M
[11/09 21:26:51    212s] #spOpts: mergeVia=F 
[11/09 21:26:51    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=1169.8M
[11/09 21:26:51    212s] *** Starting optimizing excluded clock nets MEM= 1169.8M) ***
[11/09 21:26:51    212s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1169.8M) ***
[11/09 21:26:51    212s] #################################################################################
[11/09 21:26:51    212s] # Design Stage: PreRoute
[11/09 21:26:51    212s] # Design Name: layout_lab_design
[11/09 21:26:51    212s] # Design Mode: 90nm
[11/09 21:26:51    212s] # Analysis Mode: MMMC OCV 
[11/09 21:26:51    212s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:51    212s] # Signoff Settings: SI Off 
[11/09 21:26:51    212s] #################################################################################
[11/09 21:26:51    212s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:51    212s] Calculate early delays in OCV mode...
[11/09 21:26:51    212s] Calculate late delays in OCV mode...
[11/09 21:26:51    212s] Topological Sorting (CPU = 0:00:00.0, MEM = 1167.8M, InitMEM = 1167.8M)
[11/09 21:26:52    212s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:52    212s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:52    212s] Total number of fetched objects 666
[11/09 21:26:52    212s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:52    212s] End delay calculation. (MEM=1233.2 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:26:52    212s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1233.2M) ***
[11/09 21:26:52    212s] The useful skew maximum allowed delay is: 0.3
[11/09 21:26:52    212s] Begin: GigaOpt high fanout net optimization
[11/09 21:26:52    212s] Info: 16 io nets excluded
[11/09 21:26:52    212s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:52    212s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:52    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=1249.2M
[11/09 21:26:52    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=1249.2M
[11/09 21:26:52    212s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=1249.2M
[11/09 21:26:52    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=1249.2M
[11/09 21:26:52    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1255.4M
[11/09 21:26:52    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1255.4M
[11/09 21:26:52    212s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:52    212s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:26:52    212s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:52    212s] |     4.23%|        -|   0.100|   0.000|   0:00:00.0| 1369.9M|
[11/09 21:26:52    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:52    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:52    212s] |     4.23%|        -|   0.100|   0.000|   0:00:00.0| 1369.9M|
[11/09 21:26:52    212s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:52    212s] 
[11/09 21:26:52    212s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1369.9M) ***
[11/09 21:26:52    212s] End: GigaOpt high fanout net optimization
[11/09 21:26:52    212s] Begin: GigaOpt DRV Optimization
[11/09 21:26:52    212s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:26:52    212s] Info: 16 io nets excluded
[11/09 21:26:52    212s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:52    212s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:52    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1350.8M
[11/09 21:26:52    212s] #spOpts: mergeVia=F 
[11/09 21:26:52    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1350.8M
[11/09 21:26:52    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1350.8M
[11/09 21:26:52    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1350.8M
[11/09 21:26:52    212s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:52    212s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:52    212s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:52    212s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:52    212s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:52    212s] Info: violation cost 25.791269 (cap = 25.791269, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:52    212s] |     0   |     0   |    29   |     29  |     0   |     0   |     0   |     0   | 3.38 |          0|          0|          0|   4.23  |            |           |
[11/09 21:26:52    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:52    212s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |         29|          0|          0|   4.32  |   0:00:00.0|    1369.9M|
[11/09 21:26:52    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:52    212s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|   4.32  |   0:00:00.0|    1369.9M|
[11/09 21:26:52    212s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:52    212s] 
[11/09 21:26:52    212s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1369.9M) ***
[11/09 21:26:52    212s] 
[11/09 21:26:52    212s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:26:52    212s] End: GigaOpt DRV Optimization
[11/09 21:26:52    212s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1226.2M, totSessionCpu=0:03:33 **
[11/09 21:26:52    212s] Begin: GigaOpt Global Optimization
[11/09 21:26:52    212s] *info: use new DP (enabled)
[11/09 21:26:52    212s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:26:52    212s] Info: 16 io nets excluded
[11/09 21:26:52    212s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:52    212s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:26:52    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1226.2M
[11/09 21:26:52    212s] #spOpts: mergeVia=F 
[11/09 21:26:52    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1226.2M
[11/09 21:26:52    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1226.2M
[11/09 21:26:52    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1226.2M
[11/09 21:26:52    213s] *info: 16 io nets excluded
[11/09 21:26:52    213s] *info: 2 clock nets excluded
[11/09 21:26:52    213s] *info: 2 special nets excluded.
[11/09 21:26:52    213s] *info: 9 no-driver nets excluded.
[11/09 21:26:53    213s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:26:53    213s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:26:53    213s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:26:53    213s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:26:53    213s] |   0.000|   0.000|     4.32%|   0:00:00.0| 1375.8M|     osu05|       NA| NA                                                 |
[11/09 21:26:53    213s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1375.8M) ***
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1375.8M) ***
[11/09 21:26:53    213s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:26:53    213s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:26:53    213s] End: GigaOpt Global Optimization
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] Active setup views:
[11/09 21:26:53    213s]  osu05
[11/09 21:26:53    213s]   Dominating endpoints: 0
[11/09 21:26:53    213s]   Dominating TNS: -0.000
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] *** Timing Is met
[11/09 21:26:53    213s] *** Check timing (0:00:00.0)
[11/09 21:26:53    213s] Info: 16 io nets excluded
[11/09 21:26:53    213s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:53    213s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1240.2M
[11/09 21:26:53    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1240.2M
[11/09 21:26:53    213s] **INFO: Flow update: Design is easy to close.
[11/09 21:26:53    213s] *** Timing Is met
[11/09 21:26:53    213s] *** Check timing (0:00:00.0)
[11/09 21:26:53    213s] *** Timing Is met
[11/09 21:26:53    213s] *** Check timing (0:00:00.0)
[11/09 21:26:53    213s] Info: 16 io nets excluded
[11/09 21:26:53    213s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:53    213s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1238.2M
[11/09 21:26:53    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1238.2M
[11/09 21:26:53    213s] Begin: Area Reclaim Optimization
[11/09 21:26:53    213s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:53    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=1375.8M
[11/09 21:26:53    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=1375.8M
[11/09 21:26:53    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1375.8M
[11/09 21:26:53    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1375.8M
[11/09 21:26:53    213s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.32
[11/09 21:26:53    213s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:53    213s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:26:53    213s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:53    213s] |     4.32%|        -|   0.000|   0.000|   0:00:00.0| 1375.8M|
[11/09 21:26:53    213s] |     4.32%|        0|   0.000|   0.000|   0:00:00.0| 1375.8M|
[11/09 21:26:53    213s] |     4.32%|        0|   0.000|   0.000|   0:00:00.0| 1375.8M|
[11/09 21:26:53    213s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:53    213s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.32
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:26:53    213s] --------------------------------------------------------------
[11/09 21:26:53    213s] |                                   | Total     | Sequential |
[11/09 21:26:53    213s] --------------------------------------------------------------
[11/09 21:26:53    213s] | Num insts resized                 |       0  |       0    |
[11/09 21:26:53    213s] | Num insts undone                  |       0  |       0    |
[11/09 21:26:53    213s] | Num insts Downsized               |       0  |       0    |
[11/09 21:26:53    213s] | Num insts Samesized               |       0  |       0    |
[11/09 21:26:53    213s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:26:53    213s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:26:53    213s] --------------------------------------------------------------
[11/09 21:26:53    213s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:26:53    213s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1242.21M, totSessionCpu=0:03:34).
[11/09 21:26:53    213s] *** Steiner Routed Nets: 10.647%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:53    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1242.2M
[11/09 21:26:53    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1242.2M
[11/09 21:26:53    213s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:53    213s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:26:53    213s] [NR-eGR] Initial Peak syMemory usage = 1242.2 MB
[11/09 21:26:53    213s] (I)       Reading DB...
[11/09 21:26:53    213s] (I)       congestionReportName   : 
[11/09 21:26:53    213s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:53    213s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:53    213s] (I)       doTrackAssignment      : 1
[11/09 21:26:53    213s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:53    213s] (I)       numThreads             : 1
[11/09 21:26:53    213s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:53    213s] (I)       honorPin               : false
[11/09 21:26:53    213s] (I)       honorPinGuide          : true
[11/09 21:26:53    213s] (I)       honorPartition         : false
[11/09 21:26:53    213s] (I)       allowPartitionCrossover: false
[11/09 21:26:53    213s] (I)       honorSingleEntry       : true
[11/09 21:26:53    213s] (I)       honorSingleEntryStrong : true
[11/09 21:26:53    213s] (I)       handleViaSpacingRule   : false
[11/09 21:26:53    213s] (I)       handleEolSpacingRule   : false
[11/09 21:26:53    213s] (I)       PDConstraint           : none
[11/09 21:26:53    213s] (I)       expBetterNDRHandling   : false
[11/09 21:26:53    213s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:53    213s] (I)       routingEffortLevel     : 3
[11/09 21:26:53    213s] (I)       effortLevel            : standard
[11/09 21:26:53    213s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:53    213s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:53    213s] (I)       numRowsPerGCell        : 1
[11/09 21:26:53    213s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:53    213s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:53    213s] (I)       multiThreadingTA       : 1
[11/09 21:26:53    213s] (I)       blockedPinEscape       : 1
[11/09 21:26:53    213s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:53    213s] (I)       betterClockWireModeling: 1
[11/09 21:26:53    213s] (I)       congestionCleanMode    : 0
[11/09 21:26:53    213s] (I)       optimizationMode       : false
[11/09 21:26:53    213s] (I)       routeSecondPG          : false
[11/09 21:26:53    213s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:53    213s] (I)       scenicBound            : 1.15
[11/09 21:26:53    213s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:53    213s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:53    213s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:53    213s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:53    213s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:53    213s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:53    213s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:53    213s] (I)       localRouteEffort       : 1.00
[11/09 21:26:53    213s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:53    213s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:53    213s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:53    213s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:53    213s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:53    213s] (I)       blockTrack             : 
[11/09 21:26:53    213s] (I)       routeVias              : 
[11/09 21:26:53    213s] (I)       readTROption           : true
[11/09 21:26:53    213s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:53    213s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:53    213s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:53    213s] (I)       before initializing RouteDB syMemory usage = 1242.2 MB
[11/09 21:26:53    213s] (I)       starting read tracks
[11/09 21:26:53    213s] (I)       build grid graph
[11/09 21:26:53    213s] (I)       build grid graph start
[11/09 21:26:53    213s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:53    213s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:53    213s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:53    213s] (I)       build grid graph end
[11/09 21:26:53    213s] (I)       numViaLayers=2
[11/09 21:26:53    213s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:53    213s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:53    213s] (I)       end build via table
[11/09 21:26:53    213s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:53    213s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:53    213s] (I)       readDataFromPlaceDB
[11/09 21:26:53    213s] (I)       Read net information..
[11/09 21:26:53    213s] [NR-eGR] Read numTotalNets=695  numIgnoredNets=18
[11/09 21:26:53    213s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] (I)       build grid graph start
[11/09 21:26:53    213s] (I)       build grid graph end
[11/09 21:26:53    213s] (I)       Model blockage into capacity
[11/09 21:26:53    213s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:53    213s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:53    213s] (I)       blocked area on Layer2 : 3035913570000  (25.82%)
[11/09 21:26:53    213s] (I)       blocked area on Layer3 : 1775168010000  (15.10%)
[11/09 21:26:53    213s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] (I)       totalPins=2265  totalGlobalPin=2121 (93.64%)
[11/09 21:26:53    213s] (I)       Number of ignored nets = 18
[11/09 21:26:53    213s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:53    213s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:53    213s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:53    213s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:53    213s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:53    213s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:53    213s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:53    213s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:53    213s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:26:53    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:53    213s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1242.2 MB
[11/09 21:26:53    213s] (I)       Layer1  viaCost=200.00
[11/09 21:26:53    213s] (I)       Layer2  viaCost=100.00
[11/09 21:26:53    213s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:53    213s] (I)       routing area        :  (0, 0) - (3456000, 3402000)
[11/09 21:26:53    213s] (I)       core area           :  (350400, 351000) - (3105600, 3051000)
[11/09 21:26:53    213s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:53    213s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:53    213s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:53    213s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:53    213s] (I)       grid                :   115   113     3
[11/09 21:26:53    213s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:53    213s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:53    213s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:53    213s] (I)       Default wire space  :   900   900   900
[11/09 21:26:53    213s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:53    213s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:53    213s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:53    213s] (I)       Total num of tracks :     0  1440  1134
[11/09 21:26:53    213s] (I)       Num of masks        :     1     1     1
[11/09 21:26:53    213s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:53    213s] (I)       --------------------------------------------------------
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:53    213s] [NR-eGR] Rule id 0. Nets 677 
[11/09 21:26:53    213s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:53    213s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:53    213s] [NR-eGR] ========================================
[11/09 21:26:53    213s] [NR-eGR] 
[11/09 21:26:53    213s] (I)       After initializing earlyGlobalRoute syMemory usage = 1242.2 MB
[11/09 21:26:53    213s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:26:53    213s] (I)       ============= Initialization =============
[11/09 21:26:53    213s] (I)       total 2D Cap : 269117 = (120838 H, 148279 V)
[11/09 21:26:53    213s] [NR-eGR] Layer group 1: route 677 net(s) in layer range [2, 3]
[11/09 21:26:53    213s] (I)       ============  Phase 1a Route ============
[11/09 21:26:53    213s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:53    213s] (I)       Usage: 4040 = (2018 H, 2022 V) = (1.67% H, 1.36% V) = (6.054e+04um H, 6.066e+04um V)
[11/09 21:26:53    213s] (I)       
[11/09 21:26:53    213s] (I)       ============  Phase 1b Route ============
[11/09 21:26:53    213s] (I)       Usage: 4040 = (2018 H, 2022 V) = (1.67% H, 1.36% V) = (6.054e+04um H, 6.066e+04um V)
[11/09 21:26:53    213s] (I)       
[11/09 21:26:53    213s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.212000e+05um
[11/09 21:26:53    213s] (I)       ============  Phase 1c Route ============
[11/09 21:26:53    213s] (I)       Usage: 4040 = (2018 H, 2022 V) = (1.67% H, 1.36% V) = (6.054e+04um H, 6.066e+04um V)
[11/09 21:26:53    213s] (I)       
[11/09 21:26:53    213s] (I)       ============  Phase 1d Route ============
[11/09 21:26:53    213s] (I)       Usage: 4040 = (2018 H, 2022 V) = (1.67% H, 1.36% V) = (6.054e+04um H, 6.066e+04um V)
[11/09 21:26:53    213s] (I)       
[11/09 21:26:53    213s] (I)       ============  Phase 1e Route ============
[11/09 21:26:53    213s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:53    213s] (I)       Usage: 4040 = (2018 H, 2022 V) = (1.67% H, 1.36% V) = (6.054e+04um H, 6.066e+04um V)
[11/09 21:26:53    213s] (I)       
[11/09 21:26:53    213s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.212000e+05um
[11/09 21:26:53    213s] [NR-eGR] 
[11/09 21:26:53    213s] (I)       ============  Phase 1l Route ============
[11/09 21:26:53    213s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:53    213s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:26:53    213s] (I)       total 2D Cap : 269489 = (120915 H, 148574 V)
[11/09 21:26:53    213s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:26:53    213s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:26:53    213s] (I)       ============= track Assignment ============
[11/09 21:26:53    213s] (I)       extract Global 3D Wires
[11/09 21:26:53    213s] (I)       Extract Global WL : time=0.00
[11/09 21:26:53    213s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:53    213s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:53    213s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:53    213s] (I)       End Greedy Track Assignment
[11/09 21:26:53    213s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2249
[11/09 21:26:53    213s] [NR-eGR] Layer2(metal2)(V) length: 6.443850e+04um, number of vias: 3279
[11/09 21:26:53    213s] [NR-eGR] Layer3(metal3)(H) length: 6.305760e+04um, number of vias: 0
[11/09 21:26:53    213s] [NR-eGR] Total length: 1.274961e+05um, number of vias: 5528
[11/09 21:26:53    213s] [NR-eGR] End Peak syMemory usage = 1220.0 MB
[11/09 21:26:53    213s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:26:53    213s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:26:53    213s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:53    213s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:53    213s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:53    213s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:53    213s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:53    213s]       RC Corner Indexes            0   
[11/09 21:26:53    213s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:53    213s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:53    213s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:53    213s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:53    213s] Shrink Factor                : 1.00000
[11/09 21:26:53    213s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:53    213s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:53    213s] Using capacitance table file ...
[11/09 21:26:53    213s] Updating RC grid for preRoute extraction ...
[11/09 21:26:53    213s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:53    213s] Initializing multi-corner resistance tables ...
[11/09 21:26:53    213s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1220.008M)
[11/09 21:26:53    213s] Compute RC Scale Done ...
[11/09 21:26:53    213s] #################################################################################
[11/09 21:26:53    213s] # Design Stage: PreRoute
[11/09 21:26:53    213s] # Design Name: layout_lab_design
[11/09 21:26:53    213s] # Design Mode: 90nm
[11/09 21:26:53    213s] # Analysis Mode: MMMC OCV 
[11/09 21:26:53    213s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:53    213s] # Signoff Settings: SI Off 
[11/09 21:26:53    213s] #################################################################################
[11/09 21:26:53    213s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:53    213s] Calculate early delays in OCV mode...
[11/09 21:26:53    213s] Calculate late delays in OCV mode...
[11/09 21:26:53    213s] Topological Sorting (CPU = 0:00:00.0, MEM = 1275.2M, InitMEM = 1275.2M)
[11/09 21:26:53    213s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:53    213s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:53    213s] Total number of fetched objects 695
[11/09 21:26:53    213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:53    213s] End delay calculation. (MEM=1267.44 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:53    213s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1267.4M) ***
[11/09 21:26:53    213s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:26:53    213s] Info: 16 io nets excluded
[11/09 21:26:53    213s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:53    213s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:53    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=1267.4M
[11/09 21:26:53    213s] Core basic site is core
[11/09 21:26:53    213s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:53    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=1267.4M
[11/09 21:26:53    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1267.4M
[11/09 21:26:53    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1267.4M
[11/09 21:26:53    213s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:53    213s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:53    213s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:53    213s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:53    213s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:53    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:53    213s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|   4.32  |            |           |
[11/09 21:26:53    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:53    213s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|   4.32  |   0:00:00.0|    1359.0M|
[11/09 21:26:53    213s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1359.0M) ***
[11/09 21:26:53    213s] 
[11/09 21:26:53    213s] End: GigaOpt postEco DRV Optimization
[11/09 21:26:53    213s] **INFO: Flow update: Design timing is met.
[11/09 21:26:53    213s] **INFO: Flow update: Design timing is met.
[11/09 21:26:53    213s] **INFO: Flow update: Design timing is met.
[11/09 21:26:53    213s] *** Steiner Routed Nets: 2.590%; Threshold: 100; Threshold for Hold: 100
[11/09 21:26:53    213s] Start to check current routing status for nets...
[11/09 21:26:53    213s] Using hname+ instead name for net compare
[11/09 21:26:53    213s] All nets are already routed correctly.
[11/09 21:26:53    213s] End to check current routing status for nets (mem=1339.9M)
[11/09 21:26:53    213s] doiPBLastSyncSlave
[11/09 21:26:53    214s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:26:53    214s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:53    214s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:53    214s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:53    214s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:53    214s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:53    214s]       RC Corner Indexes            0   
[11/09 21:26:53    214s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:53    214s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:53    214s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:53    214s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:53    214s] Shrink Factor                : 1.00000
[11/09 21:26:53    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:53    214s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:53    214s] Using capacitance table file ...
[11/09 21:26:53    214s] Updating RC grid for preRoute extraction ...
[11/09 21:26:53    214s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:53    214s] Initializing multi-corner resistance tables ...
[11/09 21:26:53    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1203.262M)
[11/09 21:26:53    214s] #################################################################################
[11/09 21:26:53    214s] # Design Stage: PreRoute
[11/09 21:26:53    214s] # Design Name: layout_lab_design
[11/09 21:26:53    214s] # Design Mode: 90nm
[11/09 21:26:53    214s] # Analysis Mode: MMMC OCV 
[11/09 21:26:53    214s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:53    214s] # Signoff Settings: SI Off 
[11/09 21:26:53    214s] #################################################################################
[11/09 21:26:53    214s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:53    214s] Calculate early delays in OCV mode...
[11/09 21:26:53    214s] Calculate late delays in OCV mode...
[11/09 21:26:53    214s] Topological Sorting (CPU = 0:00:00.0, MEM = 1201.3M, InitMEM = 1201.3M)
[11/09 21:26:54    214s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:54    214s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:54    214s] Total number of fetched objects 695
[11/09 21:26:54    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:54    214s] End delay calculation. (MEM=1267.44 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:26:54    214s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1267.4M) ***
[11/09 21:26:54    214s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1210.2M, totSessionCpu=0:03:34 **
[11/09 21:26:54    214s] *** Finished optDesign ***
[11/09 21:26:54    214s] 
[11/09 21:26:54    214s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.3 real=0:00:03.3)
[11/09 21:26:54    214s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:26:54    214s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:26:54    214s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[11/09 21:26:54    214s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:54    214s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:26:54    214s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:26:54    214s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:26:54    214s] *** Starting "NanoPlace(TM) placement v#1 (mem=1188.0M)" ...
[11/09 21:26:54    214s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:26:54    214s] #std cell=667 (0 fixed + 667 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:26:54    214s] #ioInst=24 #net=695 #term=2301 #term/net=3.31, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:26:54    214s] stdCell: 667 single + 0 double + 0 multi
[11/09 21:26:54    214s] Total standard cell length = 10.7064 (mm), area = 0.3212 (mm^2)
[11/09 21:26:54    214s] Core basic site is core
[11/09 21:26:54    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:54    214s] Apply auto density screen in pre-place stage.
[11/09 21:26:54    214s] Auto density screen increases utilization from 0.043 to 0.043
[11/09 21:26:54    214s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1188.0M
[11/09 21:26:54    214s] Average module density = 0.043.
[11/09 21:26:54    214s] Density for the design = 0.043.
[11/09 21:26:54    214s]        = stdcell_area 4461 sites (321192 um^2) / alloc_area 102959 sites (7413062 um^2).
[11/09 21:26:54    214s] Pin Density = 0.02227.
[11/09 21:26:54    214s]             = total # of pins 2301 / total area 103320.
[11/09 21:26:54    214s] Initial padding reaches pin density 0.410 for top
[11/09 21:26:54    214s] Initial padding increases density from 0.043 to 0.072 for top
[11/09 21:26:54    214s] === lastAutoLevel = 8 
[11/09 21:26:54    214s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:26:54    214s] Iteration  1: Total net bbox = 1.022e+05 (5.52e+04 4.70e+04)
[11/09 21:26:54    214s]               Est.  stn bbox = 1.265e+05 (6.72e+04 5.93e+04)
[11/09 21:26:54    214s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1188.0M
[11/09 21:26:54    214s] Iteration  8: Total net bbox = 8.904e+04 (4.71e+04 4.19e+04)
[11/09 21:26:54    214s]               Est.  stn bbox = 1.129e+05 (5.89e+04 5.40e+04)
[11/09 21:26:54    214s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1204.0M
[11/09 21:26:54    214s] Iteration  9: Total net bbox = 9.883e+04 (5.25e+04 4.63e+04)
[11/09 21:26:54    214s]               Est.  stn bbox = 1.231e+05 (6.45e+04 5.86e+04)
[11/09 21:26:54    214s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1204.0M
[11/09 21:26:55    215s] Iteration 10: Total net bbox = 1.043e+05 (5.61e+04 4.82e+04)
[11/09 21:26:55    215s]               Est.  stn bbox = 1.290e+05 (6.85e+04 6.05e+04)
[11/09 21:26:55    215s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1204.0M
[11/09 21:26:55    215s] Iteration 11: Total net bbox = 1.054e+05 (5.69e+04 4.85e+04)
[11/09 21:26:55    215s]               Est.  stn bbox = 1.302e+05 (6.93e+04 6.09e+04)
[11/09 21:26:55    215s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1204.0M
[11/09 21:26:55    215s] Iteration 12: Total net bbox = 1.054e+05 (5.69e+04 4.85e+04)
[11/09 21:26:55    215s]               Est.  stn bbox = 1.302e+05 (6.93e+04 6.09e+04)
[11/09 21:26:55    215s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1204.0M
[11/09 21:26:55    215s] Iteration 13: Total net bbox = 1.054e+05 (5.69e+04 4.85e+04)
[11/09 21:26:55    215s]               Est.  stn bbox = 1.302e+05 (6.93e+04 6.09e+04)
[11/09 21:26:55    215s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1204.0M
[11/09 21:26:55    215s] *** cost = 1.054e+05 (5.69e+04 4.85e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
[11/09 21:26:55    215s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
[11/09 21:26:55    215s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:26:55    215s] Type 'man IMPSP-9025' for more detail.
[11/09 21:26:55    215s] #spOpts: mergeVia=F 
[11/09 21:26:55    215s] Core basic site is core
[11/09 21:26:55    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:55    215s] *** Starting refinePlace (0:03:35 mem=1204.0M) ***
[11/09 21:26:55    215s] Total net bbox length = 1.054e+05 (5.687e+04 4.851e+04) (ext = 2.297e+04)
[11/09 21:26:55    215s] Starting refinePlace ...
[11/09 21:26:55    215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:55    215s] default core: bins with density >  0.75 =    0 % ( 0 / 90 )
[11/09 21:26:55    215s] Density distribution unevenness ratio = 84.160%
[11/09 21:26:55    215s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:55    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1204.0MB) @(0:03:35 - 0:03:35).
[11/09 21:26:55    215s] Move report: preRPlace moves 667 insts, mean move: 7.93 um, max move: 20.84 um
[11/09 21:26:55    215s] 	Max move on inst (I0/LD/T_SR_0/curr_val_reg[5]): (2155.80, 846.44) --> (2150.40, 831.00)
[11/09 21:26:55    215s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:26:55    215s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:55    215s] Placement tweakage begins.
[11/09 21:26:55    215s] wire length = 1.344e+05
[11/09 21:26:55    215s] wire length = 1.292e+05
[11/09 21:26:55    215s] Placement tweakage ends.
[11/09 21:26:55    215s] Move report: tweak moves 110 insts, mean move: 38.97 um, max move: 258.00 um
[11/09 21:26:55    215s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC162_n55): (2361.60, 621.00) --> (2133.60, 591.00)
[11/09 21:26:55    215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:55    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1204.0MB) @(0:03:35 - 0:03:35).
[11/09 21:26:55    215s] Move report: Detail placement moves 667 insts, mean move: 13.92 um, max move: 269.87 um
[11/09 21:26:55    215s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC162_n55): (2362.26, 632.21) --> (2133.60, 591.00)
[11/09 21:26:55    215s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1204.0MB
[11/09 21:26:55    215s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:55    215s]   maximum (X+Y) =       269.87 um
[11/09 21:26:55    215s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC162_n55) with max move: (2362.26, 632.208) -> (2133.6, 591)
[11/09 21:26:55    215s]   mean    (X+Y) =        13.92 um
[11/09 21:26:55    215s] Total instances flipped for WireLenOpt: 31
[11/09 21:26:55    215s] Summary Report:
[11/09 21:26:55    215s] Instances move: 667 (out of 667 movable)
[11/09 21:26:55    215s] Instances flipped: 0
[11/09 21:26:55    215s] Mean displacement: 13.92 um
[11/09 21:26:55    215s] Max displacement: 269.87 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC162_n55) (2362.26, 632.208) -> (2133.6, 591)
[11/09 21:26:55    215s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:26:55    215s] Total instances moved : 667
[11/09 21:26:55    215s] Total net bbox length = 1.021e+05 (5.323e+04 4.884e+04) (ext = 2.291e+04)
[11/09 21:26:55    215s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1204.0MB
[11/09 21:26:55    215s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1204.0MB) @(0:03:35 - 0:03:35).
[11/09 21:26:55    215s] *** Finished refinePlace (0:03:35 mem=1204.0M) ***
[11/09 21:26:55    215s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1204.0M) ***
[11/09 21:26:55    215s] #spOpts: mergeVia=F 
[11/09 21:26:55    215s] Core basic site is core
[11/09 21:26:55    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:55    215s] default core: bins with density >  0.75 =    0 % ( 0 / 90 )
[11/09 21:26:55    215s] Density distribution unevenness ratio = 84.160%
[11/09 21:26:55    215s] *** Finishing placeDesign concurrent flow ***
[11/09 21:26:55    215s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 1168.5M **
[11/09 21:26:55    215s] Command spTest is not supported.
[11/09 21:26:55    215s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:26:55    215s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:26:55    215s] Severity  ID               Count  Summary                                  
[11/09 21:26:55    215s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:26:55    215s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/09 21:26:55    215s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:26:55    215s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:26:55    215s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:26:55    215s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:26:55    215s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:26:55    215s] *** Message Summary: 12 warning(s), 0 error(s)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] <CMD> checkPlace
[11/09 21:26:55    215s] Core basic site is core
[11/09 21:26:55    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:55    215s] Begin checking placement ... (start mem=1168.5M, init mem=1168.5M)
[11/09 21:26:55    215s] *info: Placed = 667           
[11/09 21:26:55    215s] *info: Unplaced = 0           
[11/09 21:26:55    215s] Placement Density:4.32%(321192/7439040)
[11/09 21:26:55    215s] Placement Density (including fixed std cells):4.32%(321192/7439040)
[11/09 21:26:55    215s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1168.5M)
[11/09 21:26:55    215s] <CMD> sroute
[11/09 21:26:55    215s] #- Begin sroute (date=11/09 21:26:55, mem=1168.5M)
[11/09 21:26:55    215s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:26:55 2019 ***
[11/09 21:26:55    215s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:26:55    215s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Begin option processing ...
[11/09 21:26:55    215s] srouteConnectPowerBump set to false
[11/09 21:26:55    215s] routeSpecial set to true
[11/09 21:26:55    215s] srouteConnectConverterPin set to false
[11/09 21:26:55    215s] srouteFollowCorePinEnd set to 3
[11/09 21:26:55    215s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:26:55    215s] sroutePadPinAllPorts set to true
[11/09 21:26:55    215s] sroutePreserveExistingRoutes set to true
[11/09 21:26:55    215s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:26:55    215s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2049.00 megs.
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Reading DB technology information...
[11/09 21:26:55    215s] Finished reading DB technology information.
[11/09 21:26:55    215s] Reading floorplan and netlist information...
[11/09 21:26:55    215s] Finished reading floorplan and netlist information.
[11/09 21:26:55    215s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:26:55    215s] Read in 38 macros, 22 used
[11/09 21:26:55    215s] Read in 691 components
[11/09 21:26:55    215s]   667 core components: 0 unplaced, 667 placed, 0 fixed
[11/09 21:26:55    215s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:26:55    215s] Read in 16 logical pins
[11/09 21:26:55    215s] Read in 16 nets
[11/09 21:26:55    215s] Read in 2 special nets, 2 routed
[11/09 21:26:55    215s] Read in 1342 terminals
[11/09 21:26:55    215s] Begin power routing ...
[11/09 21:26:55    215s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:26:55    215s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:26:55    215s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:26:55    215s] CPU time for FollowPin 0 seconds
[11/09 21:26:55    215s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:26:55    215s] CPU time for FollowPin 0 seconds
[11/09 21:26:55    215s]   Number of IO ports routed: 8
[11/09 21:26:55    215s]   Number of Block ports routed: 0
[11/09 21:26:55    215s]   Number of Stripe ports routed: 0
[11/09 21:26:55    215s]   Number of Core ports routed: 182
[11/09 21:26:55    215s]   Number of Pad ports routed: 0
[11/09 21:26:55    215s]   Number of Power Bump ports routed: 0
[11/09 21:26:55    215s]   Number of Followpin connections: 91
[11/09 21:26:55    215s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2051.00 megs.
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s]  Begin updating DB with routing results ...
[11/09 21:26:55    215s]  Updating DB with 24 via definition ...
[11/09 21:26:55    215s] 
sroute post-processing starts at Sat Nov  9 21:26:55 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:26:55    215s] sroute post-processing ends at Sat Nov  9 21:26:55 2019

sroute post-processing starts at Sat Nov  9 21:26:55 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:26:55    215s] sroute post-processing ends at Sat Nov  9 21:26:55 2019
sroute created 289 wires.
[11/09 21:26:55    215s] ViaGen created 192 vias and deleted 0 via to avoid violation.
[11/09 21:26:55    215s] +--------+----------------+----------------+
[11/09 21:26:55    215s] |  Layer |     Created    |     Deleted    |
[11/09 21:26:55    215s] +--------+----------------+----------------+
[11/09 21:26:55    215s] | metal1 |       283      |       NA       |
[11/09 21:26:55    215s] |   via  |       188      |        0       |
[11/09 21:26:55    215s] | metal2 |        4       |       NA       |
[11/09 21:26:55    215s] |  via2  |        4       |        0       |
[11/09 21:26:55    215s] | metal3 |        2       |       NA       |
[11/09 21:26:55    215s] +--------+----------------+----------------+
[11/09 21:26:55    215s] #- End sroute (date=11/09 21:26:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1170.8M, current mem=1170.8M)
[11/09 21:26:55    215s] <CMD> trialRoute
[11/09 21:26:55    215s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:55    215s] Set wireMPool w/ noThreadCheck
[11/09 21:26:55    215s] *** Starting trialRoute (mem=1168.5M) ***
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Using hname+ instead name for net compare
[11/09 21:26:55    215s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:26:55    215s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:26:55    215s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:26:55    215s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1168.5M)
[11/09 21:26:55    215s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Nr of prerouted/Fixed nets = 16
[11/09 21:26:55    215s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:26:55    215s] routingBox: (1200 1500) (3454800 3400500)
[11/09 21:26:55    215s] coreBox:    (350400 351000) (3105600 3051000)
[11/09 21:26:55    215s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M):
[11/09 21:26:55    215s] Est net length = 1.243e+05um = 6.308e+04H + 6.126e+04V
[11/09 21:26:55    215s] Usage: (2.4%H 2.8%V) = (7.416e+04um 1.203e+05um) = (6135 4008)
[11/09 21:26:55    215s] Obstruct: 1160 = 576 (2.3%H) + 584 (2.3%V)
[11/09 21:26:55    215s] Overflow: 31 = 0 (0.00% H) + 31 (0.13% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M):
[11/09 21:26:55    215s] Usage: (2.3%H 2.8%V) = (7.401e+04um 1.203e+05um) = (6123 4008)
[11/09 21:26:55    215s] Overflow: 30 = 0 (0.00% H) + 30 (0.12% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M):
[11/09 21:26:55    215s] Usage: (2.3%H 2.8%V) = (7.381e+04um 1.203e+05um) = (6106 4009)
[11/09 21:26:55    215s] Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M):
[11/09 21:26:55    215s] Usage: (2.3%H 2.8%V) = (7.385e+04um 1.204e+05um) = (6109 4012)
[11/09 21:26:55    215s] Overflow: 23 = 0 (0.00% H) + 23 (0.09% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1a-1d Overflow: 0.00% H + 0.09% V (0:00:00.0 1168.5M)

[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M):
[11/09 21:26:55    215s] Usage: (2.3%H 2.8%V) = (7.385e+04um 1.205e+05um) = (6109 4013)
[11/09 21:26:55    215s] Overflow: 18 = 0 (0.00% H) + 18 (0.07% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M):
[11/09 21:26:55    215s] Usage: (2.3%H 2.8%V) = (7.404e+04um 1.206e+05um) = (6125 4017)
[11/09 21:26:55    215s] Overflow: 9 = 0 (0.00% H) + 9 (0.04% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Congestion distribution:
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Remain	cntH		cntV
[11/09 21:26:55    215s] --------------------------------------
[11/09 21:26:55    215s]  -1:	0	 0.00%	9	 0.04%
[11/09 21:26:55    215s] --------------------------------------
[11/09 21:26:55    215s]   0:	0	 0.00%	186	 0.75%
[11/09 21:26:55    215s]   1:	0	 0.00%	207	 0.84%
[11/09 21:26:55    215s]   2:	27	 0.11%	428	 1.73%
[11/09 21:26:55    215s]   3:	96	 0.39%	566	 2.29%
[11/09 21:26:55    215s]   4:	100	 0.40%	691	 2.79%
[11/09 21:26:55    215s]   5:	24535	99.10%	22663	91.57%
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1e-1f Overflow: 0.00% H + 0.04% V (0:00:00.0 1168.5M)

[11/09 21:26:55    215s] Global route (cpu=0.0s real=0.0s 1168.5M)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] *** After '-updateRemainTrks' operation: 
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Usage: (2.3%H 2.8%V) = (7.404e+04um 1.206e+05um) = (6125 4017)
[11/09 21:26:55    215s] Overflow: 9 = 0 (0.00% H) + 9 (0.04% V)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Phase 1l Overflow: 0.00% H + 0.04% V (0:00:00.0 1168.5M)

[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Congestion distribution:
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Remain	cntH		cntV
[11/09 21:26:55    215s] --------------------------------------
[11/09 21:26:55    215s]  -1:	0	 0.00%	9	 0.04%
[11/09 21:26:55    215s] --------------------------------------
[11/09 21:26:55    215s]   0:	0	 0.00%	186	 0.75%
[11/09 21:26:55    215s]   1:	0	 0.00%	207	 0.84%
[11/09 21:26:55    215s]   2:	27	 0.11%	428	 1.73%
[11/09 21:26:55    215s]   3:	96	 0.39%	566	 2.29%
[11/09 21:26:55    215s]   4:	100	 0.40%	691	 2.79%
[11/09 21:26:55    215s]   5:	24535	99.10%	22663	91.57%
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1168.5M) ***
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Using trMTFlushLazyWireDel= 1
[11/09 21:26:55    215s] Not using mpools for CRoute
[11/09 21:26:55    215s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:26:55    215s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M)
[11/09 21:26:55    215s] Not using mpools for CRoute
[11/09 21:26:55    215s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M)
[11/09 21:26:55    215s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:26:55    215s] Cleanup real= 0:00:00.0
[11/09 21:26:55    215s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1168.5M)
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Total length: 1.271e+05um, number of vias: 4455
[11/09 21:26:55    215s] M1(H) length: 0.000e+00um, number of vias: 2253
[11/09 21:26:55    215s] M2(V) length: 6.517e+04um, number of vias: 2202
[11/09 21:26:55    215s] M3(H) length: 6.190e+04um
[11/09 21:26:55    215s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1168.5M) ***
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Skipping QALenRecalc
[11/09 21:26:55    215s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:26:55    215s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:26:55    215s] *** Finished all Phases (cpu=0:00:00.0 mem=1168.5M) ***
[11/09 21:26:55    215s] trMTFlushLazyWireDel was already disabled
[11/09 21:26:55    215s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:26:55    215s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:26:55    215s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:26:55    215s] Peak Memory Usage was 1168.5M 
[11/09 21:26:55    215s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.5
[11/09 21:26:55    215s]   TrialRoute full (called 11x) runtime= 0:00:00.5
[11/09 21:26:55    215s]   GlbRouteEst (called 10x) runtime= 0:00:00.0
[11/09 21:26:55    215s] *** Finished trialRoute (cpu=0:00:00.0 mem=1168.5M) ***
[11/09 21:26:55    215s] 
[11/09 21:26:55    215s] Set wireMPool w/ threadCheck
[11/09 21:26:55    215s] <CMD> timeDesign -preCTS
[11/09 21:26:55    215s] Start to check current routing status for nets...
[11/09 21:26:55    215s] Using hname+ instead name for net compare
[11/09 21:26:55    215s] All nets are already routed correctly.
[11/09 21:26:55    215s] End to check current routing status for nets (mem=1170.3M)
[11/09 21:26:55    215s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:26:55    215s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:55    215s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:55    215s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:55    215s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:55    215s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:55    215s]       RC Corner Indexes            0   
[11/09 21:26:55    215s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:55    215s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:55    215s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:55    215s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:55    215s] Shrink Factor                : 1.00000
[11/09 21:26:55    215s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:55    215s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:55    215s] Using capacitance table file ...
[11/09 21:26:55    215s] Updating RC grid for preRoute extraction ...
[11/09 21:26:55    215s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:55    215s] Initializing multi-corner resistance tables ...
[11/09 21:26:55    215s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1170.301M)
[11/09 21:26:55    215s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:55    215s] #################################################################################
[11/09 21:26:55    215s] # Design Stage: PreRoute
[11/09 21:26:55    215s] # Design Name: layout_lab_design
[11/09 21:26:55    215s] # Design Mode: 90nm
[11/09 21:26:55    215s] # Analysis Mode: MMMC OCV 
[11/09 21:26:55    215s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:55    215s] # Signoff Settings: SI On 
[11/09 21:26:55    215s] #################################################################################
[11/09 21:26:55    215s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:55    215s] Calculate early delays in OCV mode...
[11/09 21:26:55    215s] Calculate late delays in OCV mode...
[11/09 21:26:55    215s] Topological Sorting (CPU = 0:00:00.0, MEM = 1171.3M, InitMEM = 1171.3M)
[11/09 21:26:55    215s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:55    215s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:55    215s] Total number of fetched objects 695
[11/09 21:26:55    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:55    215s] End delay calculation. (MEM=1236.73 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:55    215s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1236.7M) ***
[11/09 21:26:55    215s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:36 mem=1236.7M)
[11/09 21:26:56    216s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.422  |  4.422  |  5.269  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.318%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:26:56    216s] Total CPU time: 0.43 sec
[11/09 21:26:56    216s] Total Real time: 1.0 sec
[11/09 21:26:56    216s] Total Memory Usage: 1176.5 Mbytes
[11/09 21:26:56    216s] <CMD> setOptMode -yieldEffort none
[11/09 21:26:56    216s] <CMD> setOptMode -highEffort
[11/09 21:26:56    216s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:26:56    216s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:26:56    216s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:26:56    216s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:26:56    216s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:26:56    216s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:26:56    216s] <CMD> optDesign -preCTS -drv
[11/09 21:26:56    216s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:56    216s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:26:56    216s] #spOpts: mergeVia=F 
[11/09 21:26:56    216s] Core basic site is core
[11/09 21:26:56    216s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:56    216s] #spOpts: mergeVia=F 
[11/09 21:26:56    216s] GigaOpt running with 1 threads.
[11/09 21:26:56    216s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:56    216s] #spOpts: mergeVia=F 
[11/09 21:26:56    216s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:56    216s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:56    216s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:56    216s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:56    216s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:56    216s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:56    216s] 	...
[11/09 21:26:56    216s] 	Reporting only the 20 first cells found...
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1174.3M, totSessionCpu=0:03:36 **
[11/09 21:26:56    216s] *** optDesign -preCTS ***
[11/09 21:26:56    216s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:26:56    216s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:26:56    216s] Hold Target Slack: user slack 0
[11/09 21:26:56    216s] Multi-VT timing optimization disabled based on library information.
[11/09 21:26:56    216s] Summary for sequential cells idenfication: 
[11/09 21:26:56    216s] Identified SBFF number: 3
[11/09 21:26:56    216s] Identified MBFF number: 0
[11/09 21:26:56    216s] Not identified SBFF number: 0
[11/09 21:26:56    216s] Not identified MBFF number: 0
[11/09 21:26:56    216s] Number of sequential cells which are not FFs: 1
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] Start to check current routing status for nets...
[11/09 21:26:56    216s] Using hname+ instead name for net compare
[11/09 21:26:56    216s] All nets are already routed correctly.
[11/09 21:26:56    216s] End to check current routing status for nets (mem=1174.3M)
[11/09 21:26:56    216s] #################################################################################
[11/09 21:26:56    216s] # Design Stage: PreRoute
[11/09 21:26:56    216s] # Design Name: layout_lab_design
[11/09 21:26:56    216s] # Design Mode: 90nm
[11/09 21:26:56    216s] # Analysis Mode: MMMC OCV 
[11/09 21:26:56    216s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:56    216s] # Signoff Settings: SI Off 
[11/09 21:26:56    216s] #################################################################################
[11/09 21:26:56    216s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:56    216s] Calculate early delays in OCV mode...
[11/09 21:26:56    216s] Calculate late delays in OCV mode...
[11/09 21:26:56    216s] Topological Sorting (CPU = 0:00:00.0, MEM = 1172.3M, InitMEM = 1172.3M)
[11/09 21:26:56    216s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:56    216s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:56    216s] Total number of fetched objects 695
[11/09 21:26:56    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:56    216s] End delay calculation. (MEM=1237.75 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:26:56    216s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1237.8M) ***
[11/09 21:26:56    216s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:36 mem=1237.8M)
[11/09 21:26:56    216s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.422  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.318%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1174.5M, totSessionCpu=0:03:36 **
[11/09 21:26:56    216s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:56    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=1174.5M
[11/09 21:26:56    216s] #spOpts: mergeVia=F 
[11/09 21:26:56    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=1174.5M
[11/09 21:26:56    216s] *** Starting optimizing excluded clock nets MEM= 1174.5M) ***
[11/09 21:26:56    216s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1174.5M) ***
[11/09 21:26:56    216s] Begin: GigaOpt high fanout net optimization
[11/09 21:26:56    216s] Info: 16 io nets excluded
[11/09 21:26:56    216s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:56    216s] Summary for sequential cells idenfication: 
[11/09 21:26:56    216s] Identified SBFF number: 3
[11/09 21:26:56    216s] Identified MBFF number: 0
[11/09 21:26:56    216s] Not identified SBFF number: 0
[11/09 21:26:56    216s] Not identified MBFF number: 0
[11/09 21:26:56    216s] Number of sequential cells which are not FFs: 1
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:56    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=1184.5M
[11/09 21:26:56    216s] #spOpts: mergeVia=F 
[11/09 21:26:56    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=1184.5M
[11/09 21:26:56    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=1184.5M
[11/09 21:26:56    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1200.5M
[11/09 21:26:56    216s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=1253.6M
[11/09 21:26:56    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1253.6M
[11/09 21:26:56    216s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:56    216s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:26:56    216s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:56    216s] |     4.32%|        -|   0.100|   0.000|   0:00:00.0| 1368.1M|
[11/09 21:26:56    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:56    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:56    216s] |     4.32%|        -|   0.100|   0.000|   0:00:00.0| 1368.1M|
[11/09 21:26:56    216s] +----------+---------+--------+--------+------------+--------+
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1368.1M) ***
[11/09 21:26:56    216s] End: GigaOpt high fanout net optimization
[11/09 21:26:56    216s] Begin: GigaOpt DRV Optimization
[11/09 21:26:56    216s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:26:56    216s] Info: 16 io nets excluded
[11/09 21:26:56    216s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:56    216s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:26:56    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=1349.0M
[11/09 21:26:56    216s] #spOpts: mergeVia=F 
[11/09 21:26:56    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=1349.0M
[11/09 21:26:56    216s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=1349.0M
[11/09 21:26:56    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1349.0M
[11/09 21:26:56    216s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:56    216s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:56    216s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:56    216s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:56    216s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:56    216s] Info: violation cost 0.019187 (cap = 0.019187, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:56    216s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.42 |          0|          0|          0|   4.32  |            |           |
[11/09 21:26:56    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:56    216s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.42 |          1|          0|          0|   4.32  |   0:00:00.0|    1368.1M|
[11/09 21:26:56    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:56    216s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.42 |          0|          0|          0|   4.32  |   0:00:00.0|    1368.1M|
[11/09 21:26:56    216s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1368.1M) ***
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] *** Starting refinePlace (0:03:37 mem=1384.1M) ***
[11/09 21:26:56    216s] Total net bbox length = 1.021e+05 (5.324e+04 4.884e+04) (ext = 2.291e+04)
[11/09 21:26:56    216s] Starting refinePlace ...
[11/09 21:26:56    216s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:56    216s] default core: bins with density >  0.75 =    0 % ( 0 / 90 )
[11/09 21:26:56    216s] Density distribution unevenness ratio = 84.160%
[11/09 21:26:56    216s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:26:56    216s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1384.1MB) @(0:03:37 - 0:03:37).
[11/09 21:26:56    216s] Move report: preRPlace moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:26:56    216s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC181_n55): (2352.00, 771.00) --> (2354.40, 771.00)
[11/09 21:26:56    216s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:26:56    216s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:26:56    216s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:26:56    216s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1384.1MB) @(0:03:37 - 0:03:37).
[11/09 21:26:56    216s] Move report: Detail placement moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:26:56    216s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC181_n55): (2352.00, 771.00) --> (2354.40, 771.00)
[11/09 21:26:56    216s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1384.1MB
[11/09 21:26:56    216s] Statistics of distance of Instance movement in refine placement:
[11/09 21:26:56    216s]   maximum (X+Y) =         2.40 um
[11/09 21:26:56    216s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC181_n55) with max move: (2352, 771) -> (2354.4, 771)
[11/09 21:26:56    216s]   mean    (X+Y) =         2.40 um
[11/09 21:26:56    216s] Summary Report:
[11/09 21:26:56    216s] Instances move: 2 (out of 668 movable)
[11/09 21:26:56    216s] Instances flipped: 0
[11/09 21:26:56    216s] Mean displacement: 2.40 um
[11/09 21:26:56    216s] Max displacement: 2.40 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC181_n55) (2352, 771) -> (2354.4, 771)
[11/09 21:26:56    216s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:26:56    216s] Total instances moved : 2
[11/09 21:26:56    216s] Total net bbox length = 1.021e+05 (5.325e+04 4.884e+04) (ext = 2.291e+04)
[11/09 21:26:56    216s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1384.1MB
[11/09 21:26:56    216s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1384.1MB) @(0:03:37 - 0:03:37).
[11/09 21:26:56    216s] *** Finished refinePlace (0:03:37 mem=1384.1M) ***
[11/09 21:26:56    216s] *** maximum move = 2.40 um ***
[11/09 21:26:56    216s] *** Finished re-routing un-routed nets (1384.1M) ***
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1384.1M) ***
[11/09 21:26:56    216s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:26:56    216s] End: GigaOpt DRV Optimization
[11/09 21:26:56    216s] GigaOpt: Cleaning up trial route
[11/09 21:26:56    216s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=1365.0M
[11/09 21:26:56    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1365.0M
[11/09 21:26:56    216s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:26:56    216s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:26:56    216s] [PSP] Initial Peak syMemory usage = 1365.0 MB
[11/09 21:26:56    216s] (I)       Reading DB...
[11/09 21:26:56    216s] (I)       congestionReportName   : 
[11/09 21:26:56    216s] (I)       layerRangeFor2DCongestion : 
[11/09 21:26:56    216s] (I)       buildTerm2TermWires    : 1
[11/09 21:26:56    216s] (I)       doTrackAssignment      : 1
[11/09 21:26:56    216s] (I)       dumpBookshelfFiles     : 0
[11/09 21:26:56    216s] (I)       numThreads             : 1
[11/09 21:26:56    216s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:26:56    216s] (I)       honorPin               : false
[11/09 21:26:56    216s] (I)       honorPinGuide          : true
[11/09 21:26:56    216s] (I)       honorPartition         : false
[11/09 21:26:56    216s] (I)       allowPartitionCrossover: false
[11/09 21:26:56    216s] (I)       honorSingleEntry       : true
[11/09 21:26:56    216s] (I)       honorSingleEntryStrong : true
[11/09 21:26:56    216s] (I)       handleViaSpacingRule   : false
[11/09 21:26:56    216s] (I)       handleEolSpacingRule   : false
[11/09 21:26:56    216s] (I)       PDConstraint           : none
[11/09 21:26:56    216s] (I)       expBetterNDRHandling   : false
[11/09 21:26:56    216s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:26:56    216s] (I)       routingEffortLevel     : 3
[11/09 21:26:56    216s] (I)       effortLevel            : standard
[11/09 21:26:56    216s] [NR-eGR] minRouteLayer          : 2
[11/09 21:26:56    216s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:26:56    216s] (I)       numRowsPerGCell        : 1
[11/09 21:26:56    216s] (I)       speedUpLargeDesign     : 0
[11/09 21:26:56    216s] (I)       speedUpBlkViolationClean: 1
[11/09 21:26:56    216s] (I)       multiThreadingTA       : 1
[11/09 21:26:56    216s] (I)       blockedPinEscape       : 1
[11/09 21:26:56    216s] (I)       blkAwareLayerSwitching : 1
[11/09 21:26:56    216s] (I)       betterClockWireModeling: 1
[11/09 21:26:56    216s] (I)       congestionCleanMode    : 0
[11/09 21:26:56    216s] (I)       optimizationMode       : false
[11/09 21:26:56    216s] (I)       routeSecondPG          : false
[11/09 21:26:56    216s] (I)       punchThroughDistance   : 500.00
[11/09 21:26:56    216s] (I)       scenicBound            : 1.15
[11/09 21:26:56    216s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:26:56    216s] (I)       source-to-sink ratio   : 0.00
[11/09 21:26:56    216s] (I)       targetCongestionRatioH : 1.00
[11/09 21:26:56    216s] (I)       targetCongestionRatioV : 1.00
[11/09 21:26:56    216s] (I)       layerCongestionRatio   : 0.70
[11/09 21:26:56    216s] (I)       m1CongestionRatio      : 0.10
[11/09 21:26:56    216s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:26:56    216s] (I)       localRouteEffort       : 1.00
[11/09 21:26:56    216s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:26:56    216s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:26:56    216s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:26:56    216s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:26:56    216s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:26:56    216s] (I)       blockTrack             : 
[11/09 21:26:56    216s] (I)       routeVias              : 
[11/09 21:26:56    216s] (I)       readTROption           : true
[11/09 21:26:56    216s] (I)       extraSpacingFactor     : 1.00
[11/09 21:26:56    216s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:26:56    216s] (I)       routeSelectedNetsOnly  : false
[11/09 21:26:56    216s] (I)       before initializing RouteDB syMemory usage = 1365.0 MB
[11/09 21:26:56    216s] (I)       starting read tracks
[11/09 21:26:56    216s] (I)       build grid graph
[11/09 21:26:56    216s] (I)       build grid graph start
[11/09 21:26:56    216s] [NR-eGR] Layer1 has no routable track
[11/09 21:26:56    216s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:26:56    216s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:26:56    216s] (I)       build grid graph end
[11/09 21:26:56    216s] (I)       numViaLayers=2
[11/09 21:26:56    216s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:26:56    216s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:26:56    216s] (I)       end build via table
[11/09 21:26:56    216s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=214 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:26:56    216s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:26:56    216s] (I)       readDataFromPlaceDB
[11/09 21:26:56    216s] (I)       Read net information..
[11/09 21:26:56    216s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=16
[11/09 21:26:56    216s] (I)       Read testcase time = 0.000 seconds
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] (I)       build grid graph start
[11/09 21:26:56    216s] (I)       build grid graph end
[11/09 21:26:56    216s] (I)       Model blockage into capacity
[11/09 21:26:56    216s] (I)       Read numBlocks=1744  numPreroutedWires=0  numCapScreens=0
[11/09 21:26:56    216s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:26:56    216s] (I)       blocked area on Layer2 : 3049318260000  (25.94%)
[11/09 21:26:56    216s] (I)       blocked area on Layer3 : 1775714220000  (15.10%)
[11/09 21:26:56    216s] (I)       Modeling time = 0.000 seconds
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] (I)       totalPins=2271  totalGlobalPin=2199 (96.83%)
[11/09 21:26:56    216s] (I)       Number of ignored nets = 16
[11/09 21:26:56    216s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:26:56    216s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:26:56    216s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:26:56    216s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:26:56    216s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:26:56    216s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:26:56    216s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:26:56    216s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:26:56    216s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:26:56    216s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:26:56    216s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1365.0 MB
[11/09 21:26:56    216s] (I)       Layer1  viaCost=200.00
[11/09 21:26:56    216s] (I)       Layer2  viaCost=100.00
[11/09 21:26:56    216s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:26:56    216s] (I)       routing area        :  (0, 0) - (3456000, 3402000)
[11/09 21:26:56    216s] (I)       core area           :  (350400, 351000) - (3105600, 3051000)
[11/09 21:26:56    216s] (I)       Site Width          :  2400  (dbu)
[11/09 21:26:56    216s] (I)       Row Height          : 30000  (dbu)
[11/09 21:26:56    216s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:26:56    216s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:26:56    216s] (I)       grid                :   115   113     3
[11/09 21:26:56    216s] (I)       vertical capacity   :     0 30000     0
[11/09 21:26:56    216s] (I)       horizontal capacity :     0     0 30000
[11/09 21:26:56    216s] (I)       Default wire width  :   900   900  1500
[11/09 21:26:56    216s] (I)       Default wire space  :   900   900   900
[11/09 21:26:56    216s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:26:56    216s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:26:56    216s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:26:56    216s] (I)       Total num of tracks :     0  1440  1134
[11/09 21:26:56    216s] (I)       Num of masks        :     1     1     1
[11/09 21:26:56    216s] (I)       Num of trim masks   :     0     0     0
[11/09 21:26:56    216s] (I)       --------------------------------------------------------
[11/09 21:26:56    216s] 
[11/09 21:26:56    216s] [NR-eGR] ============ Routing rule table ============
[11/09 21:26:56    216s] [NR-eGR] Rule id 0. Nets 680 
[11/09 21:26:56    216s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:26:56    216s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:26:56    216s] [NR-eGR] ========================================
[11/09 21:26:56    216s] [NR-eGR] 
[11/09 21:26:56    216s] (I)       After initializing earlyGlobalRoute syMemory usage = 1365.0 MB
[11/09 21:26:56    216s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:26:56    216s] (I)       ============= Initialization =============
[11/09 21:26:56    216s] (I)       total 2D Cap : 269073 = (120832 H, 148241 V)
[11/09 21:26:56    216s] [NR-eGR] Layer group 1: route 680 net(s) in layer range [2, 3]
[11/09 21:26:56    216s] (I)       ============  Phase 1a Route ============
[11/09 21:26:56    216s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:26:56    216s] (I)       Usage: 4145 = (2073 H, 2072 V) = (1.72% H, 1.40% V) = (6.219e+04um H, 6.216e+04um V)
[11/09 21:26:56    216s] (I)       
[11/09 21:26:56    216s] (I)       ============  Phase 1b Route ============
[11/09 21:26:56    216s] (I)       Usage: 4145 = (2073 H, 2072 V) = (1.72% H, 1.40% V) = (6.219e+04um H, 6.216e+04um V)
[11/09 21:26:56    216s] (I)       
[11/09 21:26:56    216s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.243500e+05um
[11/09 21:26:56    216s] (I)       ============  Phase 1c Route ============
[11/09 21:26:56    216s] (I)       Usage: 4145 = (2073 H, 2072 V) = (1.72% H, 1.40% V) = (6.219e+04um H, 6.216e+04um V)
[11/09 21:26:56    216s] (I)       
[11/09 21:26:56    216s] (I)       ============  Phase 1d Route ============
[11/09 21:26:56    216s] (I)       Usage: 4145 = (2073 H, 2072 V) = (1.72% H, 1.40% V) = (6.219e+04um H, 6.216e+04um V)
[11/09 21:26:56    216s] (I)       
[11/09 21:26:56    216s] (I)       ============  Phase 1e Route ============
[11/09 21:26:56    216s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:26:56    216s] (I)       Usage: 4145 = (2073 H, 2072 V) = (1.72% H, 1.40% V) = (6.219e+04um H, 6.216e+04um V)
[11/09 21:26:56    216s] (I)       
[11/09 21:26:56    216s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.243500e+05um
[11/09 21:26:56    216s] [NR-eGR] 
[11/09 21:26:56    216s] (I)       ============  Phase 1l Route ============
[11/09 21:26:56    216s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:26:56    216s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:26:56    216s] (I)       total 2D Cap : 269462 = (120911 H, 148551 V)
[11/09 21:26:56    216s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[11/09 21:26:56    216s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[11/09 21:26:56    216s] (I)       ============= track Assignment ============
[11/09 21:26:56    216s] (I)       extract Global 3D Wires
[11/09 21:26:56    216s] (I)       Extract Global WL : time=0.00
[11/09 21:26:56    216s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:26:56    216s] (I)       Initialization real time=0.00 seconds
[11/09 21:26:56    216s] (I)       Kernel real time=0.01 seconds
[11/09 21:26:56    216s] (I)       End Greedy Track Assignment
[11/09 21:26:56    216s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2255
[11/09 21:26:56    216s] [NR-eGR] Layer2(metal2)(V) length: 6.592050e+04um, number of vias: 3428
[11/09 21:26:56    216s] [NR-eGR] Layer3(metal3)(H) length: 6.459120e+04um, number of vias: 0
[11/09 21:26:56    216s] [NR-eGR] Total length: 1.305117e+05um, number of vias: 5683
[11/09 21:26:56    216s] [NR-eGR] End Peak syMemory usage = 1219.6 MB
[11/09 21:26:56    216s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:26:56    216s] GigaOpt: Cleaning up extraction
[11/09 21:26:56    216s] Extraction called for design 'layout_lab_design' of instances=692 and nets=705 using extraction engine 'preRoute' .
[11/09 21:26:56    216s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:56    216s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:56    216s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:56    216s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:56    216s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:56    216s]       RC Corner Indexes            0   
[11/09 21:26:56    216s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:56    216s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:56    216s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:56    216s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:56    216s] Shrink Factor                : 1.00000
[11/09 21:26:56    216s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:56    216s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:56    216s] Using capacitance table file ...
[11/09 21:26:56    216s] Updating RC grid for preRoute extraction ...
[11/09 21:26:56    216s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:56    216s] Initializing multi-corner resistance tables ...
[11/09 21:26:56    216s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1219.562M)
[11/09 21:26:56    216s] GigaOpt: Cleaning up delay & timing
[11/09 21:26:56    216s] #################################################################################
[11/09 21:26:56    216s] # Design Stage: PreRoute
[11/09 21:26:56    216s] # Design Name: layout_lab_design
[11/09 21:26:56    216s] # Design Mode: 90nm
[11/09 21:26:56    216s] # Analysis Mode: MMMC OCV 
[11/09 21:26:56    216s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:56    216s] # Signoff Settings: SI Off 
[11/09 21:26:56    216s] #################################################################################
[11/09 21:26:56    216s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:56    216s] Calculate early delays in OCV mode...
[11/09 21:26:56    216s] Calculate late delays in OCV mode...
[11/09 21:26:56    216s] Topological Sorting (CPU = 0:00:00.0, MEM = 1217.6M, InitMEM = 1217.6M)
[11/09 21:26:57    217s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:57    217s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:57    217s] Total number of fetched objects 696
[11/09 21:26:57    217s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:57    217s] End delay calculation. (MEM=1266.99 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:26:57    217s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1267.0M) ***
[11/09 21:26:57    217s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:26:57    217s] Info: 16 io nets excluded
[11/09 21:26:57    217s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:57    217s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:57    217s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=1267.0M
[11/09 21:26:57    217s] Core basic site is core
[11/09 21:26:57    217s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:57    217s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=1267.0M
[11/09 21:26:57    217s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=1267.0M
[11/09 21:26:57    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1267.0M
[11/09 21:26:57    217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:57    217s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:26:57    217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:57    217s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:26:57    217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:57    217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:57    217s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.37 |          0|          0|          0|   4.32  |            |           |
[11/09 21:26:57    217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:26:57    217s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.37 |          0|          0|          0|   4.32  |   0:00:00.0|    1358.6M|
[11/09 21:26:57    217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1358.6M) ***
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:26:57    217s] GigaOpt: Cleaning up delay & timing
[11/09 21:26:57    217s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1225.0M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.369  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.321%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1225.0M, totSessionCpu=0:03:37 **
[11/09 21:26:57    217s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:57    217s] Reported timing to dir ./timingReports
[11/09 21:26:57    217s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1227.0M, totSessionCpu=0:03:37 **
[11/09 21:26:57    217s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.369  |  4.369  |  5.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.321%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1225.0M, totSessionCpu=0:03:37 **
[11/09 21:26:57    217s] *** Finished optDesign ***
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:01.7)
[11/09 21:26:57    217s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:26:57    217s] <CMD> clockDesign
[11/09 21:26:57    217s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:26:57    217s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:26:57    217s] <clockDesign CMD> ccopt_design -cts
[11/09 21:26:57    217s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:26:57    217s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:26:57    217s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:26:57    217s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:26:57    217s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:26:57    217s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:26:57    217s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:26:57    217s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:26:57    217s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:26:57    217s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:26:57    217s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:26:57    217s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:26:57    217s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:26:57    217s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:26:57    217s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:26:57    217s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:26:57    217s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:26:57    217s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1172.2M, totSessionCpu=0:03:38 **
[11/09 21:26:57    217s] **ERROR: (IMPCK-9000):	
[11/09 21:26:57    217s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:26:57    217s] Severity  ID               Count  Summary                                  
[11/09 21:26:57    217s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:26:57    217s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:26:57    217s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:26:57    217s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:26:57    217s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:26:57    217s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:26:57    217s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] <CMD> trialRoute
[11/09 21:26:57    217s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:26:57    217s] Set wireMPool w/ noThreadCheck
[11/09 21:26:57    217s] *** Starting trialRoute (mem=1172.2M) ***
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Using hname+ instead name for net compare
[11/09 21:26:57    217s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:26:57    217s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:26:57    217s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:26:57    217s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1172.2M)
[11/09 21:26:57    217s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Nr of prerouted/Fixed nets = 16
[11/09 21:26:57    217s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:26:57    217s] routingBox: (1200 1500) (3454800 3400500)
[11/09 21:26:57    217s] coreBox:    (350400 351000) (3105600 3051000)
[11/09 21:26:57    217s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M):
[11/09 21:26:57    217s] Est net length = 1.243e+05um = 6.305e+04H + 6.126e+04V
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.410e+04um 1.204e+05um) = (6130 4010)
[11/09 21:26:57    217s] Obstruct: 1160 = 576 (2.3%H) + 584 (2.3%V)
[11/09 21:26:57    217s] Overflow: 30 = 0 (0.00% H) + 30 (0.12% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M):
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.395e+04um 1.204e+05um) = (6118 4010)
[11/09 21:26:57    217s] Overflow: 30 = 0 (0.00% H) + 30 (0.12% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M):
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.375e+04um 1.204e+05um) = (6101 4011)
[11/09 21:26:57    217s] Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M):
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.379e+04um 1.205e+05um) = (6104 4014)
[11/09 21:26:57    217s] Overflow: 23 = 0 (0.00% H) + 23 (0.09% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1a-1d Overflow: 0.00% H + 0.09% V (0:00:00.0 1172.2M)

[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M):
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.379e+04um 1.205e+05um) = (6104 4015)
[11/09 21:26:57    217s] Overflow: 18 = 0 (0.00% H) + 18 (0.07% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M):
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.398e+04um 1.206e+05um) = (6120 4019)
[11/09 21:26:57    217s] Overflow: 9 = 0 (0.00% H) + 9 (0.04% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Congestion distribution:
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Remain	cntH		cntV
[11/09 21:26:57    217s] --------------------------------------
[11/09 21:26:57    217s]  -1:	0	 0.00%	9	 0.04%
[11/09 21:26:57    217s] --------------------------------------
[11/09 21:26:57    217s]   0:	0	 0.00%	187	 0.76%
[11/09 21:26:57    217s]   1:	0	 0.00%	205	 0.83%
[11/09 21:26:57    217s]   2:	27	 0.11%	430	 1.74%
[11/09 21:26:57    217s]   3:	95	 0.38%	566	 2.29%
[11/09 21:26:57    217s]   4:	95	 0.38%	690	 2.79%
[11/09 21:26:57    217s]   5:	24541	99.12%	22663	91.57%
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1e-1f Overflow: 0.00% H + 0.04% V (0:00:00.0 1172.2M)

[11/09 21:26:57    217s] Global route (cpu=0.0s real=0.0s 1172.2M)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] *** After '-updateRemainTrks' operation: 
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Usage: (2.3%H 2.8%V) = (7.398e+04um 1.206e+05um) = (6120 4019)
[11/09 21:26:57    217s] Overflow: 9 = 0 (0.00% H) + 9 (0.04% V)
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Phase 1l Overflow: 0.00% H + 0.04% V (0:00:00.0 1172.2M)

[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Congestion distribution:
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Remain	cntH		cntV
[11/09 21:26:57    217s] --------------------------------------
[11/09 21:26:57    217s]  -1:	0	 0.00%	9	 0.04%
[11/09 21:26:57    217s] --------------------------------------
[11/09 21:26:57    217s]   0:	0	 0.00%	187	 0.76%
[11/09 21:26:57    217s]   1:	0	 0.00%	205	 0.83%
[11/09 21:26:57    217s]   2:	27	 0.11%	430	 1.74%
[11/09 21:26:57    217s]   3:	95	 0.38%	566	 2.29%
[11/09 21:26:57    217s]   4:	95	 0.38%	690	 2.79%
[11/09 21:26:57    217s]   5:	24541	99.12%	22663	91.57%
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1172.2M) ***
[11/09 21:26:57    217s] 
[11/09 21:26:57    217s] Using trMTFlushLazyWireDel= 1
[11/09 21:26:57    217s] Not using mpools for CRoute
[11/09 21:26:58    217s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:26:58    217s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M)
[11/09 21:26:58    217s] Not using mpools for CRoute
[11/09 21:26:58    217s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M)
[11/09 21:26:58    217s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:26:58    217s] Cleanup real= 0:00:00.0
[11/09 21:26:58    217s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1172.2M)
[11/09 21:26:58    217s] 
[11/09 21:26:58    217s] Total length: 1.271e+05um, number of vias: 4454
[11/09 21:26:58    217s] M1(H) length: 0.000e+00um, number of vias: 2255
[11/09 21:26:58    217s] M2(V) length: 6.524e+04um, number of vias: 2199
[11/09 21:26:58    217s] M3(H) length: 6.185e+04um
[11/09 21:26:58    217s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1172.2M) ***
[11/09 21:26:58    217s] 
[11/09 21:26:58    217s] Skipping QALenRecalc
[11/09 21:26:58    217s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:26:58    217s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:26:58    217s] *** Finished all Phases (cpu=0:00:00.0 mem=1172.2M) ***
[11/09 21:26:58    217s] trMTFlushLazyWireDel was already disabled
[11/09 21:26:58    217s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:26:58    217s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:26:58    217s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:26:58    217s] Peak Memory Usage was 1172.2M 
[11/09 21:26:58    217s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.5
[11/09 21:26:58    217s]   TrialRoute full (called 12x) runtime= 0:00:00.5
[11/09 21:26:58    217s]   GlbRouteEst (called 10x) runtime= 0:00:00.0
[11/09 21:26:58    217s] *** Finished trialRoute (cpu=0:00:00.1 mem=1172.2M) ***
[11/09 21:26:58    217s] 
[11/09 21:26:58    217s] Set wireMPool w/ threadCheck
[11/09 21:26:58    217s] <CMD> timeDesign -postCTS
[11/09 21:26:58    217s] Start to check current routing status for nets...
[11/09 21:26:58    217s] Using hname+ instead name for net compare
[11/09 21:26:58    217s] All nets are already routed correctly.
[11/09 21:26:58    217s] End to check current routing status for nets (mem=1172.2M)
[11/09 21:26:58    217s] Extraction called for design 'layout_lab_design' of instances=692 and nets=705 using extraction engine 'preRoute' .
[11/09 21:26:58    217s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:58    217s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:58    217s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:58    217s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:58    217s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:58    217s]       RC Corner Indexes            0   
[11/09 21:26:58    217s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:58    217s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:58    217s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:58    217s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:58    217s] Shrink Factor                : 1.00000
[11/09 21:26:58    217s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:58    217s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:58    217s] Using capacitance table file ...
[11/09 21:26:58    217s] Updating RC grid for preRoute extraction ...
[11/09 21:26:58    217s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:58    217s] Initializing multi-corner resistance tables ...
[11/09 21:26:58    217s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1172.238M)
[11/09 21:26:58    217s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:58    217s] #################################################################################
[11/09 21:26:58    217s] # Design Stage: PreRoute
[11/09 21:26:58    217s] # Design Name: layout_lab_design
[11/09 21:26:58    217s] # Design Mode: 90nm
[11/09 21:26:58    217s] # Analysis Mode: MMMC OCV 
[11/09 21:26:58    217s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:58    217s] # Signoff Settings: SI On 
[11/09 21:26:58    217s] #################################################################################
[11/09 21:26:58    217s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:58    217s] Calculate early delays in OCV mode...
[11/09 21:26:58    217s] Calculate late delays in OCV mode...
[11/09 21:26:58    217s] Topological Sorting (CPU = 0:00:00.0, MEM = 1173.2M, InitMEM = 1173.2M)
[11/09 21:26:58    217s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:58    217s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:58    217s] Total number of fetched objects 696
[11/09 21:26:58    217s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:58    217s] End delay calculation. (MEM=1239.41 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:26:58    217s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1239.4M) ***
[11/09 21:26:58    217s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:38 mem=1239.4M)
[11/09 21:26:58    218s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.807  |  2.807  |  5.182  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.321%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:26:58    218s] Total CPU time: 0.42 sec
[11/09 21:26:58    218s] Total Real time: 0.0 sec
[11/09 21:26:58    218s] Total Memory Usage: 1179.179688 Mbytes
[11/09 21:26:58    218s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:26:58    218s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:26:58    218s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:26:58    218s] <CMD> extractRC -outfile encounter.cap
[11/09 21:26:58    218s] Extraction called for design 'layout_lab_design' of instances=692 and nets=705 using extraction engine 'preRoute' .
[11/09 21:26:58    218s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:26:58    218s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:26:58    218s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:26:58    218s] RC Extraction called in multi-corner(1) mode.
[11/09 21:26:58    218s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:26:58    218s]       RC Corner Indexes            0   
[11/09 21:26:58    218s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:26:58    218s] Resistance Scaling Factor    : 1.00000 
[11/09 21:26:58    218s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:26:58    218s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:26:58    218s] Shrink Factor                : 1.00000
[11/09 21:26:58    218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:26:58    218s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:26:58    218s] Using capacitance table file ...
[11/09 21:26:58    218s] Updating RC grid for preRoute extraction ...
[11/09 21:26:58    218s] Initializing multi-corner capacitance tables ... 
[11/09 21:26:58    218s] Initializing multi-corner resistance tables ...
[11/09 21:26:58    218s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1179.180M)
[11/09 21:26:58    218s] <CMD> setOptMode -yieldEffort none
[11/09 21:26:58    218s] <CMD> setOptMode -highEffort
[11/09 21:26:58    218s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:26:58    218s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:26:58    218s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:26:58    218s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:26:58    218s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:26:58    218s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:26:58    218s] <CMD> optDesign -postCTS -hold
[11/09 21:26:58    218s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:26:58    218s] GigaOpt running with 1 threads.
[11/09 21:26:58    218s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:26:58    218s] #spOpts: mergeVia=F 
[11/09 21:26:58    218s] Core basic site is core
[11/09 21:26:58    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:58    218s] #spOpts: mergeVia=F 
[11/09 21:26:58    218s] #spOpts: mergeVia=F 
[11/09 21:26:59    218s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:26:59    218s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:26:59    218s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:26:59    218s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:26:59    218s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:26:59    218s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:26:59    218s] 	...
[11/09 21:26:59    218s] 	Reporting only the 20 first cells found...
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1177.0M, totSessionCpu=0:03:38 **
[11/09 21:26:59    218s] *** optDesign -postCTS ***
[11/09 21:26:59    218s] DRC Margin: user margin 0.0
[11/09 21:26:59    218s] Hold Target Slack: user slack 0
[11/09 21:26:59    218s] Setup Target Slack: user slack 0;
[11/09 21:26:59    218s] Summary for sequential cells idenfication: 
[11/09 21:26:59    218s] Identified SBFF number: 3
[11/09 21:26:59    218s] Identified MBFF number: 0
[11/09 21:26:59    218s] Not identified SBFF number: 0
[11/09 21:26:59    218s] Not identified MBFF number: 0
[11/09 21:26:59    218s] Number of sequential cells which are not FFs: 1
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] Start to check current routing status for nets...
[11/09 21:26:59    218s] Using hname+ instead name for net compare
[11/09 21:26:59    218s] All nets are already routed correctly.
[11/09 21:26:59    218s] End to check current routing status for nets (mem=1177.0M)
[11/09 21:26:59    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=1243.8M
[11/09 21:26:59    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=1243.8M
[11/09 21:26:59    218s] Compute RC Scale Done ...
[11/09 21:26:59    218s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:26:59    218s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:26:59    218s] *info: ------------------------------------------------------------------
[11/09 21:26:59    218s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:26:59    218s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:26:59    218s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:26:59    218s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:26:59    218s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:26:59    218s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:59    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=1288.0M
[11/09 21:26:59    218s] #spOpts: mergeVia=F 
[11/09 21:26:59    218s] Core basic site is core
[11/09 21:26:59    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:26:59    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=1288.0M
[11/09 21:26:59    218s] GigaOpt Hold Optimizer is used
[11/09 21:26:59    218s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:38 mem=1288.0M ***
[11/09 21:26:59    218s] Effort level <high> specified for reg2reg path_group
[11/09 21:26:59    218s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:26:59    218s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:26:59    218s] #################################################################################
[11/09 21:26:59    218s] # Design Stage: PreRoute
[11/09 21:26:59    218s] # Design Name: layout_lab_design
[11/09 21:26:59    218s] # Design Mode: 90nm
[11/09 21:26:59    218s] # Analysis Mode: MMMC OCV 
[11/09 21:26:59    218s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:59    218s] # Signoff Settings: SI On 
[11/09 21:26:59    218s] #################################################################################
[11/09 21:26:59    218s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:59    218s] Calculate late delays in OCV mode...
[11/09 21:26:59    218s] Calculate early delays in OCV mode...
[11/09 21:26:59    218s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:26:59    218s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:59    218s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 694. 
[11/09 21:26:59    218s] Total number of fetched objects 696
[11/09 21:26:59    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:59    218s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:26:59    218s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:26:59    218s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:26:59    218s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:26:59    218s] Done building hold timer [1672 node(s), 1948 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[11/09 21:26:59    218s]  
_______________________________________________________________________
[11/09 21:26:59    218s] #################################################################################
[11/09 21:26:59    218s] # Design Stage: PreRoute
[11/09 21:26:59    218s] # Design Name: layout_lab_design
[11/09 21:26:59    218s] # Design Mode: 90nm
[11/09 21:26:59    218s] # Analysis Mode: MMMC OCV 
[11/09 21:26:59    218s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:26:59    218s] # Signoff Settings: SI On 
[11/09 21:26:59    218s] #################################################################################
[11/09 21:26:59    218s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:26:59    218s] Calculate early delays in OCV mode...
[11/09 21:26:59    218s] Calculate late delays in OCV mode...
[11/09 21:26:59    218s] Topological Sorting (CPU = 0:00:00.0, MEM = 1286.0M, InitMEM = 1286.0M)
[11/09 21:26:59    218s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:26:59    218s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:26:59    218s] Total number of fetched objects 696
[11/09 21:26:59    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:26:59    218s] End delay calculation. (MEM=1289.98 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:26:59    218s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1290.0M) ***
[11/09 21:26:59    218s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:39 mem=1290.0M)
[11/09 21:26:59    218s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:39 mem=1290.0M ***
[11/09 21:26:59    218s] *info: category slack lower bound [L 0.0] default
[11/09 21:26:59    218s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s]          WNS    reg2regWNS
[11/09 21:26:59    218s]     2.807 ns      2.807 ns
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.807  |  2.807  |  5.182  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.190  | -0.186  | -3.190  |
|           TNS (ns):|-225.830 | -1.049  |-224.937 |
|    Violating Paths:|   149   |   12    |   138   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.321%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:26:59    218s] Identified SBFF number: 3
[11/09 21:26:59    218s] Identified MBFF number: 0
[11/09 21:26:59    218s] Not identified SBFF number: 0
[11/09 21:26:59    218s] Not identified MBFF number: 0
[11/09 21:26:59    218s] Number of sequential cells which are not FFs: 1
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] Summary for sequential cells idenfication: 
[11/09 21:26:59    218s] Identified SBFF number: 3
[11/09 21:26:59    218s] Identified MBFF number: 0
[11/09 21:26:59    218s] Not identified SBFF number: 0
[11/09 21:26:59    218s] Not identified MBFF number: 0
[11/09 21:26:59    218s] Number of sequential cells which are not FFs: 1
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:26:59    218s] *Info: worst delay setup view: osu05
[11/09 21:26:59    218s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:26:59    218s] =================================================================
[11/09 21:26:59    218s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:26:59    218s] ------------------------------------------------------------------
[11/09 21:26:59    218s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:26:59    218s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:26:59    218s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:26:59    218s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:26:59    218s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:26:59    218s] =================================================================
[11/09 21:26:59    218s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1225.8M, totSessionCpu=0:03:39 **
[11/09 21:26:59    218s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=1225.8M
[11/09 21:26:59    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=1225.8M
[11/09 21:26:59    218s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:26:59    218s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:26:59    218s] Info: 16 io nets excluded
[11/09 21:26:59    218s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s]    Hold Timing Summary  - Initial 
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s]  Target slack: 0.000 ns
[11/09 21:26:59    218s] View: osu05 
[11/09 21:26:59    218s] 	WNS: -1.253 
[11/09 21:26:59    218s] 	TNS: -49.004 
[11/09 21:26:59    218s] 	VP: 80 
[11/09 21:26:59    218s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s]    Setup Timing Summary  - Initial 
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s]  Target slack: 0.000 ns
[11/09 21:26:59    218s] View: osu05 
[11/09 21:26:59    218s] 	WNS: 2.807 
[11/09 21:26:59    218s] 	TNS: 0.000 
[11/09 21:26:59    218s] 	VP: 0 
[11/09 21:26:59    218s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D 
[11/09 21:26:59    218s] --------------------------------------------------- 
[11/09 21:26:59    218s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:26:59    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:39 mem=1359.3M
[11/09 21:26:59    218s] #spOpts: mergeVia=F 
[11/09 21:26:59    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:39 mem=1359.3M
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:39 mem=1359.3M density=4.321% ***
[11/09 21:26:59    218s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:26:59    218s] 
[11/09 21:26:59    218s] Phase I ......
[11/09 21:26:59    218s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:26:59    218s] *info: Levelized Batch Commit is enabled
[11/09 21:26:59    218s] Executing transform: ECO Safe Resize
[11/09 21:26:59    218s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:59    218s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:26:59    218s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:59    218s] Worst hold path end point:
[11/09 21:26:59    218s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:26:59    218s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:26:59    218s] |   0|  -1.253|   -49.00|      80|          0|       0(     0)|     4.32%|   0:00:00.0|  1359.3M|
[11/09 21:26:59    218s] Worst hold path end point:
[11/09 21:26:59    218s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:26:59    218s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:26:59    218s] |   1|  -1.253|   -49.00|      80|          0|       0(     0)|     4.32%|   0:00:00.0|  1359.3M|
[11/09 21:26:59    218s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:59    218s] Executing transform: AddBuffer + LegalResize
[11/09 21:26:59    218s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:59    218s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:26:59    218s] +-----------------------------------------------------------------------------------------------+
[11/09 21:26:59    218s] Worst hold path end point:
[11/09 21:26:59    218s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:26:59    218s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:26:59    218s] |   0|  -1.253|   -49.00|      80|          0|       0(     0)|     4.32%|   0:00:00.0|  1359.3M|
[11/09 21:27:00    218s] Worst hold path end point:
[11/09 21:27:00    218s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:27:00    218s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:27:00    218s] |   1|  -0.878|   -18.27|      65|         22|       0(     0)|     4.49%|   0:00:01.0|  1362.1M|
[11/09 21:27:00    219s] Worst hold path end point:
[11/09 21:27:00    219s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:27:00    219s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:27:00    219s] |   2|  -0.414|    -4.12|      43|         10|       0(     0)|     4.56%|   0:00:01.0|  1362.1M|
[11/09 21:27:00    219s] Worst hold path end point:
[11/09 21:27:00    219s]   I0/LD/T_SR_0/curr_val_reg[5]/D
[11/09 21:27:00    219s]     net: I0/LD/T_SR_0/n32 (nrTerm=2)
[11/09 21:27:00    219s] |   3|   0.002|     0.00|       0|         10|       0(     0)|     4.60%|   0:00:01.0|  1362.1M|
[11/09 21:27:00    219s] +-----------------------------------------------------------------------------------------------+
[11/09 21:27:00    219s] 
[11/09 21:27:00    219s] *info:    Total 42 cells added for Phase I
[11/09 21:27:00    219s] --------------------------------------------------- 
[11/09 21:27:00    219s]    Hold Timing Summary  - Phase I 
[11/09 21:27:00    219s] --------------------------------------------------- 
[11/09 21:27:00    219s]  Target slack: 0.000 ns
[11/09 21:27:00    219s] View: osu05 
[11/09 21:27:00    219s] 	WNS: 0.002 
[11/09 21:27:00    219s] 	TNS: 0.000 
[11/09 21:27:00    219s] 	VP: 0 
[11/09 21:27:00    219s] 	Worst hold path end point: I0/LD/T_SR_0/curr_val_reg[5]/D 
[11/09 21:27:00    219s] --------------------------------------------------- 
[11/09 21:27:00    219s]    Setup Timing Summary  - Phase I 
[11/09 21:27:00    219s] --------------------------------------------------- 
[11/09 21:27:00    219s]  Target slack: 0.000 ns
[11/09 21:27:00    219s] View: osu05 
[11/09 21:27:00    219s] 	WNS: 2.807 
[11/09 21:27:00    219s] 	TNS: 0.000 
[11/09 21:27:00    219s] 	VP: 0 
[11/09 21:27:00    219s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D 
[11/09 21:27:00    219s] --------------------------------------------------- 
[11/09 21:27:00    219s] 
[11/09 21:27:00    219s] *** Finished Core Fixing (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:39 mem=1362.1M density=4.597% ***
[11/09 21:27:00    219s] *info:
[11/09 21:27:00    219s] *info: Added a total of 42 cells to fix/reduce hold violation
[11/09 21:27:00    219s] *info:          in which 19 termBuffering
[11/09 21:27:00    219s] *info:
[11/09 21:27:00    219s] *info: Summary: 
[11/09 21:27:00    219s] *info:           27 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:27:00    219s] *info:            2 cells of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:27:00    219s] *info:            3 cells of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:27:00    219s] *info:           10 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:27:00    219s] *info:
[11/09 21:27:00    219s] *** Starting refinePlace (0:03:39 mem=1378.1M) ***
[11/09 21:27:00    219s] Total net bbox length = 1.047e+05 (5.419e+04 5.049e+04) (ext = 1.672e+04)
[11/09 21:27:00    219s] Starting refinePlace ...
[11/09 21:27:00    219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:27:00    219s] default core: bins with density >  0.75 =    0 % ( 0 / 90 )
[11/09 21:27:00    219s] Density distribution unevenness ratio = 82.020%
[11/09 21:27:00    219s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:27:00    219s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1378.1MB) @(0:03:39 - 0:03:39).
[11/09 21:27:00    219s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:27:00    219s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:27:00    219s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:27:00    219s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1378.1MB) @(0:03:39 - 0:03:39).
[11/09 21:27:00    219s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:27:00    219s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1378.1MB
[11/09 21:27:00    219s] Statistics of distance of Instance movement in refine placement:
[11/09 21:27:00    219s]   maximum (X+Y) =         0.00 um
[11/09 21:27:00    219s]   mean    (X+Y) =         0.00 um
[11/09 21:27:00    219s] Summary Report:
[11/09 21:27:00    219s] Instances move: 0 (out of 710 movable)
[11/09 21:27:00    219s] Instances flipped: 0
[11/09 21:27:00    219s] Mean displacement: 0.00 um
[11/09 21:27:00    219s] Max displacement: 0.00 um 
[11/09 21:27:00    219s] Total instances moved : 0
[11/09 21:27:00    219s] Total net bbox length = 1.047e+05 (5.419e+04 5.049e+04) (ext = 1.672e+04)
[11/09 21:27:00    219s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1378.1MB
[11/09 21:27:00    219s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1378.1MB) @(0:03:39 - 0:03:39).
[11/09 21:27:00    219s] *** Finished refinePlace (0:03:39 mem=1378.1M) ***
[11/09 21:27:00    219s] *** maximum move = 0.00 um ***
[11/09 21:27:00    219s] *** Finished re-routing un-routed nets (1378.1M) ***
[11/09 21:27:00    219s] 
[11/09 21:27:00    219s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1378.1M) ***
[11/09 21:27:00    219s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:39 mem=1378.1M density=4.597%) ***
[11/09 21:27:00    219s] *** Steiner Routed Nets: 10.976%; Threshold: 100; Threshold for Hold: 100
[11/09 21:27:00    219s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=1241.8M
[11/09 21:27:00    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=1241.8M
[11/09 21:27:00    219s] Re-routed 0 nets
[11/09 21:27:00    219s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:27:00    219s] Summary for sequential cells idenfication: 
[11/09 21:27:00    219s] Identified SBFF number: 3
[11/09 21:27:00    219s] Identified MBFF number: 0
[11/09 21:27:00    219s] Not identified SBFF number: 0
[11/09 21:27:00    219s] Not identified MBFF number: 0
[11/09 21:27:00    219s] Number of sequential cells which are not FFs: 1
[11/09 21:27:00    219s] 
[11/09 21:27:00    219s] Summary for sequential cells idenfication: 
[11/09 21:27:00    219s] Identified SBFF number: 3
[11/09 21:27:00    219s] Identified MBFF number: 0
[11/09 21:27:00    219s] Not identified SBFF number: 0
[11/09 21:27:00    219s] Not identified MBFF number: 0
[11/09 21:27:00    219s] Number of sequential cells which are not FFs: 1
[11/09 21:27:00    219s] 
[11/09 21:27:00    219s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:27:00    219s] GigaOpt: Skipping postEco optimization
[11/09 21:27:00    219s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:27:00    219s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:27:00    219s] *** Steiner Routed Nets: 10.976%; Threshold: 100; Threshold for Hold: 100
[11/09 21:27:00    219s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=1241.8M
[11/09 21:27:00    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=1241.8M
[11/09 21:27:00    219s] Re-routed 0 nets
[11/09 21:27:00    219s] Reported timing to dir ./timingReports
[11/09 21:27:00    219s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1235.8M, totSessionCpu=0:03:39 **
[11/09 21:27:00    219s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:27:00    219s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:27:00    219s] #################################################################################
[11/09 21:27:00    219s] # Design Stage: PreRoute
[11/09 21:27:00    219s] # Design Name: layout_lab_design
[11/09 21:27:00    219s] # Design Mode: 90nm
[11/09 21:27:00    219s] # Analysis Mode: MMMC OCV 
[11/09 21:27:00    219s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:27:00    219s] # Signoff Settings: SI On 
[11/09 21:27:00    219s] #################################################################################
[11/09 21:27:00    219s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:00    219s] Calculate late delays in OCV mode...
[11/09 21:27:00    219s] Calculate early delays in OCV mode...
[11/09 21:27:00    219s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:27:00    219s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:27:00    219s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 736. 
[11/09 21:27:00    219s] Total number of fetched objects 738
[11/09 21:27:00    219s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:27:00    219s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:27:00    219s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:27:00    219s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:27:00    219s]  
_______________________________________________________________________
[11/09 21:27:01    219s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.807  |  2.807  |  5.182  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.190  |  0.003  | -3.190  |
|           TNS (ns):|-176.826 |  0.000  |-176.826 |
|    Violating Paths:|   69    |    0    |   69    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.597%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1239.8M
[11/09 21:27:01    219s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1235.8M, totSessionCpu=0:03:39 **
[11/09 21:27:01    219s] *** Finished optDesign ***
[11/09 21:27:01    219s] 
[11/09 21:27:01    219s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.3 real=0:00:02.4)
[11/09 21:27:01    219s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:27:01    219s] <CMD> optDesign -postCTS -drv
[11/09 21:27:01    219s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:27:01    219s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:27:01    219s] Core basic site is core
[11/09 21:27:01    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:27:01    219s] #spOpts: mergeVia=F 
[11/09 21:27:01    219s] GigaOpt running with 1 threads.
[11/09 21:27:01    219s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:27:01    219s] #spOpts: mergeVia=F 
[11/09 21:27:01    219s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:27:01    219s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:27:01    219s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:27:01    219s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:27:01    219s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:27:01    219s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:27:01    219s] 	...
[11/09 21:27:01    219s] 	Reporting only the 20 first cells found...
[11/09 21:27:01    219s] 
[11/09 21:27:01    219s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1194.8M, totSessionCpu=0:03:40 **
[11/09 21:27:01    219s] *** optDesign -postCTS ***
[11/09 21:27:01    219s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:27:01    219s] Hold Target Slack: user slack 0
[11/09 21:27:01    219s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:27:01    219s] Multi-VT timing optimization disabled based on library information.
[11/09 21:27:01    219s] Summary for sequential cells idenfication: 
[11/09 21:27:01    219s] Identified SBFF number: 3
[11/09 21:27:01    219s] Identified MBFF number: 0
[11/09 21:27:01    219s] Not identified SBFF number: 0
[11/09 21:27:01    219s] Not identified MBFF number: 0
[11/09 21:27:01    219s] Number of sequential cells which are not FFs: 1
[11/09 21:27:01    219s] 
[11/09 21:27:01    219s] Start to check current routing status for nets...
[11/09 21:27:01    219s] Using hname+ instead name for net compare
[11/09 21:27:01    219s] All nets are already routed correctly.
[11/09 21:27:01    219s] End to check current routing status for nets (mem=1194.8M)
[11/09 21:27:01    219s] #################################################################################
[11/09 21:27:01    219s] # Design Stage: PreRoute
[11/09 21:27:01    219s] # Design Name: layout_lab_design
[11/09 21:27:01    219s] # Design Mode: 90nm
[11/09 21:27:01    219s] # Analysis Mode: MMMC OCV 
[11/09 21:27:01    219s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:27:01    219s] # Signoff Settings: SI Off 
[11/09 21:27:01    219s] #################################################################################
[11/09 21:27:01    219s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:01    219s] Calculate early delays in OCV mode...
[11/09 21:27:01    219s] Calculate late delays in OCV mode...
[11/09 21:27:01    219s] Topological Sorting (CPU = 0:00:00.0, MEM = 1192.8M, InitMEM = 1192.8M)
[11/09 21:27:01    219s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:27:01    219s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:27:01    219s] Total number of fetched objects 738
[11/09 21:27:01    219s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:27:01    219s] End delay calculation. (MEM=1242.23 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:27:01    219s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1242.2M) ***
[11/09 21:27:01    219s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:40 mem=1242.2M)
[11/09 21:27:01    219s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.807  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.597%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1179.0M, totSessionCpu=0:03:40 **
[11/09 21:27:01    219s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:27:01    219s] ### Creating PhyDesignMc. totSessionCpu=0:03:40 mem=1179.0M
[11/09 21:27:01    219s] #spOpts: mergeVia=F 
[11/09 21:27:01    219s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:40 mem=1179.0M
[11/09 21:27:01    219s] *** Starting optimizing excluded clock nets MEM= 1179.0M) ***
[11/09 21:27:01    219s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1179.0M) ***
[11/09 21:27:01    219s] *** Starting optimizing excluded clock nets MEM= 1179.0M) ***
[11/09 21:27:01    219s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1179.0M) ***
[11/09 21:27:01    219s] Effort level <high> specified for reg2reg path_group
[11/09 21:27:01    219s] Reported timing to dir ./timingReports
[11/09 21:27:01    219s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1197.0M, totSessionCpu=0:03:40 **
[11/09 21:27:02    219s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.807  |  2.807  |  5.182  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.597%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1195.0M, totSessionCpu=0:03:40 **
[11/09 21:27:02    219s] *** Finished optDesign ***
[11/09 21:27:02    219s] 
[11/09 21:27:02    219s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.5 real=0:00:00.7)
[11/09 21:27:02    219s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:27:02    220s] <CMD> all_hold_analysis_views
[11/09 21:27:02    220s] <CMD> all_setup_analysis_views
[11/09 21:27:02    220s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:27:02    220s] Checking spec file integrity...
[11/09 21:27:02    220s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:27:02    220s] a) clock tree synthesis is not yet run, or
[11/09 21:27:02    220s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:27:02    220s] c) clock specification file mis-spelled clock name
[11/09 21:27:02    220s] 
[11/09 21:27:02    220s] Please correct above error(s) before running CTS.
[11/09 21:27:02    220s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1172.8M) ***
[11/09 21:27:02    220s] <CMD> addFiller -cell FILL
[11/09 21:27:02    220s] Core basic site is core
[11/09 21:27:02    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:27:02    220s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:27:03    220s] *INFO: Adding fillers to top-module.
[11/09 21:27:03    220s] *INFO:   Added 98570 filler insts (cell FILL / prefix FILLER).
[11/09 21:27:03    220s] *INFO: Total 98570 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[11/09 21:27:03    220s] For 98570 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:27:03    220s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:27:03    220s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:27:03    220s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:27:03    220s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:27:03    220s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:27:03    220s] <CMD> sroute
[11/09 21:27:03    220s] #- Begin sroute (date=11/09 21:27:03, mem=1173.8M)
[11/09 21:27:03    221s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:27:03 2019 ***
[11/09 21:27:03    221s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:27:03    221s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:27:03    221s] 
[11/09 21:27:03    221s] Begin option processing ...
[11/09 21:27:03    221s] srouteConnectPowerBump set to false
[11/09 21:27:03    221s] routeSpecial set to true
[11/09 21:27:03    221s] srouteConnectConverterPin set to false
[11/09 21:27:03    221s] srouteFollowCorePinEnd set to 3
[11/09 21:27:03    221s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:27:03    221s] sroutePadPinAllPorts set to true
[11/09 21:27:03    221s] sroutePreserveExistingRoutes set to true
[11/09 21:27:03    221s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:27:03    221s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2054.00 megs.
[11/09 21:27:03    221s] 
[11/09 21:27:03    221s] Reading DB technology information...
[11/09 21:27:03    221s] Finished reading DB technology information.
[11/09 21:27:03    221s] Reading floorplan and netlist information...
[11/09 21:27:03    221s] Finished reading floorplan and netlist information.
[11/09 21:27:03    221s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:27:03    221s] Read in 38 macros, 25 used
[11/09 21:27:03    221s] Read in 99304 components
[11/09 21:27:03    221s]   99280 core components: 0 unplaced, 99280 placed, 0 fixed
[11/09 21:27:03    221s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:27:03    221s] Read in 16 logical pins
[11/09 21:27:03    221s] Read in 16 nets
[11/09 21:27:03    221s] Read in 2 special nets, 2 routed
[11/09 21:27:03    221s] Read in 198568 terminals
[11/09 21:27:03    221s] Begin power routing ...
[11/09 21:27:03    221s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:27:03    221s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:27:03    221s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:27:06    224s] CPU time for FollowPin 2 seconds
[11/09 21:27:06    224s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:27:09    227s] CPU time for FollowPin 2 seconds
[11/09 21:27:09    227s]   Number of IO ports routed: 0
[11/09 21:27:09    227s]   Number of Block ports routed: 0
[11/09 21:27:09    227s]   Number of Stripe ports routed: 0
[11/09 21:27:09    227s]   Number of Core ports routed: 0
[11/09 21:27:09    227s]   Number of Pad ports routed: 0
[11/09 21:27:09    227s]   Number of Power Bump ports routed: 0
[11/09 21:27:09    227s] End power routing: cpu: 0:00:06, real: 0:00:06, peak: 2098.00 megs.
[11/09 21:27:09    227s] 
[11/09 21:27:09    227s] 
[11/09 21:27:09    227s] 
[11/09 21:27:09    227s]  Begin updating DB with routing results ...
[11/09 21:27:09    227s]  Updating DB with 17 via definition ...
[11/09 21:27:09    227s] sroute created 0 wire.
[11/09 21:27:09    227s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:27:09    227s] #- End sroute (date=11/09 21:27:09, total cpu=0:00:06.6, real=0:00:06.0, peak res=1217.1M, current mem=1217.1M)
[11/09 21:27:09    227s] <CMD> globalDetailRoute
[11/09 21:27:09    227s] 
[11/09 21:27:09    227s] globalDetailRoute
[11/09 21:27:09    227s] 
[11/09 21:27:09    227s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:27:09    227s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:27:09    227s] #Start globalDetailRoute on Sat Nov  9 21:27:09 2019
[11/09 21:27:09    227s] #
[11/09 21:27:09    227s] ### Net info: total nets: 747
[11/09 21:27:09    227s] ### Net info: dirty nets: 65
[11/09 21:27:09    227s] ### Net info: marked as disconnected nets: 0
[11/09 21:27:09    227s] ### Net info: fully routed nets: 0
[11/09 21:27:09    227s] ### Net info: trivial (single pin) nets: 0
[11/09 21:27:09    227s] ### Net info: unrouted nets: 747
[11/09 21:27:09    227s] ### Net info: re-extraction nets: 0
[11/09 21:27:09    227s] ### Net info: ignored nets: 0
[11/09 21:27:09    227s] ### Net info: skip routing nets: 0
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:09    227s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:27:09    227s] #Start routing data preparation.
[11/09 21:27:10    227s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:27:10    227s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:27:10    227s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:27:10    227s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:27:10    227s] #Voltage range [0.000 - 5.000] has 745 nets.
[11/09 21:27:10    227s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:27:10    227s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:27:10    227s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:27:10    227s] #Regenerating Ggrids automatically.
[11/09 21:27:10    227s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:27:10    227s] #Using automatically generated G-grids.
[11/09 21:27:10    227s] #Done routing data preparation.
[11/09 21:27:10    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.03 (MB), peak = 991.03 (MB)
[11/09 21:27:10    227s] #Merging special wires...
[11/09 21:27:10    227s] #
[11/09 21:27:10    227s] #Connectivity extraction summary:
[11/09 21:27:10    227s] #723 (96.79%) nets are without wires.
[11/09 21:27:10    227s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:27:10    227s] #Total number of nets = 747.
[11/09 21:27:10    227s] #
[11/09 21:27:10    228s] #Number of eco nets is 0
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Start data preparation...
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Data preparation is done on Sat Nov  9 21:27:10 2019
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Analyzing routing resource...
[11/09 21:27:10    228s] #Routing resource analysis is done on Sat Nov  9 21:27:10 2019
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #  Resource Analysis:
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:27:10    228s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:27:10    228s] #  --------------------------------------------------------------
[11/09 21:27:10    228s] #  Metal 1        H        1054          80        5112    10.64%
[11/09 21:27:10    228s] #  Metal 2        V        1345          95        5112     4.97%
[11/09 21:27:10    228s] #  Metal 3        H        1069          65        5112     6.14%
[11/09 21:27:10    228s] #  --------------------------------------------------------------
[11/09 21:27:10    228s] #  Total                   3468       6.46%       15336     7.25%
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 933.56 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #start global routing iteration 1...
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.59 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #start global routing iteration 2...
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.73 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #start global routing iteration 3...
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.90 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #start global routing iteration 4...
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.94 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:27:10    228s] #Total number of routable nets = 723.
[11/09 21:27:10    228s] #Total number of nets in the design = 747.
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #723 routable nets have only global wires.
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Routed nets constraints summary:
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #        Rules   Unconstrained  
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #      Default             723  
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #        Total             723  
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Routing constraints summary of the whole design:
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #        Rules   Unconstrained  
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #      Default             723  
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #        Total             723  
[11/09 21:27:10    228s] #-----------------------------
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #                 OverCon       OverCon       OverCon       OverCon          
[11/09 21:27:10    228s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:27:10    228s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[11/09 21:27:10    228s] #  --------------------------------------------------------------------------
[11/09 21:27:10    228s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:27:10    228s] #   Metal 2      3(0.06%)      1(0.02%)      1(0.02%)      1(0.02%)   (0.12%)
[11/09 21:27:10    228s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:27:10    228s] #  --------------------------------------------------------------------------
[11/09 21:27:10    228s] #     Total      3(0.02%)      1(0.01%)      1(0.01%)      1(0.01%)   (0.04%)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[11/09 21:27:10    228s] #  Overflow after GR: 0.00% H + 0.12% V
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Complete Global Routing.
[11/09 21:27:10    228s] #Total wire length = 133392 um.
[11/09 21:27:10    228s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:10    228s] #Total wire length on LAYER metal1 = 3504 um.
[11/09 21:27:10    228s] #Total wire length on LAYER metal2 = 68112 um.
[11/09 21:27:10    228s] #Total wire length on LAYER metal3 = 61776 um.
[11/09 21:27:10    228s] #Total number of vias = 3631
[11/09 21:27:10    228s] #Up-Via Summary (total 3631):
[11/09 21:27:10    228s] #           
[11/09 21:27:10    228s] #-----------------------
[11/09 21:27:10    228s] #  Metal 1         2312
[11/09 21:27:10    228s] #  Metal 2         1319
[11/09 21:27:10    228s] #-----------------------
[11/09 21:27:10    228s] #                  3631 
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Max overcon = 4 tracks.
[11/09 21:27:10    228s] #Total overcon = 0.04%.
[11/09 21:27:10    228s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 941.37 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Connectivity extraction summary:
[11/09 21:27:10    228s] #Total number of nets = 0.
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.58 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #Start Track Assignment.
[11/09 21:27:10    228s] #Done with 916 horizontal wires in 1 hboxes and 1006 vertical wires in 1 hboxes.
[11/09 21:27:10    228s] #Done with 264 horizontal wires in 1 hboxes and 250 vertical wires in 1 hboxes.
[11/09 21:27:10    228s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Track assignment summary:
[11/09 21:27:10    228s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:27:10    228s] #----------------------------------------------------
[11/09 21:27:10    228s] #M1 	   3535.20 	120.84%  	  0.00%
[11/09 21:27:10    228s] #M2 	  65376.90 	  0.18%  	  0.00%
[11/09 21:27:10    228s] #M3 	  59302.80 	  0.21%  	  0.00%
[11/09 21:27:10    228s] #----------------------------------------------------
[11/09 21:27:10    228s] #All 	 128214.91  	  3.52% 	  0.00%
[11/09 21:27:10    228s] #Complete Track Assignment.
[11/09 21:27:10    228s] #Total wire length = 141946 um.
[11/09 21:27:10    228s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:10    228s] #Total wire length on LAYER metal1 = 11908 um.
[11/09 21:27:10    228s] #Total wire length on LAYER metal2 = 65992 um.
[11/09 21:27:10    228s] #Total wire length on LAYER metal3 = 64046 um.
[11/09 21:27:10    228s] #Total number of vias = 3631
[11/09 21:27:10    228s] #Up-Via Summary (total 3631):
[11/09 21:27:10    228s] #           
[11/09 21:27:10    228s] #-----------------------
[11/09 21:27:10    228s] #  Metal 1         2312
[11/09 21:27:10    228s] #  Metal 2         1319
[11/09 21:27:10    228s] #-----------------------
[11/09 21:27:10    228s] #                  3631 
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.06 (MB), peak = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Cpu time = 00:00:01
[11/09 21:27:10    228s] #Elapsed time = 00:00:01
[11/09 21:27:10    228s] #Increased memory = 21.36 (MB)
[11/09 21:27:10    228s] #Total memory = 951.06 (MB)
[11/09 21:27:10    228s] #Peak memory = 991.03 (MB)
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Connectivity extraction summary:
[11/09 21:27:10    228s] #Total number of nets = 0.
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #
[11/09 21:27:10    228s] #Start Detail Routing..
[11/09 21:27:10    228s] #start initial detail routing ...
[11/09 21:27:12    230s] #    number of violations = 0
[11/09 21:27:12    230s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 977.56 (MB), peak = 991.03 (MB)
[11/09 21:27:12    230s] #start 1st optimization iteration ...
[11/09 21:27:12    230s] #    number of violations = 0
[11/09 21:27:12    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.56 (MB), peak = 991.03 (MB)
[11/09 21:27:12    230s] #Complete Detail Routing.
[11/09 21:27:12    230s] #Total wire length = 136627 um.
[11/09 21:27:12    230s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:12    230s] #Total number of vias = 4084
[11/09 21:27:12    230s] #Up-Via Summary (total 4084):
[11/09 21:27:12    230s] #           
[11/09 21:27:12    230s] #-----------------------
[11/09 21:27:12    230s] #  Metal 1         2459
[11/09 21:27:12    230s] #  Metal 2         1625
[11/09 21:27:12    230s] #-----------------------
[11/09 21:27:12    230s] #                  4084 
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Total number of DRC violations = 0
[11/09 21:27:12    230s] #Cpu time = 00:00:02
[11/09 21:27:12    230s] #Elapsed time = 00:00:02
[11/09 21:27:12    230s] #Increased memory = -13.33 (MB)
[11/09 21:27:12    230s] #Total memory = 937.73 (MB)
[11/09 21:27:12    230s] #Peak memory = 991.03 (MB)
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Connectivity extraction summary:
[11/09 21:27:12    230s] #Total number of nets = 0.
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Start Detail Routing..
[11/09 21:27:12    230s] #start initial detail routing ...
[11/09 21:27:12    230s] #    number of violations = 0
[11/09 21:27:12    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.50 (MB), peak = 991.03 (MB)
[11/09 21:27:12    230s] #start 1st optimization iteration ...
[11/09 21:27:12    230s] #    number of violations = 0
[11/09 21:27:12    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.50 (MB), peak = 991.03 (MB)
[11/09 21:27:12    230s] #Complete Detail Routing.
[11/09 21:27:12    230s] #Total wire length = 136627 um.
[11/09 21:27:12    230s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:12    230s] #Total number of vias = 4084
[11/09 21:27:12    230s] #Up-Via Summary (total 4084):
[11/09 21:27:12    230s] #           
[11/09 21:27:12    230s] #-----------------------
[11/09 21:27:12    230s] #  Metal 1         2459
[11/09 21:27:12    230s] #  Metal 2         1625
[11/09 21:27:12    230s] #-----------------------
[11/09 21:27:12    230s] #                  4084 
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Total number of DRC violations = 0
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #start routing for process antenna violation fix ...
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Connectivity extraction summary:
[11/09 21:27:12    230s] #Total number of nets = 0.
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.73 (MB), peak = 991.03 (MB)
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Total wire length = 136627 um.
[11/09 21:27:12    230s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:12    230s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:12    230s] #Total number of vias = 4084
[11/09 21:27:12    230s] #Up-Via Summary (total 4084):
[11/09 21:27:12    230s] #           
[11/09 21:27:12    230s] #-----------------------
[11/09 21:27:12    230s] #  Metal 1         2459
[11/09 21:27:12    230s] #  Metal 2         1625
[11/09 21:27:12    230s] #-----------------------
[11/09 21:27:12    230s] #                  4084 
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #Total number of DRC violations = 0
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #detailRoute Statistics:
[11/09 21:27:12    230s] #Cpu time = 00:00:02
[11/09 21:27:12    230s] #Elapsed time = 00:00:02
[11/09 21:27:12    230s] #Increased memory = -12.91 (MB)
[11/09 21:27:12    230s] #Total memory = 938.15 (MB)
[11/09 21:27:12    230s] #Peak memory = 991.03 (MB)
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] #globalDetailRoute statistics:
[11/09 21:27:12    230s] #Cpu time = 00:00:03
[11/09 21:27:12    230s] #Elapsed time = 00:00:03
[11/09 21:27:12    230s] #Increased memory = -40.53 (MB)
[11/09 21:27:12    230s] #Total memory = 914.64 (MB)
[11/09 21:27:12    230s] #Peak memory = 991.03 (MB)
[11/09 21:27:12    230s] #Number of warnings = 17
[11/09 21:27:12    230s] #Total number of warnings = 290
[11/09 21:27:12    230s] #Number of fails = 0
[11/09 21:27:12    230s] #Total number of fails = 0
[11/09 21:27:12    230s] #Complete globalDetailRoute on Sat Nov  9 21:27:12 2019
[11/09 21:27:12    230s] #
[11/09 21:27:12    230s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:27:12    230s] <CMD> extractRC
[11/09 21:27:12    230s] Extraction called for design 'layout_lab_design' of instances=99304 and nets=747 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:27:12    230s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:27:12    230s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:27:12    230s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:27:12    230s] RC Extraction called in multi-corner(1) mode.
[11/09 21:27:12    230s] Process corner(s) are loaded.
[11/09 21:27:12    230s]  Corner: osu05
[11/09 21:27:12    230s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:27:12    230s] Assumed metal fill uses the following parameters:
[11/09 21:27:12    230s]               Active Spacing      Min. Width
[11/09 21:27:12    230s]                 [microns]         [microns]
[11/09 21:27:12    230s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:27:12    230s]   Layer M1        0.600             0.400 
[11/09 21:27:12    230s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:27:12    230s]   Layer M2        0.600             0.400 
[11/09 21:27:12    230s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:27:12    230s]   Layer M3        0.600             0.400 
[11/09 21:27:12    230s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:27:12    230s]       RC Corner Indexes            0   
[11/09 21:27:12    230s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:27:12    230s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:27:12    230s] Resistance Scaling Factor    : 1.00000 
[11/09 21:27:12    230s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:27:12    230s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:27:12    230s] Shrink Factor                : 1.00000
[11/09 21:27:12    230s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:27:12    230s] Initializing multi-corner capacitance tables ... 
[11/09 21:27:12    230s] Initializing multi-corner resistance tables ...
[11/09 21:27:12    230s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1201.4M)
[11/09 21:27:12    230s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:27:12    230s] Extracted 10.0398% (CPU Time= 0:00:00.0  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 20.0398% (CPU Time= 0:00:00.0  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 30.0398% (CPU Time= 0:00:00.0  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 40.0398% (CPU Time= 0:00:00.0  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 50.0398% (CPU Time= 0:00:00.0  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 60.0398% (CPU Time= 0:00:00.1  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 70.0398% (CPU Time= 0:00:00.1  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 80.0398% (CPU Time= 0:00:00.1  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1278.4M)
[11/09 21:27:12    230s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1278.4M)
[11/09 21:27:12    230s] Number of Extracted Resistors     : 9237
[11/09 21:27:12    230s] Number of Extracted Ground Cap.   : 9943
[11/09 21:27:12    230s] Number of Extracted Coupling Cap. : 9760
[11/09 21:27:12    230s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:12    230s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:27:12    230s]  Corner: osu05
[11/09 21:27:12    230s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1246.4M)
[11/09 21:27:12    230s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:27:12    230s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 738 times net's RC data read were performed.
[11/09 21:27:13    230s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1250.426M)
[11/09 21:27:13    230s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:13    230s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1244.426M)
[11/09 21:27:13    230s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1244.426M)
[11/09 21:27:13    230s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:27:13    230s] <CMD> setOptMode -yieldEffort none
[11/09 21:27:13    230s] <CMD> setOptMode -effort high
[11/09 21:27:13    230s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:27:13    230s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:27:13    230s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:27:13    230s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:27:13    230s] <CMD> setOptMode -usefulSkew false
[11/09 21:27:13    230s] <CMD> optDesign -postRoute -incr
[11/09 21:27:13    230s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:27:13    230s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:27:13    230s] #spOpts: mergeVia=F 
[11/09 21:27:13    230s] Core basic site is core
[11/09 21:27:13    230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:27:13    230s] Summary for sequential cells idenfication: 
[11/09 21:27:13    230s] Identified SBFF number: 3
[11/09 21:27:13    230s] Identified MBFF number: 0
[11/09 21:27:13    230s] Not identified SBFF number: 0
[11/09 21:27:13    230s] Not identified MBFF number: 0
[11/09 21:27:13    230s] Number of sequential cells which are not FFs: 1
[11/09 21:27:13    230s] 
[11/09 21:27:13    230s] #spOpts: mergeVia=F 
[11/09 21:27:13    230s] GigaOpt running with 1 threads.
[11/09 21:27:13    230s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:27:13    230s] #spOpts: mergeVia=F 
[11/09 21:27:13    230s] Initializing multi-corner capacitance tables ... 
[11/09 21:27:13    230s] Initializing multi-corner resistance tables ...
[11/09 21:27:13    230s] Effort level <high> specified for reg2reg path_group
[11/09 21:27:13    230s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:27:13    230s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:27:13    230s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:27:13    230s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:27:13    230s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:27:13    230s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:27:13    230s] 	...
[11/09 21:27:13    230s] 	Reporting only the 20 first cells found...
[11/09 21:27:13    230s] 
[11/09 21:27:13    230s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1242.4M, totSessionCpu=0:03:51 **
[11/09 21:27:13    230s] **INFO: DRVs not fixed with -incr option
[11/09 21:27:13    230s] #Created 41 library cell signatures
[11/09 21:27:13    230s] #Created 747 NETS and 0 SPECIALNETS signatures
[11/09 21:27:13    231s] #Created 99304 instance signatures
[11/09 21:27:13    231s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.06 (MB), peak = 991.03 (MB)
[11/09 21:27:13    231s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.08 (MB), peak = 991.03 (MB)
[11/09 21:27:13    231s] Begin checking placement ... (start mem=1242.4M, init mem=1242.4M)
[11/09 21:27:13    231s] *info: Placed = 99280         
[11/09 21:27:13    231s] *info: Unplaced = 0           
[11/09 21:27:13    231s] Placement Density:100.00%(7439040/7439040)
[11/09 21:27:13    231s] Placement Density (including fixed std cells):100.00%(7439040/7439040)
[11/09 21:27:13    231s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1242.4M)
[11/09 21:27:13    231s]  Initial DC engine is -> aae
[11/09 21:27:13    231s]  
[11/09 21:27:13    231s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:27:13    231s]  
[11/09 21:27:13    231s]  
[11/09 21:27:13    231s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:27:13    231s]  
[11/09 21:27:13    231s] Reset EOS DB
[11/09 21:27:13    231s] Ignoring AAE DB Resetting ...
[11/09 21:27:13    231s]  Set Options for AAE Based Opt flow 
[11/09 21:27:13    231s] *** optDesign -postRoute ***
[11/09 21:27:13    231s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:27:13    231s] Setup Target Slack: user slack 0
[11/09 21:27:13    231s] Hold Target Slack: user slack 0
[11/09 21:27:13    231s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:27:13    231s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:13    231s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1244.4M)
[11/09 21:27:13    231s] Multi-VT timing optimization disabled based on library information.
[11/09 21:27:13    231s] Summary for sequential cells idenfication: 
[11/09 21:27:13    231s] Identified SBFF number: 3
[11/09 21:27:13    231s] Identified MBFF number: 0
[11/09 21:27:13    231s] Not identified SBFF number: 0
[11/09 21:27:13    231s] Not identified MBFF number: 0
[11/09 21:27:13    231s] Number of sequential cells which are not FFs: 1
[11/09 21:27:13    231s] 
[11/09 21:27:13    231s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:27:13    231s] Extraction called for design 'layout_lab_design' of instances=99304 and nets=747 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:27:13    231s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:27:13    231s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:27:13    231s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:27:13    231s] RC Extraction called in multi-corner(1) mode.
[11/09 21:27:13    231s] Process corner(s) are loaded.
[11/09 21:27:13    231s]  Corner: osu05
[11/09 21:27:13    231s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:27:13    231s] Assumed metal fill uses the following parameters:
[11/09 21:27:13    231s]               Active Spacing      Min. Width
[11/09 21:27:13    231s]                 [microns]         [microns]
[11/09 21:27:13    231s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:27:13    231s]   Layer M1        0.600             0.400 
[11/09 21:27:13    231s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:27:13    231s]   Layer M2        0.600             0.400 
[11/09 21:27:13    231s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:27:13    231s]   Layer M3        0.600             0.400 
[11/09 21:27:13    231s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:27:13    231s]       RC Corner Indexes            0   
[11/09 21:27:13    231s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:27:13    231s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:27:13    231s] Resistance Scaling Factor    : 1.00000 
[11/09 21:27:13    231s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:27:13    231s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:27:13    231s] Shrink Factor                : 1.00000
[11/09 21:27:13    231s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:27:13    231s] Initializing multi-corner capacitance tables ... 
[11/09 21:27:13    231s] Initializing multi-corner resistance tables ...
[11/09 21:27:13    231s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1236.4M)
[11/09 21:27:13    231s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:27:13    231s] Extracted 10.0398% (CPU Time= 0:00:00.0  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 20.0398% (CPU Time= 0:00:00.0  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 30.0398% (CPU Time= 0:00:00.0  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 40.0398% (CPU Time= 0:00:00.0  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 50.0398% (CPU Time= 0:00:00.0  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 60.0398% (CPU Time= 0:00:00.1  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 70.0398% (CPU Time= 0:00:00.1  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 80.0398% (CPU Time= 0:00:00.1  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1292.4M)
[11/09 21:27:13    231s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1292.4M)
[11/09 21:27:13    231s] Number of Extracted Resistors     : 9237
[11/09 21:27:13    231s] Number of Extracted Ground Cap.   : 9943
[11/09 21:27:13    231s] Number of Extracted Coupling Cap. : 9760
[11/09 21:27:13    231s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:13    231s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:27:13    231s]  Corner: osu05
[11/09 21:27:13    231s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.4M)
[11/09 21:27:13    231s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:27:13    231s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 738 times net's RC data read were performed.
[11/09 21:27:13    231s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1258.355M)
[11/09 21:27:13    231s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:13    231s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1258.355M)
[11/09 21:27:13    231s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1258.355M)
[11/09 21:27:13    231s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:13    231s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1258.4M)
[11/09 21:27:13    231s] Initializing multi-corner capacitance tables ... 
[11/09 21:27:13    231s] Initializing multi-corner resistance tables ...
[11/09 21:27:13    231s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:27:14    231s] #################################################################################
[11/09 21:27:14    231s] # Design Stage: PostRoute
[11/09 21:27:14    231s] # Design Name: layout_lab_design
[11/09 21:27:14    231s] # Design Mode: 90nm
[11/09 21:27:14    231s] # Analysis Mode: MMMC OCV 
[11/09 21:27:14    231s] # Parasitics Mode: SPEF/RCDB
[11/09 21:27:14    231s] # Signoff Settings: SI On 
[11/09 21:27:14    231s] #################################################################################
[11/09 21:27:14    231s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:14    231s] Setting infinite Tws ...
[11/09 21:27:14    231s] First Iteration Infinite Tw... 
[11/09 21:27:14    231s] Calculate early delays in OCV mode...
[11/09 21:27:14    231s] Calculate late delays in OCV mode...
[11/09 21:27:14    231s] Topological Sorting (CPU = 0:00:00.0, MEM = 1256.4M, InitMEM = 1256.4M)
[11/09 21:27:14    232s] Total number of fetched objects 738
[11/09 21:27:14    232s] AAE_INFO-618: Total number of nets in the design is 747,  98.7 percent of the nets selected for SI analysis
[11/09 21:27:14    232s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:27:14    232s] End delay calculation. (MEM=1309.27 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:27:14    232s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:27:14    232s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1309.3M) ***
[11/09 21:27:14    232s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1309.3M)
[11/09 21:27:14    232s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:27:14    232s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1309.3M)
[11/09 21:27:14    232s] 
[11/09 21:27:14    232s] Executing IPO callback for view pruning ..
[11/09 21:27:14    232s] Starting SI iteration 2
[11/09 21:27:14    232s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:14    232s] Calculate early delays in OCV mode...
[11/09 21:27:14    232s] Calculate late delays in OCV mode...
[11/09 21:27:14    232s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:27:14    232s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 738. 
[11/09 21:27:14    232s] Total number of fetched objects 738
[11/09 21:27:14    232s] AAE_INFO-618: Total number of nets in the design is 747,  0.0 percent of the nets selected for SI analysis
[11/09 21:27:14    232s] End delay calculation. (MEM=1317.32 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:27:14    232s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1317.3M) ***
[11/09 21:27:14    232s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:52 mem=1317.3M)
[11/09 21:27:14    232s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.731  |  2.731  |  5.262  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.597%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1220.5M, totSessionCpu=0:03:52 **
[11/09 21:27:14    232s] Setting latch borrow mode to budget during optimization.
[11/09 21:27:14    232s] *** Timing Is met
[11/09 21:27:14    232s] *** Check timing (0:00:00.0)
[11/09 21:27:14    232s] *** Setup timing is met (target slack 0ns)
[11/09 21:27:14    232s]   Timing/DRV Snapshot: (REF)
[11/09 21:27:14    232s]      Weighted WNS: 0.000
[11/09 21:27:14    232s]       All  PG WNS: 0.000
[11/09 21:27:14    232s]       High PG WNS: 0.000
[11/09 21:27:14    232s]       All  PG TNS: 0.000
[11/09 21:27:14    232s]       High PG TNS: 0.000
[11/09 21:27:14    232s]          Tran DRV: 0
[11/09 21:27:14    232s]           Cap DRV: 0
[11/09 21:27:14    232s]        Fanout DRV: 0
[11/09 21:27:14    232s]            Glitch: 0
[11/09 21:27:14    232s]    Category Slack: { [L, 2.731] [H, 2.731] }
[11/09 21:27:14    232s] 
[11/09 21:27:14    232s] Summary for sequential cells idenfication: 
[11/09 21:27:14    232s] Identified SBFF number: 3
[11/09 21:27:14    232s] Identified MBFF number: 0
[11/09 21:27:14    232s] Not identified SBFF number: 0
[11/09 21:27:14    232s] Not identified MBFF number: 0
[11/09 21:27:14    232s] Number of sequential cells which are not FFs: 1
[11/09 21:27:14    232s] 
[11/09 21:27:14    232s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:27:14    232s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:27:14    232s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.731  |  2.731  |  5.262  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.597%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1242.6M, totSessionCpu=0:03:52 **
[11/09 21:27:14    232s] -routeWithEco false                      # bool, default=false
[11/09 21:27:14    232s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:27:14    232s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:27:14    232s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:27:14    232s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:27:14    232s] 
[11/09 21:27:14    232s] globalDetailRoute
[11/09 21:27:14    232s] 
[11/09 21:27:14    232s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:27:14    232s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:27:14    232s] #setNanoRouteMode -routeWithEco true
[11/09 21:27:14    232s] #Start globalDetailRoute on Sat Nov  9 21:27:14 2019
[11/09 21:27:14    232s] #
[11/09 21:27:14    232s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 738 times net's RC data read were performed.
[11/09 21:27:14    232s] ### Net info: total nets: 747
[11/09 21:27:14    232s] ### Net info: dirty nets: 0
[11/09 21:27:14    232s] ### Net info: marked as disconnected nets: 0
[11/09 21:27:15    232s] ### Net info: fully routed nets: 723
[11/09 21:27:15    232s] ### Net info: trivial (single pin) nets: 0
[11/09 21:27:15    232s] ### Net info: unrouted nets: 24
[11/09 21:27:15    232s] ### Net info: re-extraction nets: 0
[11/09 21:27:15    232s] ### Net info: ignored nets: 0
[11/09 21:27:15    232s] ### Net info: skip routing nets: 0
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:15    232s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:27:15    232s] #Loading the last recorded routing design signature
[11/09 21:27:15    232s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:27:15    232s] #No placement changes detected since last routing
[11/09 21:27:15    232s] #Start routing data preparation.
[11/09 21:27:15    232s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:27:15    232s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:27:15    232s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:27:15    232s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:27:15    232s] #Voltage range [0.000 - 5.000] has 745 nets.
[11/09 21:27:15    232s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:27:15    232s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:27:15    232s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:27:15    233s] #Regenerating Ggrids automatically.
[11/09 21:27:15    233s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:27:15    233s] #Using automatically generated G-grids.
[11/09 21:27:15    233s] #Done routing data preparation.
[11/09 21:27:15    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.08 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #Merging special wires...
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Connectivity extraction summary:
[11/09 21:27:15    233s] #66 routed nets are extracted.
[11/09 21:27:15    233s] #657 routed net(s) are imported.
[11/09 21:27:15    233s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:27:15    233s] #Total number of nets = 747.
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:27:15    233s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Connectivity extraction summary:
[11/09 21:27:15    233s] #Total number of nets = 0.
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Cpu time = 00:00:00
[11/09 21:27:15    233s] #Elapsed time = 00:00:00
[11/09 21:27:15    233s] #Increased memory = -0.42 (MB)
[11/09 21:27:15    233s] #Total memory = 975.08 (MB)
[11/09 21:27:15    233s] #Peak memory = 991.03 (MB)
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Connectivity extraction summary:
[11/09 21:27:15    233s] #Total number of nets = 0.
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Start Detail Routing..
[11/09 21:27:15    233s] #start initial detail routing ...
[11/09 21:27:15    233s] #    number of violations = 0
[11/09 21:27:15    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.86 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #start 1st optimization iteration ...
[11/09 21:27:15    233s] #    number of violations = 0
[11/09 21:27:15    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.90 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #Complete Detail Routing.
[11/09 21:27:15    233s] #Total wire length = 136627 um.
[11/09 21:27:15    233s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:15    233s] #Total number of vias = 4084
[11/09 21:27:15    233s] #Up-Via Summary (total 4084):
[11/09 21:27:15    233s] #           
[11/09 21:27:15    233s] #-----------------------
[11/09 21:27:15    233s] #  Metal 1         2459
[11/09 21:27:15    233s] #  Metal 2         1625
[11/09 21:27:15    233s] #-----------------------
[11/09 21:27:15    233s] #                  4084 
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Total number of DRC violations = 0
[11/09 21:27:15    233s] #Cpu time = 00:00:00
[11/09 21:27:15    233s] #Elapsed time = 00:00:00
[11/09 21:27:15    233s] #Increased memory = 0.04 (MB)
[11/09 21:27:15    233s] #Total memory = 975.12 (MB)
[11/09 21:27:15    233s] #Peak memory = 991.03 (MB)
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Connectivity extraction summary:
[11/09 21:27:15    233s] #Total number of nets = 0.
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Start Detail Routing..
[11/09 21:27:15    233s] #start initial detail routing ...
[11/09 21:27:15    233s] #    number of violations = 0
[11/09 21:27:15    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.90 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #start 1st optimization iteration ...
[11/09 21:27:15    233s] #    number of violations = 0
[11/09 21:27:15    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.90 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #Complete Detail Routing.
[11/09 21:27:15    233s] #Total wire length = 136627 um.
[11/09 21:27:15    233s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:15    233s] #Total number of vias = 4084
[11/09 21:27:15    233s] #Up-Via Summary (total 4084):
[11/09 21:27:15    233s] #           
[11/09 21:27:15    233s] #-----------------------
[11/09 21:27:15    233s] #  Metal 1         2459
[11/09 21:27:15    233s] #  Metal 2         1625
[11/09 21:27:15    233s] #-----------------------
[11/09 21:27:15    233s] #                  4084 
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Total number of DRC violations = 0
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #start routing for process antenna violation fix ...
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Connectivity extraction summary:
[11/09 21:27:15    233s] #Total number of nets = 0.
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.12 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Total wire length = 136627 um.
[11/09 21:27:15    233s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:15    233s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:15    233s] #Total number of vias = 4084
[11/09 21:27:15    233s] #Up-Via Summary (total 4084):
[11/09 21:27:15    233s] #           
[11/09 21:27:15    233s] #-----------------------
[11/09 21:27:15    233s] #  Metal 1         2459
[11/09 21:27:15    233s] #  Metal 2         1625
[11/09 21:27:15    233s] #-----------------------
[11/09 21:27:15    233s] #                  4084 
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #Total number of DRC violations = 0
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #detailRoute Statistics:
[11/09 21:27:15    233s] #Cpu time = 00:00:00
[11/09 21:27:15    233s] #Elapsed time = 00:00:00
[11/09 21:27:15    233s] #Increased memory = 0.46 (MB)
[11/09 21:27:15    233s] #Total memory = 975.55 (MB)
[11/09 21:27:15    233s] #Peak memory = 991.03 (MB)
[11/09 21:27:15    233s] #Updating routing design signature
[11/09 21:27:15    233s] #Created 41 library cell signatures
[11/09 21:27:15    233s] #Created 747 NETS and 0 SPECIALNETS signatures
[11/09 21:27:15    233s] #Created 99304 instance signatures
[11/09 21:27:15    233s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.81 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.85 (MB), peak = 991.03 (MB)
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] #globalDetailRoute statistics:
[11/09 21:27:15    233s] #Cpu time = 00:00:01
[11/09 21:27:15    233s] #Elapsed time = 00:00:01
[11/09 21:27:15    233s] #Increased memory = -11.41 (MB)
[11/09 21:27:15    233s] #Total memory = 940.38 (MB)
[11/09 21:27:15    233s] #Peak memory = 991.03 (MB)
[11/09 21:27:15    233s] #Number of warnings = 18
[11/09 21:27:15    233s] #Total number of warnings = 308
[11/09 21:27:15    233s] #Number of fails = 0
[11/09 21:27:15    233s] #Total number of fails = 0
[11/09 21:27:15    233s] #Complete globalDetailRoute on Sat Nov  9 21:27:15 2019
[11/09 21:27:15    233s] #
[11/09 21:27:15    233s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1211.8M, totSessionCpu=0:03:54 **
[11/09 21:27:15    233s] -routeWithEco false                      # bool, default=false
[11/09 21:27:15    233s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:27:15    233s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:27:15    233s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:27:15    233s] Extraction called for design 'layout_lab_design' of instances=99304 and nets=747 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:27:15    233s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:27:15    233s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:27:15    233s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:27:15    233s] RC Extraction called in multi-corner(1) mode.
[11/09 21:27:15    233s] Process corner(s) are loaded.
[11/09 21:27:15    233s]  Corner: osu05
[11/09 21:27:15    233s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:27:15    233s] Assumed metal fill uses the following parameters:
[11/09 21:27:15    233s]               Active Spacing      Min. Width
[11/09 21:27:15    233s]                 [microns]         [microns]
[11/09 21:27:15    233s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:27:15    233s]   Layer M1        0.600             0.400 
[11/09 21:27:15    233s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:27:15    233s]   Layer M2        0.600             0.400 
[11/09 21:27:15    233s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:27:15    233s]   Layer M3        0.600             0.400 
[11/09 21:27:15    233s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:27:15    233s]       RC Corner Indexes            0   
[11/09 21:27:15    233s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:27:15    233s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:27:15    233s] Resistance Scaling Factor    : 1.00000 
[11/09 21:27:15    233s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:27:15    233s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:27:15    233s] Shrink Factor                : 1.00000
[11/09 21:27:15    233s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:27:15    233s] Initializing multi-corner capacitance tables ... 
[11/09 21:27:15    233s] Initializing multi-corner resistance tables ...
[11/09 21:27:15    233s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1211.8M)
[11/09 21:27:15    233s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:27:15    233s] Extracted 10.0398% (CPU Time= 0:00:00.0  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 20.0398% (CPU Time= 0:00:00.0  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 30.0398% (CPU Time= 0:00:00.0  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 40.0398% (CPU Time= 0:00:00.0  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 50.0398% (CPU Time= 0:00:00.0  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 60.0398% (CPU Time= 0:00:00.0  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 70.0398% (CPU Time= 0:00:00.1  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 80.0398% (CPU Time= 0:00:00.1  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1287.8M)
[11/09 21:27:15    233s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1287.8M)
[11/09 21:27:15    233s] Number of Extracted Resistors     : 9237
[11/09 21:27:15    233s] Number of Extracted Ground Cap.   : 9943
[11/09 21:27:15    233s] Number of Extracted Coupling Cap. : 9760
[11/09 21:27:15    233s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:15    233s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:27:15    233s]  Corner: osu05
[11/09 21:27:16    233s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1255.8M)
[11/09 21:27:16    233s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:27:16    233s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 738 times net's RC data read were performed.
[11/09 21:27:16    233s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1253.824M)
[11/09 21:27:16    233s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:16    233s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1253.824M)
[11/09 21:27:16    233s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1253.824M)
[11/09 21:27:16    233s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1225.8M, totSessionCpu=0:03:54 **
[11/09 21:27:16    233s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:27:16    233s] Begin IPO call back ...
[11/09 21:27:16    233s] End IPO call back ...
[11/09 21:27:16    233s] #################################################################################
[11/09 21:27:16    233s] # Design Stage: PostRoute
[11/09 21:27:16    233s] # Design Name: layout_lab_design
[11/09 21:27:16    233s] # Design Mode: 90nm
[11/09 21:27:16    233s] # Analysis Mode: MMMC OCV 
[11/09 21:27:16    233s] # Parasitics Mode: SPEF/RCDB
[11/09 21:27:16    233s] # Signoff Settings: SI On 
[11/09 21:27:16    233s] #################################################################################
[11/09 21:27:16    233s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:16    233s] Setting infinite Tws ...
[11/09 21:27:16    233s] First Iteration Infinite Tw... 
[11/09 21:27:16    233s] Calculate early delays in OCV mode...
[11/09 21:27:16    233s] Calculate late delays in OCV mode...
[11/09 21:27:16    233s] Topological Sorting (CPU = 0:00:00.0, MEM = 1228.8M, InitMEM = 1228.8M)
[11/09 21:27:16    234s] Initializing multi-corner capacitance tables ... 
[11/09 21:27:16    234s] Initializing multi-corner resistance tables ...
[11/09 21:27:16    234s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:27:16    234s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1247.0M)
[11/09 21:27:16    234s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:16    234s] Total number of fetched objects 738
[11/09 21:27:16    234s] AAE_INFO-618: Total number of nets in the design is 747,  98.7 percent of the nets selected for SI analysis
[11/09 21:27:16    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:27:16    234s] End delay calculation. (MEM=1286.8 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:27:16    234s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:27:16    234s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1286.8M) ***
[11/09 21:27:16    234s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1286.8M)
[11/09 21:27:16    234s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:27:16    234s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1286.8M)
[11/09 21:27:16    234s] Starting SI iteration 2
[11/09 21:27:16    234s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:27:16    234s] Calculate early delays in OCV mode...
[11/09 21:27:16    234s] Calculate late delays in OCV mode...
[11/09 21:27:16    234s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:27:16    234s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 738. 
[11/09 21:27:16    234s] Total number of fetched objects 738
[11/09 21:27:16    234s] AAE_INFO-618: Total number of nets in the design is 747,  0.0 percent of the nets selected for SI analysis
[11/09 21:27:16    234s] End delay calculation. (MEM=1294.84 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:27:16    234s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1294.8M) ***
[11/09 21:27:16    234s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:03:54 mem=1294.8M)
[11/09 21:27:16    234s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1228.1M, totSessionCpu=0:03:54 **
[11/09 21:27:16    234s] *** Timing Is met
[11/09 21:27:16    234s] *** Check timing (0:00:00.0)
[11/09 21:27:16    234s] Running postRoute recovery in postEcoRoute mode
[11/09 21:27:16    234s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1228.1M, totSessionCpu=0:03:54 **
[11/09 21:27:16    234s]   Timing/DRV Snapshot: (TGT)
[11/09 21:27:16    234s]      Weighted WNS: 0.000
[11/09 21:27:16    234s]       All  PG WNS: 0.000
[11/09 21:27:16    234s]       High PG WNS: 0.000
[11/09 21:27:16    234s]       All  PG TNS: 0.000
[11/09 21:27:16    234s]       High PG TNS: 0.000
[11/09 21:27:16    234s]          Tran DRV: 0
[11/09 21:27:16    234s]           Cap DRV: 0
[11/09 21:27:16    234s]        Fanout DRV: 0
[11/09 21:27:16    234s]            Glitch: 0
[11/09 21:27:16    234s]    Category Slack: { [L, 2.731] [H, 2.731] }
[11/09 21:27:16    234s] 
[11/09 21:27:16    234s] Checking setup slack degradation ...
[11/09 21:27:16    234s] 
[11/09 21:27:16    234s] Recovery Manager:
[11/09 21:27:16    234s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:27:16    234s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:27:16    234s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:27:16    234s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:27:16    234s] 
[11/09 21:27:16    234s] Checking DRV degradation...
[11/09 21:27:16    234s] 
[11/09 21:27:16    234s] Recovery Manager:
[11/09 21:27:16    234s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:27:16    234s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:27:16    234s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:27:16    234s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:27:16    234s] 
[11/09 21:27:16    234s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:27:16    234s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1228.07M, totSessionCpu=0:03:55).
[11/09 21:27:16    234s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1228.1M, totSessionCpu=0:03:55 **
[11/09 21:27:16    234s] 
[11/09 21:27:16    234s] Latch borrow mode reset to max_borrow
[11/09 21:27:16    234s] Reported timing to dir ./timingReports
[11/09 21:27:16    234s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1228.1M, totSessionCpu=0:03:55 **
[11/09 21:27:16    234s] Begin: glitch net info
[11/09 21:27:16    234s] glitch slack range: number of glitch nets
[11/09 21:27:16    234s] glitch slack < -0.32 : 0
[11/09 21:27:16    234s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:27:16    234s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:27:16    234s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:27:16    234s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:27:16    234s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:27:16    234s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:27:16    234s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:27:16    234s] -0.04 < glitch slack : 0
[11/09 21:27:16    234s] End: glitch net info
[11/09 21:27:17    234s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.731  |  2.731  |  5.262  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.597%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1228.1M, totSessionCpu=0:03:55 **
[11/09 21:27:17    234s]  ReSet Options after AAE Based Opt flow 
[11/09 21:27:17    234s] *** Finished optDesign ***
[11/09 21:27:17    234s] 
[11/09 21:27:17    234s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.4 real=0:00:04.6)
[11/09 21:27:17    234s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:27:17    234s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.2 real=0:00:00.5)
[11/09 21:27:17    234s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:27:17    234s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:27:17    234s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.2 real=0:00:01.1)
[11/09 21:27:17    234s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:27:17    234s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:27:17    234s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:27:17    234s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:27:17    234s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:27:17    234s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:27:17    234s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:27:17    234s] Type 'man IMPSP-5217' for more detail.
[11/09 21:27:17    234s] Core basic site is core
[11/09 21:27:17    234s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:27:17    234s]   Signal wire search tree: 9188 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:27:17    234s] *INFO: Adding fillers to top-module.
[11/09 21:27:17    234s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:27:17    234s] <CMD> ecoRoute
[11/09 21:27:17    234s] 
[11/09 21:27:17    234s] globalDetailRoute
[11/09 21:27:17    234s] 
[11/09 21:27:17    234s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:27:17    234s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:27:17    234s] #setNanoRouteMode -routeWithEco true
[11/09 21:27:17    234s] #Start globalDetailRoute on Sat Nov  9 21:27:17 2019
[11/09 21:27:17    234s] #
[11/09 21:27:17    234s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 738 times net's RC data read were performed.
[11/09 21:27:17    235s] ### Net info: total nets: 747
[11/09 21:27:17    235s] ### Net info: dirty nets: 0
[11/09 21:27:17    235s] ### Net info: marked as disconnected nets: 0
[11/09 21:27:17    235s] ### Net info: fully routed nets: 723
[11/09 21:27:17    235s] ### Net info: trivial (single pin) nets: 0
[11/09 21:27:17    235s] ### Net info: unrouted nets: 24
[11/09 21:27:17    235s] ### Net info: re-extraction nets: 0
[11/09 21:27:17    235s] ### Net info: ignored nets: 0
[11/09 21:27:17    235s] ### Net info: skip routing nets: 0
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:27:17    235s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:27:17    235s] #Start routing data preparation.
[11/09 21:27:17    235s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:27:17    235s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:27:17    235s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:27:17    235s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:27:17    235s] #Voltage range [0.000 - 5.000] has 745 nets.
[11/09 21:27:17    235s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:27:17    235s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:27:17    235s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:27:18    235s] #Regenerating Ggrids automatically.
[11/09 21:27:18    235s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:27:18    235s] #Using automatically generated G-grids.
[11/09 21:27:18    235s] #Done routing data preparation.
[11/09 21:27:18    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.04 (MB), peak = 991.03 (MB)
[11/09 21:27:18    235s] #Merging special wires...
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Connectivity extraction summary:
[11/09 21:27:18    235s] #Total number of nets = 0.
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Connectivity extraction summary:
[11/09 21:27:18    235s] #Total number of nets = 0.
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Cpu time = 00:00:00
[11/09 21:27:18    235s] #Elapsed time = 00:00:00
[11/09 21:27:18    235s] #Increased memory = 3.43 (MB)
[11/09 21:27:18    235s] #Total memory = 964.14 (MB)
[11/09 21:27:18    235s] #Peak memory = 991.03 (MB)
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Connectivity extraction summary:
[11/09 21:27:18    235s] #Total number of nets = 0.
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Start Detail Routing..
[11/09 21:27:18    235s] #start initial detail routing ...
[11/09 21:27:18    235s] #    number of violations = 0
[11/09 21:27:18    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.15 (MB), peak = 991.03 (MB)
[11/09 21:27:18    235s] #start 1st optimization iteration ...
[11/09 21:27:18    235s] #    number of violations = 0
[11/09 21:27:18    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.19 (MB), peak = 991.03 (MB)
[11/09 21:27:18    235s] #Complete Detail Routing.
[11/09 21:27:18    235s] #Total wire length = 136627 um.
[11/09 21:27:18    235s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:18    235s] #Total number of vias = 4084
[11/09 21:27:18    235s] #Up-Via Summary (total 4084):
[11/09 21:27:18    235s] #           
[11/09 21:27:18    235s] #-----------------------
[11/09 21:27:18    235s] #  Metal 1         2459
[11/09 21:27:18    235s] #  Metal 2         1625
[11/09 21:27:18    235s] #-----------------------
[11/09 21:27:18    235s] #                  4084 
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Total number of DRC violations = 0
[11/09 21:27:18    235s] #Cpu time = 00:00:00
[11/09 21:27:18    235s] #Elapsed time = 00:00:00
[11/09 21:27:18    235s] #Increased memory = 0.28 (MB)
[11/09 21:27:18    235s] #Total memory = 964.42 (MB)
[11/09 21:27:18    235s] #Peak memory = 991.03 (MB)
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Connectivity extraction summary:
[11/09 21:27:18    235s] #Total number of nets = 0.
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Start Detail Routing..
[11/09 21:27:18    235s] #start initial detail routing ...
[11/09 21:27:18    235s] #    number of violations = 0
[11/09 21:27:18    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.22 (MB), peak = 991.03 (MB)
[11/09 21:27:18    235s] #start 1st optimization iteration ...
[11/09 21:27:18    235s] #    number of violations = 0
[11/09 21:27:18    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.22 (MB), peak = 991.03 (MB)
[11/09 21:27:18    235s] #Complete Detail Routing.
[11/09 21:27:18    235s] #Total wire length = 136627 um.
[11/09 21:27:18    235s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:18    235s] #Total number of vias = 4084
[11/09 21:27:18    235s] #Up-Via Summary (total 4084):
[11/09 21:27:18    235s] #           
[11/09 21:27:18    235s] #-----------------------
[11/09 21:27:18    235s] #  Metal 1         2459
[11/09 21:27:18    235s] #  Metal 2         1625
[11/09 21:27:18    235s] #-----------------------
[11/09 21:27:18    235s] #                  4084 
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Total number of DRC violations = 0
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #start routing for process antenna violation fix ...
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Connectivity extraction summary:
[11/09 21:27:18    235s] #Total number of nets = 0.
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.45 (MB), peak = 991.03 (MB)
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Total wire length = 136627 um.
[11/09 21:27:18    235s] #Total half perimeter of net bounding box = 107913 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal1 = 18817 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal2 = 68299 um.
[11/09 21:27:18    235s] #Total wire length on LAYER metal3 = 49511 um.
[11/09 21:27:18    235s] #Total number of vias = 4084
[11/09 21:27:18    235s] #Up-Via Summary (total 4084):
[11/09 21:27:18    235s] #           
[11/09 21:27:18    235s] #-----------------------
[11/09 21:27:18    235s] #  Metal 1         2459
[11/09 21:27:18    235s] #  Metal 2         1625
[11/09 21:27:18    235s] #-----------------------
[11/09 21:27:18    235s] #                  4084 
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #Total number of DRC violations = 0
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #detailRoute Statistics:
[11/09 21:27:18    235s] #Cpu time = 00:00:00
[11/09 21:27:18    235s] #Elapsed time = 00:00:00
[11/09 21:27:18    235s] #Increased memory = 0.73 (MB)
[11/09 21:27:18    235s] #Total memory = 964.87 (MB)
[11/09 21:27:18    235s] #Peak memory = 991.03 (MB)
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] #globalDetailRoute statistics:
[11/09 21:27:18    235s] #Cpu time = 00:00:01
[11/09 21:27:18    235s] #Elapsed time = 00:00:01
[11/09 21:27:18    235s] #Increased memory = -26.74 (MB)
[11/09 21:27:18    235s] #Total memory = 935.77 (MB)
[11/09 21:27:18    235s] #Peak memory = 991.03 (MB)
[11/09 21:27:18    235s] #Number of warnings = 18
[11/09 21:27:18    235s] #Total number of warnings = 326
[11/09 21:27:18    235s] #Number of fails = 0
[11/09 21:27:18    235s] #Total number of fails = 0
[11/09 21:27:18    235s] #Complete globalDetailRoute on Sat Nov  9 21:27:18 2019
[11/09 21:27:18    235s] #
[11/09 21:27:18    235s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:27:18    235s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:27:18    235s] Start Time: Sat Nov  9 21:27:18 2019
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s] Design Name: layout_lab_design
[11/09 21:27:18    235s] Database Units: 1000
[11/09 21:27:18    235s] Design Boundary: (0.0000, 0.0000) (3456.0000, 3402.0000)
[11/09 21:27:18    235s] Error Limit = 1000; Warning Limit = 50
[11/09 21:27:18    235s] Check all nets
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s] Begin Summary 
[11/09 21:27:18    235s]   Found no problems or warnings.
[11/09 21:27:18    235s] End Summary
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s] End Time: Sat Nov  9 21:27:18 2019
[11/09 21:27:18    235s] Time Elapsed: 0:00:00.0
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:27:18    235s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:27:18    235s]   (CPU Time: 0:00:00.2  MEM: -0.852M)
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s] <CMD> verify_drc
[11/09 21:27:18    235s]  *** Starting Verify DRC (MEM: 1199.9) ***
[11/09 21:27:18    235s] 
[11/09 21:27:18    235s]   VERIFY DRC ...... Starting Verification
[11/09 21:27:18    235s]   VERIFY DRC ...... Initializing
[11/09 21:27:18    235s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:27:18    235s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:27:18    235s]   VERIFY DRC ...... Using new threading
[11/09 21:27:18    235s]   VERIFY DRC ...... Sub-Area : 1 of 4
[11/09 21:27:18    236s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:27:18    236s]   VERIFY DRC ...... Sub-Area : 2 of 4
[11/09 21:27:19    236s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:27:19    236s]   VERIFY DRC ...... Sub-Area : 3 of 4
[11/09 21:27:19    236s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:27:19    236s]   VERIFY DRC ...... Sub-Area : 4 of 4
[11/09 21:27:19    236s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s]   Verification Complete : 0 Viols.
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s]  *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 1.00  MEM: 47.2M) ***
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:27:19    236s] Parse map file...
[11/09 21:27:19    236s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:27:19    236s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:27:19    236s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:27:19    236s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:27:19    236s] Writing GDSII file ...
[11/09 21:27:19    236s] 	****** db unit per micron = 1000 ******
[11/09 21:27:19    236s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:27:19    236s] 	****** unit scaling factor = 1 ******
[11/09 21:27:19    236s] Output for instance
[11/09 21:27:19    236s] Output for bump
[11/09 21:27:19    236s] Output for physical terminals
[11/09 21:27:19    236s] Output for logical terminals
[11/09 21:27:19    236s] Output for regular nets
[11/09 21:27:19    236s] Output for special nets and metal fills
[11/09 21:27:19    236s] Output for via structure generation
[11/09 21:27:19    236s] Statistics for GDS generated (version 3)
[11/09 21:27:19    236s] ----------------------------------------
[11/09 21:27:19    236s] Stream Out Layer Mapping Information:
[11/09 21:27:19    236s] GDS Layer Number          GDS Layer Name
[11/09 21:27:19    236s] ----------------------------------------
[11/09 21:27:19    236s]     49                            metal1
[11/09 21:27:19    236s]     50                               via
[11/09 21:27:19    236s]     51                            metal2
[11/09 21:27:19    236s]     61                              via2
[11/09 21:27:19    236s]     62                            metal3
[11/09 21:27:19    236s]     49                            metal1
[11/09 21:27:19    236s]     51                            metal2
[11/09 21:27:19    236s]     62                            metal3
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Stream Out Information Processed for GDS version 3:
[11/09 21:27:19    236s] Units: 1000 DBU
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Object                             Count
[11/09 21:27:19    236s] ----------------------------------------
[11/09 21:27:19    236s] Instances                          99304
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Ports/Pins                             0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Nets                                5101
[11/09 21:27:19    236s]     metal layer metal1              1408
[11/09 21:27:19    236s]     metal layer metal2              2711
[11/09 21:27:19    236s]     metal layer metal3               982
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s]     Via Instances                   4084
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Special Nets                         294
[11/09 21:27:19    236s]     metal layer metal1               286
[11/09 21:27:19    236s]     metal layer metal2                 7
[11/09 21:27:19    236s]     metal layer metal3                 1
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s]     Via Instances                    200
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Metal Fills                            0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s]     Via Instances                      0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Metal FillOPCs                         0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s]     Via Instances                      0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Text                                  15
[11/09 21:27:19    236s]     metal layer metal3                15
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Blockages                              0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Custom Text                            0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Custom Box                             0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Trim Metal                             0
[11/09 21:27:19    236s] 
[11/09 21:27:19    236s] Output for cells
[11/09 21:27:19    236s] **WARN: (IMPOGDS-1176):	There are 144 empty cells. Check innovus.log# for the details.
[11/09 21:27:19    236s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:27:19    236s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:27:20    236s] ######Streamout is finished!
[11/09 21:27:20    236s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:27:20    236s] Writing Netlist "final.v" ...
[11/09 21:27:20    236s] <CMD> rcOut -spf final.dspf
[11/09 21:27:20    236s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:27:20    236s] Type 'man IMPDC-495' for more detail.
[11/09 21:27:20    236s] 
[11/09 21:27:23    237s] <CMD> pan -336.750 -236.634
[11/09 21:27:27    239s] <CMD> pan -304.062 1125.978
[11/09 21:27:31    240s] <CMD> pan 15.473 -564.740
[11/09 21:28:14    248s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:28:14    248s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:28:14    248s] <CMD> getDrawView
[11/09 21:28:14    248s] <CMD> loadWorkspace -name Physical
[11/09 21:28:14    248s] <CMD> win
[11/09 21:28:14    248s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:28:14    248s] <CMD> set conf_qxconf_file NULL
[11/09 21:28:14    248s] <CMD> set conf_qxlib_file NULL
[11/09 21:28:14    248s] <CMD> set defHierChar /
[11/09 21:28:14    248s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:28:14    248s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:28:14    248s] <CMD> set distributed_client_message_echo 1
[11/09 21:28:14    248s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:28:14    248s] <CMD> set floorplan_default_site core
[11/09 21:28:14    248s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:28:14    248s] <CMD> set init_gnd_net gnd
[11/09 21:28:14    248s] <CMD> set init_io_file innovus.io
[11/09 21:28:14    248s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:28:14    248s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:28:14    248s] <CMD> set init_oa_search_lib {}
[11/09 21:28:14    248s] <CMD> set init_pwr_net vdd
[11/09 21:28:14    248s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:28:14    248s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:28:14    248s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:28:14    248s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:28:14    248s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:28:14    248s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:28:14    248s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:28:14    248s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:28:14    248s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:28:14    248s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:28:14    248s] <CMD> init_design
[11/09 21:28:14    248s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:28:15    248s] 
[11/09 21:28:15    248s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:28:15    248s] Severity  ID               Count  Summary                                  
[11/09 21:28:15    248s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:28:15    248s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:28:15    248s] 
[11/09 21:28:15    248s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:28:15    248s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:28:15    248s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:28:15    248s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:28:15    248s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:28:15    248s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:28:15    248s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:28:15    248s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:28:15    248s] <CMD> unfixAllIos
[11/09 21:28:15    248s] <CMD> legalizePin
[11/09 21:28:15    248s] #- Begin legalizePin (date=11/09 21:28:15, mem=1232.2M)
[11/09 21:28:15    248s] 
[11/09 21:28:15    248s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:28:15    248s] Summary report for top level: [layout_lab_design] 
[11/09 21:28:15    248s] 	Total Pads                         : 16
[11/09 21:28:15    248s] 	Total Pins                         : 0
[11/09 21:28:15    248s] 	Legally Assigned Pins              : 0
[11/09 21:28:15    248s] 	Illegally Assigned Pins            : 0
[11/09 21:28:15    248s] 	Unplaced Pins                      : 0
[11/09 21:28:15    248s] 	Constant/Spl Net Pins              : 0
[11/09 21:28:15    248s] 	Internal Pins                      : 0
[11/09 21:28:15    248s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:28:15    248s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:28:15    248s] End of Summary report
[11/09 21:28:15    248s] End pin legalization for the partition [layout_lab_design].
[11/09 21:28:15    248s] 
[11/09 21:28:15    248s] #- End legalizePin (date=11/09 21:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.2M, current mem=1232.2M)
[11/09 21:28:15    248s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:28:15    248s] #- Begin addRing (date=11/09 21:28:15, mem=1232.2M)
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:28:15    248s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:28:15    248s] 
[11/09 21:28:15    248s] Ring generation is complete; vias are now being generated.
[11/09 21:28:15    248s] addRing created 8 wires.
[11/09 21:28:15    248s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:28:15    248s] +--------+----------------+----------------+
[11/09 21:28:15    248s] |  Layer |     Created    |     Deleted    |
[11/09 21:28:15    248s] +--------+----------------+----------------+
[11/09 21:28:15    248s] | metal1 |        4       |       NA       |
[11/09 21:28:15    248s] |   via  |        8       |        0       |
[11/09 21:28:15    248s] | metal2 |        4       |       NA       |
[11/09 21:28:15    248s] +--------+----------------+----------------+
[11/09 21:28:15    248s] #- End addRing (date=11/09 21:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.2M, current mem=1232.2M)
[11/09 21:28:15    248s] <CMD> setPlaceMode -congEffort medium
[11/09 21:28:15    248s] <CMD> placeDesign -inPlaceOpt
[11/09 21:28:15    248s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:28:15    248s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:28:15    248s] *** Starting placeDesign concurrent flow ***
[11/09 21:28:15    248s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:28:15    248s] Set Using Default Delay Limit as 101.
[11/09 21:28:15    248s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:28:15    248s] Set Default Net Delay as 0 ps.
[11/09 21:28:15    248s] Set Default Net Load as 0 pF. 
[11/09 21:28:15    248s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:28:15    248s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:28:15    248s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:28:15    248s] Begin IPO call back ...
[11/09 21:28:15    248s] End IPO call back ...
[11/09 21:28:15    249s] #################################################################################
[11/09 21:28:15    249s] # Design Stage: PostRoute
[11/09 21:28:15    249s] # Design Name: layout_lab_design
[11/09 21:28:15    249s] # Design Mode: 90nm
[11/09 21:28:15    249s] # Analysis Mode: MMMC OCV 
[11/09 21:28:15    249s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:15    249s] # Signoff Settings: SI On 
[11/09 21:28:15    249s] #################################################################################
[11/09 21:28:15    249s] Setting infinite Tws ...
[11/09 21:28:15    249s] First Iteration Infinite Tw... 
[11/09 21:28:15    249s] Calculate early delays in OCV mode...
[11/09 21:28:15    249s] Calculate late delays in OCV mode...
[11/09 21:28:15    249s] Topological Sorting (CPU = 0:00:00.0, MEM = 1230.2M, InitMEM = 1230.2M)
[11/09 21:28:15    249s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:28:15    249s] Updating RC grid for preRoute extraction ...
[11/09 21:28:15    249s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:15    249s] Initializing multi-corner resistance tables ...
[11/09 21:28:15    249s] Total number of fetched objects 738
[11/09 21:28:15    249s] AAE_INFO-618: Total number of nets in the design is 747,  98.7 percent of the nets selected for SI analysis
[11/09 21:28:15    249s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:15    249s] End delay calculation. (MEM=1313.1 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:28:15    249s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:28:15    249s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1313.1M) ***
[11/09 21:28:15    249s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1313.1M)
[11/09 21:28:15    249s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:28:15    249s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1313.1M)
[11/09 21:28:15    249s] Starting SI iteration 2
[11/09 21:28:15    249s] Calculate early delays in OCV mode...
[11/09 21:28:15    249s] Calculate late delays in OCV mode...
[11/09 21:28:15    249s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:28:15    249s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:15    249s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 738. 
[11/09 21:28:15    249s] Total number of fetched objects 738
[11/09 21:28:15    249s] AAE_INFO-618: Total number of nets in the design is 747,  0.0 percent of the nets selected for SI analysis
[11/09 21:28:15    249s] End delay calculation. (MEM=1321.15 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:28:15    249s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1321.1M) ***
[11/09 21:28:15    249s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:28:15    249s] Set Using Default Delay Limit as 1000.
[11/09 21:28:15    249s] Set Default Net Delay as 1000 ps.
[11/09 21:28:15    249s] Set Default Net Load as 0.5 pF. 
[11/09 21:28:15    249s] *** Start deleteBufferTree ***
[11/09 21:28:15    249s] Info: Detect buffers to remove automatically.
[11/09 21:28:15    249s] Analyzing netlist ...
[11/09 21:28:15    249s] Updating netlist
[11/09 21:28:15    249s] 
[11/09 21:28:15    249s] *summary: 72 instances (buffers/inverters) removed
[11/09 21:28:15    249s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/09 21:28:16    249s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:28:16    249s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:28:16    249s] Deleted 98570 physical insts (cell - / prefix -).
[11/09 21:28:16    249s] *** Starting "NanoPlace(TM) placement v#1 (mem=1298.9M)" ...
[11/09 21:28:16    249s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:28:16    249s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:28:16    249s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:28:16    249s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:28:16    249s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:28:16    249s] Core basic site is core
[11/09 21:28:16    249s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:16    249s] Apply auto density screen in pre-place stage.
[11/09 21:28:16    249s] Auto density screen increases utilization from 0.025 to 0.025
[11/09 21:28:16    249s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.9M
[11/09 21:28:16    249s] Average module density = 0.025.
[11/09 21:28:16    249s] Density for the design = 0.025.
[11/09 21:28:16    249s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 171512 sites (12348835 um^2).
[11/09 21:28:16    249s] Pin Density = 0.01302.
[11/09 21:28:16    249s]             = total # of pins 2243 / total area 172224.
[11/09 21:28:16    249s] Initial padding reaches pin density 0.413 for top
[11/09 21:28:16    249s] Initial padding increases density from 0.025 to 0.042 for top
[11/09 21:28:16    249s] === lastAutoLevel = 8 
[11/09 21:28:16    249s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:28:16    249s] Iteration  1: Total net bbox = 9.047e+04 (3.86e+04 5.19e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 1.064e+05 (4.65e+04 5.99e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.9M
[11/09 21:28:16    249s] Iteration  2: Total net bbox = 9.047e+04 (3.86e+04 5.19e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 1.064e+05 (4.65e+04 5.99e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.9M
[11/09 21:28:16    249s] Iteration  3: Total net bbox = 8.000e+04 (4.21e+04 3.79e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 1.033e+05 (5.35e+04 4.98e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    249s] Iteration  4: Total net bbox = 7.164e+04 (3.83e+04 3.33e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 9.388e+04 (4.88e+04 4.51e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    249s] Iteration  5: Total net bbox = 5.790e+04 (3.09e+04 2.70e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 7.771e+04 (3.92e+04 3.85e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    249s] Iteration  6: Total net bbox = 6.886e+04 (3.80e+04 3.09e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 9.165e+04 (4.93e+04 4.23e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    249s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:28:16    249s] Congestion driven padding in post-place stage.
[11/09 21:28:16    249s] Congestion driven padding increases utilization from 0.042 to 0.042
[11/09 21:28:16    249s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    249s] Iteration  7: Total net bbox = 7.265e+04 (4.09e+04 3.17e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 9.572e+04 (5.25e+04 4.32e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    249s] Iteration  8: Total net bbox = 7.265e+04 (4.09e+04 3.17e+04)
[11/09 21:28:16    249s]               Est.  stn bbox = 9.572e+04 (5.25e+04 4.32e+04)
[11/09 21:28:16    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    250s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:28:16    250s] Congestion driven padding in post-place stage.
[11/09 21:28:16    250s] Congestion driven padding increases utilization from 0.042 to 0.042
[11/09 21:28:16    250s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    250s] Iteration  9: Total net bbox = 8.508e+04 (4.54e+04 3.97e+04)
[11/09 21:28:16    250s]               Est.  stn bbox = 1.123e+05 (5.86e+04 5.38e+04)
[11/09 21:28:16    250s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:16    250s] Iteration 10: Total net bbox = 8.508e+04 (4.54e+04 3.97e+04)
[11/09 21:28:16    250s]               Est.  stn bbox = 1.123e+05 (5.86e+04 5.38e+04)
[11/09 21:28:16    250s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:18    251s] Iteration 11: Total net bbox = 1.098e+05 (5.85e+04 5.14e+04)
[11/09 21:28:18    251s]               Est.  stn bbox = 1.381e+05 (7.21e+04 6.60e+04)
[11/09 21:28:18    251s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1314.9M
[11/09 21:28:18    251s] Iteration 12: Total net bbox = 1.098e+05 (5.85e+04 5.14e+04)
[11/09 21:28:18    251s]               Est.  stn bbox = 1.381e+05 (7.21e+04 6.60e+04)
[11/09 21:28:18    251s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:18    251s] Iteration 13: Total net bbox = 1.098e+05 (5.85e+04 5.14e+04)
[11/09 21:28:18    251s]               Est.  stn bbox = 1.381e+05 (7.21e+04 6.60e+04)
[11/09 21:28:18    251s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.9M
[11/09 21:28:18    251s] *** cost = 1.098e+05 (5.85e+04 5.14e+04) (cpu for global=0:00:02.1) real=0:00:02.0***
[11/09 21:28:18    251s] Core Placement runtime cpu: 0:00:02.1 real: 0:00:02.0
[11/09 21:28:18    251s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:28:18    251s] Type 'man IMPSP-9025' for more detail.
[11/09 21:28:18    251s] #spOpts: mergeVia=F 
[11/09 21:28:18    251s] Core basic site is core
[11/09 21:28:18    251s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:18    251s] *** Starting refinePlace (0:04:12 mem=1314.9M) ***
[11/09 21:28:18    251s] Total net bbox length = 1.098e+05 (5.846e+04 5.136e+04) (ext = 3.113e+04)
[11/09 21:28:18    251s] Starting refinePlace ...
[11/09 21:28:18    251s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:18    251s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[11/09 21:28:18    251s] Density distribution unevenness ratio = 90.519%
[11/09 21:28:18    251s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:28:18    251s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1314.9MB) @(0:04:12 - 0:04:12).
[11/09 21:28:18    251s] Move report: preRPlace moves 638 insts, mean move: 8.48 um, max move: 19.08 um
[11/09 21:28:18    251s] 	Max move on inst (I0/LD/CTRL/U65): (2748.34, 1327.06) --> (2743.20, 1341.00)
[11/09 21:28:18    251s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:28:18    251s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:28:18    251s] Placement tweakage begins.
[11/09 21:28:18    251s] wire length = 1.371e+05
[11/09 21:28:18    251s] wire length = 1.315e+05
[11/09 21:28:18    251s] Placement tweakage ends.
[11/09 21:28:18    251s] Move report: tweak moves 131 insts, mean move: 32.26 um, max move: 80.40 um
[11/09 21:28:18    251s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]): (2522.40, 381.00) --> (2572.80, 351.00)
[11/09 21:28:18    251s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:18    251s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1314.9MB) @(0:04:12 - 0:04:12).
[11/09 21:28:18    251s] Move report: Detail placement moves 638 insts, mean move: 14.52 um, max move: 92.68 um
[11/09 21:28:18    251s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]): (2522.03, 392.92) --> (2572.80, 351.00)
[11/09 21:28:18    251s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1314.9MB
[11/09 21:28:18    251s] Statistics of distance of Instance movement in refine placement:
[11/09 21:28:18    251s]   maximum (X+Y) =        92.68 um
[11/09 21:28:18    251s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]) with max move: (2522.03, 392.917) -> (2572.8, 351)
[11/09 21:28:18    251s]   mean    (X+Y) =        14.52 um
[11/09 21:28:18    251s] Total instances flipped for WireLenOpt: 29
[11/09 21:28:18    251s] Summary Report:
[11/09 21:28:18    251s] Instances move: 638 (out of 638 movable)
[11/09 21:28:18    251s] Instances flipped: 0
[11/09 21:28:18    251s] Mean displacement: 14.52 um
[11/09 21:28:18    251s] Max displacement: 92.68 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]) (2522.03, 392.917) -> (2572.8, 351)
[11/09 21:28:18    251s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[11/09 21:28:18    251s] Total instances moved : 638
[11/09 21:28:18    251s] Total net bbox length = 1.061e+05 (5.436e+04 5.172e+04) (ext = 3.104e+04)
[11/09 21:28:18    251s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1314.9MB
[11/09 21:28:18    251s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1314.9MB) @(0:04:12 - 0:04:12).
[11/09 21:28:18    251s] *** Finished refinePlace (0:04:12 mem=1314.9M) ***
[11/09 21:28:18    251s] *** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=1314.9M) ***
[11/09 21:28:18    251s] #spOpts: mergeVia=F 
[11/09 21:28:18    251s] Core basic site is core
[11/09 21:28:18    251s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:18    251s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[11/09 21:28:18    251s] Density distribution unevenness ratio = 90.519%
[11/09 21:28:18    251s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:28:18    251s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:28:18    251s] Core basic site is core
[11/09 21:28:18    251s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:18    251s] #spOpts: mergeVia=F 
[11/09 21:28:18    251s] GigaOpt running with 1 threads.
[11/09 21:28:18    251s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:28:18    251s] #spOpts: mergeVia=F 
[11/09 21:28:18    251s] Summary for sequential cells idenfication: 
[11/09 21:28:18    251s] Identified SBFF number: 3
[11/09 21:28:18    251s] Identified MBFF number: 0
[11/09 21:28:18    251s] Not identified SBFF number: 0
[11/09 21:28:18    251s] Not identified MBFF number: 0
[11/09 21:28:18    251s] Number of sequential cells which are not FFs: 1
[11/09 21:28:18    251s] 
[11/09 21:28:18    251s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:28:18    251s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:28:18    251s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:28:18    251s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:28:18    251s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:28:18    251s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:28:18    251s] 	...
[11/09 21:28:18    251s] 	Reporting only the 20 first cells found...
[11/09 21:28:18    251s] 
[11/09 21:28:18    251s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1221.5M, totSessionCpu=0:04:12 **
[11/09 21:28:18    251s] *** optDesign -preCTS ***
[11/09 21:28:18    251s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:28:18    251s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:28:18    251s] Hold Target Slack: user slack 0
[11/09 21:28:18    251s] Summary for sequential cells idenfication: 
[11/09 21:28:18    251s] Identified SBFF number: 3
[11/09 21:28:18    251s] Identified MBFF number: 0
[11/09 21:28:18    251s] Not identified SBFF number: 0
[11/09 21:28:18    251s] Not identified MBFF number: 0
[11/09 21:28:18    251s] Number of sequential cells which are not FFs: 1
[11/09 21:28:18    251s] 
[11/09 21:28:18    251s] Start to check current routing status for nets...
[11/09 21:28:18    251s] Using hname+ instead name for net compare
[11/09 21:28:18    251s] All nets will be re-routed.
[11/09 21:28:18    251s] End to check current routing status for nets (mem=1221.5M)
[11/09 21:28:18    251s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=1221.5M
[11/09 21:28:18    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=1221.5M
[11/09 21:28:18    252s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:28:18    252s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:28:18    252s] [PSP] Initial Peak syMemory usage = 1221.5 MB
[11/09 21:28:18    252s] (I)       Reading DB...
[11/09 21:28:18    252s] (I)       congestionReportName   : 
[11/09 21:28:18    252s] (I)       layerRangeFor2DCongestion : 
[11/09 21:28:18    252s] (I)       buildTerm2TermWires    : 1
[11/09 21:28:18    252s] (I)       doTrackAssignment      : 1
[11/09 21:28:18    252s] (I)       dumpBookshelfFiles     : 0
[11/09 21:28:18    252s] (I)       numThreads             : 1
[11/09 21:28:18    252s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:28:18    252s] (I)       honorPin               : false
[11/09 21:28:18    252s] (I)       honorPinGuide          : true
[11/09 21:28:18    252s] (I)       honorPartition         : false
[11/09 21:28:18    252s] (I)       allowPartitionCrossover: false
[11/09 21:28:18    252s] (I)       honorSingleEntry       : true
[11/09 21:28:18    252s] (I)       honorSingleEntryStrong : true
[11/09 21:28:18    252s] (I)       handleViaSpacingRule   : false
[11/09 21:28:18    252s] (I)       handleEolSpacingRule   : false
[11/09 21:28:18    252s] (I)       PDConstraint           : none
[11/09 21:28:18    252s] (I)       expBetterNDRHandling   : false
[11/09 21:28:18    252s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:28:18    252s] (I)       routingEffortLevel     : 3
[11/09 21:28:18    252s] (I)       effortLevel            : standard
[11/09 21:28:18    252s] [NR-eGR] minRouteLayer          : 2
[11/09 21:28:18    252s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:28:18    252s] (I)       numRowsPerGCell        : 1
[11/09 21:28:18    252s] (I)       speedUpLargeDesign     : 0
[11/09 21:28:18    252s] (I)       speedUpBlkViolationClean: 1
[11/09 21:28:18    252s] (I)       multiThreadingTA       : 1
[11/09 21:28:18    252s] (I)       blockedPinEscape       : 1
[11/09 21:28:18    252s] (I)       blkAwareLayerSwitching : 1
[11/09 21:28:18    252s] (I)       betterClockWireModeling: 1
[11/09 21:28:18    252s] (I)       congestionCleanMode    : 0
[11/09 21:28:18    252s] (I)       optimizationMode       : false
[11/09 21:28:18    252s] (I)       routeSecondPG          : false
[11/09 21:28:18    252s] (I)       punchThroughDistance   : 500.00
[11/09 21:28:18    252s] (I)       scenicBound            : 1.15
[11/09 21:28:18    252s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:28:18    252s] (I)       source-to-sink ratio   : 0.00
[11/09 21:28:18    252s] (I)       targetCongestionRatioH : 1.00
[11/09 21:28:18    252s] (I)       targetCongestionRatioV : 1.00
[11/09 21:28:18    252s] (I)       layerCongestionRatio   : 0.70
[11/09 21:28:18    252s] (I)       m1CongestionRatio      : 0.10
[11/09 21:28:18    252s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:28:18    252s] (I)       localRouteEffort       : 1.00
[11/09 21:28:18    252s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:28:18    252s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:28:18    252s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:28:18    252s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:28:18    252s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:28:18    252s] (I)       blockTrack             : 
[11/09 21:28:18    252s] (I)       routeVias              : 
[11/09 21:28:18    252s] (I)       readTROption           : true
[11/09 21:28:18    252s] (I)       extraSpacingFactor     : 1.00
[11/09 21:28:18    252s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:28:18    252s] (I)       routeSelectedNetsOnly  : false
[11/09 21:28:18    252s] (I)       before initializing RouteDB syMemory usage = 1221.5 MB
[11/09 21:28:18    252s] (I)       starting read tracks
[11/09 21:28:18    252s] (I)       build grid graph
[11/09 21:28:18    252s] (I)       build grid graph start
[11/09 21:28:18    252s] [NR-eGR] Layer1 has no routable track
[11/09 21:28:18    252s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:28:18    252s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:28:18    252s] (I)       build grid graph end
[11/09 21:28:18    252s] (I)       numViaLayers=2
[11/09 21:28:18    252s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:28:18    252s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:28:18    252s] (I)       end build via table
[11/09 21:28:18    252s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:28:18    252s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:28:18    252s] (I)       readDataFromPlaceDB
[11/09 21:28:18    252s] (I)       Read net information..
[11/09 21:28:18    252s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:28:18    252s] (I)       Read testcase time = 0.000 seconds
[11/09 21:28:18    252s] 
[11/09 21:28:18    252s] (I)       build grid graph start
[11/09 21:28:18    252s] (I)       build grid graph end
[11/09 21:28:18    252s] (I)       Model blockage into capacity
[11/09 21:28:18    252s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:28:18    252s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:28:18    252s] (I)       blocked area on Layer2 : 3076737570000  (17.25%)
[11/09 21:28:18    252s] (I)       blocked area on Layer3 : 1775168010000  (9.96%)
[11/09 21:28:18    252s] (I)       Modeling time = 0.010 seconds
[11/09 21:28:18    252s] 
[11/09 21:28:18    252s] (I)       totalPins=2211  totalGlobalPin=2115 (95.66%)
[11/09 21:28:18    252s] (I)       Number of ignored nets = 16
[11/09 21:28:18    252s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:28:18    252s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:28:18    252s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:28:18    252s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:28:18    252s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:28:18    252s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:28:18    252s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:28:18    252s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:28:18    252s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:28:18    252s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:28:18    252s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1221.5 MB
[11/09 21:28:18    252s] (I)       Layer1  viaCost=200.00
[11/09 21:28:18    252s] (I)       Layer2  viaCost=100.00
[11/09 21:28:18    252s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:28:18    252s] (I)       routing area        :  (0, 0) - (4233600, 4212000)
[11/09 21:28:18    252s] (I)       core area           :  (350400, 351000) - (3883200, 3861000)
[11/09 21:28:18    252s] (I)       Site Width          :  2400  (dbu)
[11/09 21:28:18    252s] (I)       Row Height          : 30000  (dbu)
[11/09 21:28:18    252s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:28:18    252s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:28:18    252s] (I)       grid                :   141   140     3
[11/09 21:28:18    252s] (I)       vertical capacity   :     0 30000     0
[11/09 21:28:18    252s] (I)       horizontal capacity :     0     0 30000
[11/09 21:28:18    252s] (I)       Default wire width  :   900   900  1500
[11/09 21:28:18    252s] (I)       Default wire space  :   900   900   900
[11/09 21:28:18    252s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:28:18    252s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:28:18    252s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:28:18    252s] (I)       Total num of tracks :     0  1764  1404
[11/09 21:28:18    252s] (I)       Num of masks        :     1     1     1
[11/09 21:28:18    252s] (I)       Num of trim masks   :     0     0     0
[11/09 21:28:18    252s] (I)       --------------------------------------------------------
[11/09 21:28:18    252s] 
[11/09 21:28:18    252s] [NR-eGR] ============ Routing rule table ============
[11/09 21:28:18    252s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:28:18    252s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:28:18    252s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:28:18    252s] [NR-eGR] ========================================
[11/09 21:28:18    252s] [NR-eGR] 
[11/09 21:28:18    252s] (I)       After initializing earlyGlobalRoute syMemory usage = 1221.5 MB
[11/09 21:28:18    252s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:28:18    252s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:28:18    252s] (I)       ============= Initialization =============
[11/09 21:28:18    252s] (I)       total 2D Cap : 420175 = (188379 H, 231796 V)
[11/09 21:28:18    252s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:28:18    252s] (I)       ============  Phase 1a Route ============
[11/09 21:28:18    252s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:28:18    252s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:28:18    252s] (I)       Usage: 4220 = (2174 H, 2046 V) = (1.15% H, 0.88% V) = (6.522e+04um H, 6.138e+04um V)
[11/09 21:28:18    252s] (I)       
[11/09 21:28:18    252s] (I)       ============  Phase 1b Route ============
[11/09 21:28:18    252s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:28:18    252s] (I)       Usage: 4220 = (2174 H, 2046 V) = (1.15% H, 0.88% V) = (6.522e+04um H, 6.138e+04um V)
[11/09 21:28:18    252s] (I)       
[11/09 21:28:18    252s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.266000e+05um
[11/09 21:28:18    252s] (I)       ============  Phase 1c Route ============
[11/09 21:28:18    252s] (I)       Level2 Grid: 29 x 28
[11/09 21:28:18    252s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:28:18    252s] (I)       Usage: 4220 = (2174 H, 2046 V) = (1.15% H, 0.88% V) = (6.522e+04um H, 6.138e+04um V)
[11/09 21:28:18    252s] (I)       
[11/09 21:28:18    252s] (I)       ============  Phase 1d Route ============
[11/09 21:28:18    252s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:28:18    252s] (I)       Usage: 4220 = (2174 H, 2046 V) = (1.15% H, 0.88% V) = (6.522e+04um H, 6.138e+04um V)
[11/09 21:28:18    252s] (I)       
[11/09 21:28:18    252s] (I)       ============  Phase 1e Route ============
[11/09 21:28:18    252s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:28:18    252s] (I)       Usage: 4220 = (2174 H, 2046 V) = (1.15% H, 0.88% V) = (6.522e+04um H, 6.138e+04um V)
[11/09 21:28:18    252s] (I)       
[11/09 21:28:18    252s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.266000e+05um
[11/09 21:28:18    252s] [NR-eGR] 
[11/09 21:28:18    252s] (I)       ============  Phase 1l Route ============
[11/09 21:28:18    252s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:28:18    252s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:28:18    252s] (I)       total 2D Cap : 420560 = (188470 H, 232090 V)
[11/09 21:28:18    252s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[11/09 21:28:18    252s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[11/09 21:28:18    252s] (I)       ============= track Assignment ============
[11/09 21:28:18    252s] (I)       extract Global 3D Wires
[11/09 21:28:18    252s] (I)       Extract Global WL : time=0.00
[11/09 21:28:18    252s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:28:18    252s] (I)       Initialization real time=0.00 seconds
[11/09 21:28:18    252s] (I)       Kernel real time=0.01 seconds
[11/09 21:28:18    252s] (I)       End Greedy Track Assignment
[11/09 21:28:18    252s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:28:18    252s] [NR-eGR] Layer2(metal2)(V) length: 6.489180e+04um, number of vias: 3381
[11/09 21:28:18    252s] [NR-eGR] Layer3(metal3)(H) length: 6.768240e+04um, number of vias: 0
[11/09 21:28:18    252s] [NR-eGR] Total length: 1.325742e+05um, number of vias: 5576
[11/09 21:28:18    252s] [NR-eGR] End Peak syMemory usage = 1217.5 MB
[11/09 21:28:18    252s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:28:18    252s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=1217.5M
[11/09 21:28:18    252s] Updating RC grid for preRoute extraction ...
[11/09 21:28:18    252s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:18    252s] Initializing multi-corner resistance tables ...
[11/09 21:28:18    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=1215.5M
[11/09 21:28:18    252s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:28:18    252s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:18    252s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:18    252s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:18    252s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:18    252s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:18    252s]       RC Corner Indexes            0   
[11/09 21:28:18    252s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:18    252s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:18    252s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:18    252s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:18    252s] Shrink Factor                : 1.00000
[11/09 21:28:18    252s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:18    252s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:18    252s] Using capacitance table file ...
[11/09 21:28:18    252s] Updating RC grid for preRoute extraction ...
[11/09 21:28:18    252s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:18    252s] Initializing multi-corner resistance tables ...
[11/09 21:28:18    252s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1215.473M)
[11/09 21:28:18    252s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:28:18    252s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:18    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=1215.5M
[11/09 21:28:18    252s] #spOpts: mergeVia=F 
[11/09 21:28:18    252s] Core basic site is core
[11/09 21:28:18    252s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:18    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=1215.5M
[11/09 21:28:18    252s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:18    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=1215.5M
[11/09 21:28:18    252s] #spOpts: mergeVia=F 
[11/09 21:28:18    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=1215.5M
[11/09 21:28:18    252s] *** Starting optimizing excluded clock nets MEM= 1215.5M) ***
[11/09 21:28:18    252s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1217.2M) ***
[11/09 21:28:18    252s] #################################################################################
[11/09 21:28:18    252s] # Design Stage: PreRoute
[11/09 21:28:18    252s] # Design Name: layout_lab_design
[11/09 21:28:18    252s] # Design Mode: 90nm
[11/09 21:28:18    252s] # Analysis Mode: MMMC OCV 
[11/09 21:28:18    252s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:18    252s] # Signoff Settings: SI Off 
[11/09 21:28:18    252s] #################################################################################
[11/09 21:28:18    252s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:18    252s] Calculate early delays in OCV mode...
[11/09 21:28:18    252s] Calculate late delays in OCV mode...
[11/09 21:28:18    252s] Topological Sorting (CPU = 0:00:00.0, MEM = 1215.2M, InitMEM = 1215.2M)
[11/09 21:28:19    252s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:19    252s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:19    252s] Total number of fetched objects 666
[11/09 21:28:19    252s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:19    252s] End delay calculation. (MEM=1280.66 CPU=0:00:00.3 REAL=0:00:01.0)
[11/09 21:28:19    252s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1280.7M) ***
[11/09 21:28:19    252s] The useful skew maximum allowed delay is: 0.3
[11/09 21:28:19    252s] Begin: GigaOpt high fanout net optimization
[11/09 21:28:19    252s] Info: 16 io nets excluded
[11/09 21:28:19    252s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:19    252s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:19    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=1296.7M
[11/09 21:28:19    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=1296.7M
[11/09 21:28:19    252s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=1296.7M
[11/09 21:28:19    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=1296.7M
[11/09 21:28:19    252s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=1302.9M
[11/09 21:28:19    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=1302.9M
[11/09 21:28:19    252s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:19    252s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:28:19    252s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:19    252s] |     2.54%|        -|   0.100|   0.000|   0:00:00.0| 1417.4M|
[11/09 21:28:19    252s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:19    252s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:19    252s] |     2.54%|        -|   0.100|   0.000|   0:00:00.0| 1417.4M|
[11/09 21:28:19    252s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:19    252s] 
[11/09 21:28:19    252s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1417.4M) ***
[11/09 21:28:19    252s] End: GigaOpt high fanout net optimization
[11/09 21:28:19    252s] Begin: GigaOpt DRV Optimization
[11/09 21:28:19    252s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:28:19    252s] Info: 16 io nets excluded
[11/09 21:28:19    252s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:19    252s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:19    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=1398.3M
[11/09 21:28:19    252s] #spOpts: mergeVia=F 
[11/09 21:28:19    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=1398.3M
[11/09 21:28:19    252s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=1398.3M
[11/09 21:28:19    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=1398.3M
[11/09 21:28:19    252s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:19    252s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:28:19    252s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:19    252s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:28:19    252s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:19    252s] Info: violation cost 25.446308 (cap = 25.446308, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:19    252s] |     0   |     0   |    35   |     35  |     0   |     0   |     0   |     0   | 3.18 |          0|          0|          0|   2.54  |            |           |
[11/09 21:28:19    252s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:19    252s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |         34|          0|          1|   2.60  |   0:00:00.0|    1417.4M|
[11/09 21:28:19    252s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:19    252s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   2.60  |   0:00:00.0|    1417.4M|
[11/09 21:28:19    252s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:19    252s] 
[11/09 21:28:19    252s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1417.4M) ***
[11/09 21:28:19    252s] 
[11/09 21:28:19    252s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:28:19    252s] End: GigaOpt DRV Optimization
[11/09 21:28:19    252s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1273.7M, totSessionCpu=0:04:13 **
[11/09 21:28:19    252s] Begin: GigaOpt Global Optimization
[11/09 21:28:19    252s] *info: use new DP (enabled)
[11/09 21:28:19    252s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:28:19    252s] Info: 16 io nets excluded
[11/09 21:28:19    252s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:19    252s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:28:19    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=1273.7M
[11/09 21:28:19    252s] #spOpts: mergeVia=F 
[11/09 21:28:19    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=1273.7M
[11/09 21:28:19    253s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=1273.7M
[11/09 21:28:19    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=1273.7M
[11/09 21:28:19    253s] *info: 16 io nets excluded
[11/09 21:28:19    253s] *info: 2 clock nets excluded
[11/09 21:28:19    253s] *info: 2 special nets excluded.
[11/09 21:28:19    253s] *info: 9 no-driver nets excluded.
[11/09 21:28:19    253s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:28:19    253s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:28:19    253s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:28:19    253s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:28:19    253s] |   0.000|   0.000|     2.60%|   0:00:00.0| 1423.2M|     osu05|       NA| NA                                                 |
[11/09 21:28:19    253s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:28:19    253s] 
[11/09 21:28:19    253s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1423.2M) ***
[11/09 21:28:19    253s] 
[11/09 21:28:19    253s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1423.2M) ***
[11/09 21:28:19    253s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:28:19    253s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:28:19    253s] End: GigaOpt Global Optimization
[11/09 21:28:19    253s] 
[11/09 21:28:19    253s] Active setup views:
[11/09 21:28:19    253s]  osu05
[11/09 21:28:19    253s]   Dominating endpoints: 0
[11/09 21:28:19    253s]   Dominating TNS: -0.000
[11/09 21:28:19    253s] 
[11/09 21:28:19    253s] *** Timing Is met
[11/09 21:28:19    253s] *** Check timing (0:00:00.0)
[11/09 21:28:19    253s] Info: 16 io nets excluded
[11/09 21:28:19    253s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:19    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=1287.7M
[11/09 21:28:19    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=1287.7M
[11/09 21:28:20    253s] **INFO: Flow update: Design is easy to close.
[11/09 21:28:20    253s] *** Timing Is met
[11/09 21:28:20    253s] *** Check timing (0:00:00.0)
[11/09 21:28:20    253s] *** Timing Is met
[11/09 21:28:20    253s] *** Check timing (0:00:00.0)
[11/09 21:28:20    253s] Info: 16 io nets excluded
[11/09 21:28:20    253s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:20    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=1285.7M
[11/09 21:28:20    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=1285.7M
[11/09 21:28:20    253s] Begin: Area Reclaim Optimization
[11/09 21:28:20    253s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:20    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=1423.2M
[11/09 21:28:20    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=1423.2M
[11/09 21:28:20    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=1423.2M
[11/09 21:28:20    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=1423.2M
[11/09 21:28:20    253s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.60
[11/09 21:28:20    253s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:20    253s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:28:20    253s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:20    253s] |     2.60%|        -|   0.000|   0.000|   0:00:00.0| 1423.2M|
[11/09 21:28:20    253s] |     2.60%|        0|   0.000|   0.000|   0:00:00.0| 1423.2M|
[11/09 21:28:20    253s] |     2.60%|        0|   0.000|   0.000|   0:00:00.0| 1423.2M|
[11/09 21:28:20    253s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:20    253s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.60
[11/09 21:28:20    253s] 
[11/09 21:28:20    253s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:28:20    253s] --------------------------------------------------------------
[11/09 21:28:20    253s] |                                   | Total     | Sequential |
[11/09 21:28:20    253s] --------------------------------------------------------------
[11/09 21:28:20    253s] | Num insts resized                 |       0  |       0    |
[11/09 21:28:20    253s] | Num insts undone                  |       0  |       0    |
[11/09 21:28:20    253s] | Num insts Downsized               |       0  |       0    |
[11/09 21:28:20    253s] | Num insts Samesized               |       0  |       0    |
[11/09 21:28:20    253s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:28:20    253s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:28:20    253s] --------------------------------------------------------------
[11/09 21:28:20    253s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:28:20    253s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1289.68M, totSessionCpu=0:04:14).
[11/09 21:28:20    253s] *** Steiner Routed Nets: 12.143%; Threshold: 100; Threshold for Hold: 100
[11/09 21:28:20    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=1289.7M
[11/09 21:28:20    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=1289.7M
[11/09 21:28:20    253s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:28:20    253s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:28:20    253s] [NR-eGR] Initial Peak syMemory usage = 1289.7 MB
[11/09 21:28:20    253s] (I)       Reading DB...
[11/09 21:28:20    253s] (I)       congestionReportName   : 
[11/09 21:28:20    253s] (I)       layerRangeFor2DCongestion : 
[11/09 21:28:20    253s] (I)       buildTerm2TermWires    : 1
[11/09 21:28:20    253s] (I)       doTrackAssignment      : 1
[11/09 21:28:20    253s] (I)       dumpBookshelfFiles     : 0
[11/09 21:28:20    253s] (I)       numThreads             : 1
[11/09 21:28:20    253s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:28:20    253s] (I)       honorPin               : false
[11/09 21:28:20    253s] (I)       honorPinGuide          : true
[11/09 21:28:20    253s] (I)       honorPartition         : false
[11/09 21:28:20    253s] (I)       allowPartitionCrossover: false
[11/09 21:28:20    253s] (I)       honorSingleEntry       : true
[11/09 21:28:20    253s] (I)       honorSingleEntryStrong : true
[11/09 21:28:20    253s] (I)       handleViaSpacingRule   : false
[11/09 21:28:20    253s] (I)       handleEolSpacingRule   : false
[11/09 21:28:20    253s] (I)       PDConstraint           : none
[11/09 21:28:20    253s] (I)       expBetterNDRHandling   : false
[11/09 21:28:20    253s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:28:20    253s] (I)       routingEffortLevel     : 3
[11/09 21:28:20    253s] (I)       effortLevel            : standard
[11/09 21:28:20    253s] [NR-eGR] minRouteLayer          : 2
[11/09 21:28:20    253s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:28:20    253s] (I)       numRowsPerGCell        : 1
[11/09 21:28:20    253s] (I)       speedUpLargeDesign     : 0
[11/09 21:28:20    253s] (I)       speedUpBlkViolationClean: 1
[11/09 21:28:20    253s] (I)       multiThreadingTA       : 1
[11/09 21:28:20    253s] (I)       blockedPinEscape       : 1
[11/09 21:28:20    253s] (I)       blkAwareLayerSwitching : 1
[11/09 21:28:20    253s] (I)       betterClockWireModeling: 1
[11/09 21:28:20    253s] (I)       congestionCleanMode    : 0
[11/09 21:28:20    253s] (I)       optimizationMode       : false
[11/09 21:28:20    253s] (I)       routeSecondPG          : false
[11/09 21:28:20    253s] (I)       punchThroughDistance   : 500.00
[11/09 21:28:20    253s] (I)       scenicBound            : 1.15
[11/09 21:28:20    253s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:28:20    253s] (I)       source-to-sink ratio   : 0.00
[11/09 21:28:20    253s] (I)       targetCongestionRatioH : 1.00
[11/09 21:28:20    253s] (I)       targetCongestionRatioV : 1.00
[11/09 21:28:20    253s] (I)       layerCongestionRatio   : 0.70
[11/09 21:28:20    253s] (I)       m1CongestionRatio      : 0.10
[11/09 21:28:20    253s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:28:20    253s] (I)       localRouteEffort       : 1.00
[11/09 21:28:20    253s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:28:20    253s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:28:20    253s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:28:20    253s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:28:20    253s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:28:20    253s] (I)       blockTrack             : 
[11/09 21:28:20    253s] (I)       routeVias              : 
[11/09 21:28:20    253s] (I)       readTROption           : true
[11/09 21:28:20    253s] (I)       extraSpacingFactor     : 1.00
[11/09 21:28:20    253s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:28:20    253s] (I)       routeSelectedNetsOnly  : false
[11/09 21:28:20    253s] (I)       before initializing RouteDB syMemory usage = 1289.7 MB
[11/09 21:28:20    253s] (I)       starting read tracks
[11/09 21:28:20    253s] (I)       build grid graph
[11/09 21:28:20    253s] (I)       build grid graph start
[11/09 21:28:20    253s] [NR-eGR] Layer1 has no routable track
[11/09 21:28:20    253s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:28:20    253s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:28:20    253s] (I)       build grid graph end
[11/09 21:28:20    253s] (I)       numViaLayers=2
[11/09 21:28:20    253s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:28:20    253s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:28:20    253s] (I)       end build via table
[11/09 21:28:20    253s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:28:20    253s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:28:20    253s] (I)       readDataFromPlaceDB
[11/09 21:28:20    253s] (I)       Read net information..
[11/09 21:28:20    253s] [NR-eGR] Read numTotalNets=700  numIgnoredNets=18
[11/09 21:28:20    253s] (I)       Read testcase time = 0.000 seconds
[11/09 21:28:20    253s] 
[11/09 21:28:20    253s] (I)       build grid graph start
[11/09 21:28:20    253s] (I)       build grid graph end
[11/09 21:28:20    253s] (I)       Model blockage into capacity
[11/09 21:28:20    253s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:28:20    253s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:28:20    253s] (I)       blocked area on Layer2 : 3076737570000  (17.25%)
[11/09 21:28:20    253s] (I)       blocked area on Layer3 : 1775168010000  (9.96%)
[11/09 21:28:20    253s] (I)       Modeling time = 0.000 seconds
[11/09 21:28:20    253s] 
[11/09 21:28:20    253s] (I)       totalPins=2275  totalGlobalPin=2124 (93.36%)
[11/09 21:28:20    253s] (I)       Number of ignored nets = 18
[11/09 21:28:20    253s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:28:20    253s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:28:20    253s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:28:20    253s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:28:20    253s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:28:20    253s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:28:20    253s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:28:20    253s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:28:20    253s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:28:20    253s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:28:20    253s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1289.7 MB
[11/09 21:28:20    253s] (I)       Layer1  viaCost=200.00
[11/09 21:28:20    253s] (I)       Layer2  viaCost=100.00
[11/09 21:28:20    253s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:28:20    253s] (I)       routing area        :  (0, 0) - (4233600, 4212000)
[11/09 21:28:20    253s] (I)       core area           :  (350400, 351000) - (3883200, 3861000)
[11/09 21:28:20    253s] (I)       Site Width          :  2400  (dbu)
[11/09 21:28:20    253s] (I)       Row Height          : 30000  (dbu)
[11/09 21:28:20    253s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:28:20    253s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:28:20    253s] (I)       grid                :   141   140     3
[11/09 21:28:20    253s] (I)       vertical capacity   :     0 30000     0
[11/09 21:28:20    253s] (I)       horizontal capacity :     0     0 30000
[11/09 21:28:20    253s] (I)       Default wire width  :   900   900  1500
[11/09 21:28:20    253s] (I)       Default wire space  :   900   900   900
[11/09 21:28:20    253s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:28:20    253s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:28:20    253s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:28:20    253s] (I)       Total num of tracks :     0  1764  1404
[11/09 21:28:20    253s] (I)       Num of masks        :     1     1     1
[11/09 21:28:20    253s] (I)       Num of trim masks   :     0     0     0
[11/09 21:28:20    253s] (I)       --------------------------------------------------------
[11/09 21:28:20    253s] 
[11/09 21:28:20    253s] [NR-eGR] ============ Routing rule table ============
[11/09 21:28:20    253s] [NR-eGR] Rule id 0. Nets 682 
[11/09 21:28:20    253s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:28:20    253s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:28:20    253s] [NR-eGR] ========================================
[11/09 21:28:20    253s] [NR-eGR] 
[11/09 21:28:20    253s] (I)       After initializing earlyGlobalRoute syMemory usage = 1289.7 MB
[11/09 21:28:20    253s] (I)       Loading and dumping file time : 0.00 seconds
[11/09 21:28:20    253s] (I)       ============= Initialization =============
[11/09 21:28:20    253s] (I)       total 2D Cap : 420175 = (188379 H, 231796 V)
[11/09 21:28:20    253s] [NR-eGR] Layer group 1: route 682 net(s) in layer range [2, 3]
[11/09 21:28:20    253s] (I)       ============  Phase 1a Route ============
[11/09 21:28:20    253s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:28:20    253s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:28:20    253s] (I)       Usage: 4223 = (2176 H, 2047 V) = (1.16% H, 0.88% V) = (6.528e+04um H, 6.141e+04um V)
[11/09 21:28:20    253s] (I)       
[11/09 21:28:20    253s] (I)       ============  Phase 1b Route ============
[11/09 21:28:20    253s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:28:20    253s] (I)       Usage: 4223 = (2176 H, 2047 V) = (1.16% H, 0.88% V) = (6.528e+04um H, 6.141e+04um V)
[11/09 21:28:20    253s] (I)       
[11/09 21:28:20    253s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.266900e+05um
[11/09 21:28:20    253s] (I)       ============  Phase 1c Route ============
[11/09 21:28:20    253s] (I)       Level2 Grid: 29 x 28
[11/09 21:28:20    253s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:28:20    253s] (I)       Usage: 4223 = (2176 H, 2047 V) = (1.16% H, 0.88% V) = (6.528e+04um H, 6.141e+04um V)
[11/09 21:28:20    253s] (I)       
[11/09 21:28:20    253s] (I)       ============  Phase 1d Route ============
[11/09 21:28:20    253s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:28:20    253s] (I)       Usage: 4223 = (2176 H, 2047 V) = (1.16% H, 0.88% V) = (6.528e+04um H, 6.141e+04um V)
[11/09 21:28:20    253s] (I)       
[11/09 21:28:20    253s] (I)       ============  Phase 1e Route ============
[11/09 21:28:20    253s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:28:20    253s] (I)       Usage: 4223 = (2176 H, 2047 V) = (1.16% H, 0.88% V) = (6.528e+04um H, 6.141e+04um V)
[11/09 21:28:20    253s] (I)       
[11/09 21:28:20    253s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.266900e+05um
[11/09 21:28:20    253s] [NR-eGR] 
[11/09 21:28:20    253s] (I)       ============  Phase 1l Route ============
[11/09 21:28:20    253s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:28:20    253s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:28:20    253s] (I)       total 2D Cap : 420560 = (188470 H, 232090 V)
[11/09 21:28:20    253s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[11/09 21:28:20    253s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[11/09 21:28:20    253s] (I)       ============= track Assignment ============
[11/09 21:28:20    253s] (I)       extract Global 3D Wires
[11/09 21:28:20    253s] (I)       Extract Global WL : time=0.00
[11/09 21:28:20    253s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:28:20    253s] (I)       Initialization real time=0.00 seconds
[11/09 21:28:20    253s] (I)       Kernel real time=0.01 seconds
[11/09 21:28:20    253s] (I)       End Greedy Track Assignment
[11/09 21:28:20    253s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2259
[11/09 21:28:20    253s] [NR-eGR] Layer2(metal2)(V) length: 6.503280e+04um, number of vias: 3399
[11/09 21:28:20    253s] [NR-eGR] Layer3(metal3)(H) length: 6.780000e+04um, number of vias: 0
[11/09 21:28:20    253s] [NR-eGR] Total length: 1.328328e+05um, number of vias: 5658
[11/09 21:28:20    253s] [NR-eGR] End Peak syMemory usage = 1267.5 MB
[11/09 21:28:20    253s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/09 21:28:20    253s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:28:20    253s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:20    253s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:20    253s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:20    253s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:20    253s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:20    253s]       RC Corner Indexes            0   
[11/09 21:28:20    253s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:20    253s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:20    253s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:20    253s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:20    253s] Shrink Factor                : 1.00000
[11/09 21:28:20    253s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:20    253s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:20    253s] Using capacitance table file ...
[11/09 21:28:20    253s] Updating RC grid for preRoute extraction ...
[11/09 21:28:20    253s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:20    253s] Initializing multi-corner resistance tables ...
[11/09 21:28:20    253s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1267.477M)
[11/09 21:28:20    253s] Compute RC Scale Done ...
[11/09 21:28:20    253s] #################################################################################
[11/09 21:28:20    253s] # Design Stage: PreRoute
[11/09 21:28:20    253s] # Design Name: layout_lab_design
[11/09 21:28:20    253s] # Design Mode: 90nm
[11/09 21:28:20    253s] # Analysis Mode: MMMC OCV 
[11/09 21:28:20    253s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:20    253s] # Signoff Settings: SI Off 
[11/09 21:28:20    253s] #################################################################################
[11/09 21:28:20    253s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:20    253s] Calculate early delays in OCV mode...
[11/09 21:28:20    253s] Calculate late delays in OCV mode...
[11/09 21:28:20    253s] Topological Sorting (CPU = 0:00:00.0, MEM = 1322.7M, InitMEM = 1322.7M)
[11/09 21:28:20    254s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:20    254s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:20    254s] Total number of fetched objects 700
[11/09 21:28:20    254s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:20    254s] End delay calculation. (MEM=1314.91 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:28:20    254s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1314.9M) ***
[11/09 21:28:20    254s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:28:20    254s] Info: 16 io nets excluded
[11/09 21:28:20    254s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:20    254s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:20    254s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=1314.9M
[11/09 21:28:20    254s] Core basic site is core
[11/09 21:28:20    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:20    254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=1314.9M
[11/09 21:28:20    254s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=1314.9M
[11/09 21:28:20    254s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=1314.9M
[11/09 21:28:20    254s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:20    254s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:28:20    254s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:20    254s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:28:20    254s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:20    254s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:20    254s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   2.60  |            |           |
[11/09 21:28:20    254s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:20    254s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   2.60  |   0:00:00.0|    1406.5M|
[11/09 21:28:20    254s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:20    254s] 
[11/09 21:28:20    254s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1406.5M) ***
[11/09 21:28:20    254s] 
[11/09 21:28:20    254s] End: GigaOpt postEco DRV Optimization
[11/09 21:28:20    254s] **INFO: Flow update: Design timing is met.
[11/09 21:28:20    254s] **INFO: Flow update: Design timing is met.
[11/09 21:28:20    254s] **INFO: Flow update: Design timing is met.
[11/09 21:28:20    254s] *** Steiner Routed Nets: 2.571%; Threshold: 100; Threshold for Hold: 100
[11/09 21:28:20    254s] Start to check current routing status for nets...
[11/09 21:28:20    254s] Using hname+ instead name for net compare
[11/09 21:28:20    254s] All nets are already routed correctly.
[11/09 21:28:20    254s] End to check current routing status for nets (mem=1368.3M)
[11/09 21:28:20    254s] doiPBLastSyncSlave
[11/09 21:28:20    254s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:28:20    254s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:20    254s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:20    254s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:20    254s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:20    254s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:20    254s]       RC Corner Indexes            0   
[11/09 21:28:20    254s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:20    254s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:20    254s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:20    254s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:20    254s] Shrink Factor                : 1.00000
[11/09 21:28:20    254s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:20    254s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:20    254s] Using capacitance table file ...
[11/09 21:28:20    254s] Updating RC grid for preRoute extraction ...
[11/09 21:28:20    254s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:20    254s] Initializing multi-corner resistance tables ...
[11/09 21:28:20    254s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1250.730M)
[11/09 21:28:20    254s] #################################################################################
[11/09 21:28:20    254s] # Design Stage: PreRoute
[11/09 21:28:20    254s] # Design Name: layout_lab_design
[11/09 21:28:20    254s] # Design Mode: 90nm
[11/09 21:28:20    254s] # Analysis Mode: MMMC OCV 
[11/09 21:28:20    254s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:20    254s] # Signoff Settings: SI Off 
[11/09 21:28:20    254s] #################################################################################
[11/09 21:28:20    254s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:20    254s] Calculate early delays in OCV mode...
[11/09 21:28:20    254s] Calculate late delays in OCV mode...
[11/09 21:28:20    254s] Topological Sorting (CPU = 0:00:00.0, MEM = 1248.7M, InitMEM = 1248.7M)
[11/09 21:28:21    254s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:21    254s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:21    254s] Total number of fetched objects 700
[11/09 21:28:21    254s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:21    254s] End delay calculation. (MEM=1314.91 CPU=0:00:00.3 REAL=0:00:01.0)
[11/09 21:28:21    254s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1314.9M) ***
[11/09 21:28:21    254s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1257.7M, totSessionCpu=0:04:15 **
[11/09 21:28:21    254s] *** Finished optDesign ***
[11/09 21:28:21    254s] 
[11/09 21:28:21    254s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.7 real=0:00:03.7)
[11/09 21:28:21    254s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:28:21    254s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:28:21    254s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[11/09 21:28:21    254s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:28:21    254s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:28:21    254s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:28:21    254s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:28:21    254s] *** Starting "NanoPlace(TM) placement v#1 (mem=1235.5M)" ...
[11/09 21:28:21    254s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:28:21    254s] #std cell=672 (0 fixed + 672 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:28:21    254s] #ioInst=24 #net=700 #term=2311 #term/net=3.30, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:28:21    254s] stdCell: 672 single + 0 double + 0 multi
[11/09 21:28:21    254s] Total standard cell length = 10.7400 (mm), area = 0.3222 (mm^2)
[11/09 21:28:21    254s] Core basic site is core
[11/09 21:28:21    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:21    254s] Apply auto density screen in pre-place stage.
[11/09 21:28:21    254s] Auto density screen increases utilization from 0.026 to 0.026
[11/09 21:28:21    254s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1235.5M
[11/09 21:28:21    254s] Average module density = 0.026.
[11/09 21:28:21    254s] Density for the design = 0.026.
[11/09 21:28:21    254s]        = stdcell_area 4475 sites (322200 um^2) / alloc_area 171512 sites (12348835 um^2).
[11/09 21:28:21    254s] Pin Density = 0.01342.
[11/09 21:28:21    254s]             = total # of pins 2311 / total area 172224.
[11/09 21:28:21    254s] Initial padding reaches pin density 0.410 for top
[11/09 21:28:21    254s] Initial padding increases density from 0.026 to 0.044 for top
[11/09 21:28:21    254s] === lastAutoLevel = 8 
[11/09 21:28:21    254s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:28:21    254s] Iteration  1: Total net bbox = 1.097e+05 (5.80e+04 5.17e+04)
[11/09 21:28:21    254s]               Est.  stn bbox = 1.372e+05 (7.11e+04 6.61e+04)
[11/09 21:28:21    254s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1235.5M
[11/09 21:28:21    254s] Iteration  8: Total net bbox = 9.724e+04 (5.15e+04 4.58e+04)
[11/09 21:28:21    254s]               Est.  stn bbox = 1.244e+05 (6.45e+04 5.99e+04)
[11/09 21:28:21    254s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1251.5M
[11/09 21:28:21    255s] Iteration  9: Total net bbox = 1.033e+05 (5.39e+04 4.94e+04)
[11/09 21:28:21    255s]               Est.  stn bbox = 1.309e+05 (6.71e+04 6.39e+04)
[11/09 21:28:21    255s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1251.5M
[11/09 21:28:22    255s] Iteration 10: Total net bbox = 1.118e+05 (5.96e+04 5.23e+04)
[11/09 21:28:22    255s]               Est.  stn bbox = 1.395e+05 (7.29e+04 6.66e+04)
[11/09 21:28:22    255s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1251.5M
[11/09 21:28:22    255s] Iteration 11: Total net bbox = 1.132e+05 (6.06e+04 5.26e+04)
[11/09 21:28:22    255s]               Est.  stn bbox = 1.409e+05 (7.40e+04 6.69e+04)
[11/09 21:28:22    255s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1251.5M
[11/09 21:28:22    255s] Iteration 12: Total net bbox = 1.132e+05 (6.06e+04 5.26e+04)
[11/09 21:28:22    255s]               Est.  stn bbox = 1.409e+05 (7.40e+04 6.69e+04)
[11/09 21:28:22    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1251.5M
[11/09 21:28:22    255s] Iteration 13: Total net bbox = 1.132e+05 (6.06e+04 5.26e+04)
[11/09 21:28:22    255s]               Est.  stn bbox = 1.409e+05 (7.40e+04 6.69e+04)
[11/09 21:28:22    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1251.5M
[11/09 21:28:22    255s] *** cost = 1.132e+05 (6.06e+04 5.26e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
[11/09 21:28:22    255s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
[11/09 21:28:22    255s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:28:22    255s] Type 'man IMPSP-9025' for more detail.
[11/09 21:28:22    255s] #spOpts: mergeVia=F 
[11/09 21:28:22    255s] Core basic site is core
[11/09 21:28:22    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:22    255s] *** Starting refinePlace (0:04:16 mem=1251.5M) ***
[11/09 21:28:22    255s] Total net bbox length = 1.132e+05 (6.061e+04 5.257e+04) (ext = 2.965e+04)
[11/09 21:28:22    255s] Starting refinePlace ...
[11/09 21:28:22    255s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:22    255s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[11/09 21:28:22    255s] Density distribution unevenness ratio = 90.553%
[11/09 21:28:22    255s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:28:22    255s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1251.5MB) @(0:04:16 - 0:04:16).
[11/09 21:28:22    255s] Move report: preRPlace moves 672 insts, mean move: 7.86 um, max move: 28.86 um
[11/09 21:28:22    255s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC184_nfifo_empty): (2982.18, 845.52) --> (2968.80, 861.00)
[11/09 21:28:22    255s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:28:22    255s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:28:22    255s] Placement tweakage begins.
[11/09 21:28:22    255s] wire length = 1.383e+05
[11/09 21:28:22    255s] wire length = 1.331e+05
[11/09 21:28:22    255s] Placement tweakage ends.
[11/09 21:28:22    255s] Move report: tweak moves 151 insts, mean move: 29.85 um, max move: 86.40 um
[11/09 21:28:22    255s] 	Max move on inst (I0/LD/CTRL/U52): (2875.20, 1281.00) --> (2848.80, 1221.00)
[11/09 21:28:22    255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:22    255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1251.5MB) @(0:04:16 - 0:04:16).
[11/09 21:28:22    255s] Move report: Detail placement moves 672 insts, mean move: 13.91 um, max move: 96.56 um
[11/09 21:28:22    255s] 	Max move on inst (I0/LD/CTRL/U52): (2874.07, 1292.30) --> (2848.80, 1221.00)
[11/09 21:28:22    255s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1251.5MB
[11/09 21:28:22    255s] Statistics of distance of Instance movement in refine placement:
[11/09 21:28:22    255s]   maximum (X+Y) =        96.56 um
[11/09 21:28:22    255s]   inst (I0/LD/CTRL/U52) with max move: (2874.07, 1292.3) -> (2848.8, 1221)
[11/09 21:28:22    255s]   mean    (X+Y) =        13.91 um
[11/09 21:28:22    255s] Total instances flipped for WireLenOpt: 46
[11/09 21:28:22    255s] Summary Report:
[11/09 21:28:22    255s] Instances move: 672 (out of 672 movable)
[11/09 21:28:22    255s] Instances flipped: 0
[11/09 21:28:22    255s] Mean displacement: 13.91 um
[11/09 21:28:22    255s] Max displacement: 96.56 um (Instance: I0/LD/CTRL/U52) (2874.07, 1292.3) -> (2848.8, 1221)
[11/09 21:28:22    255s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[11/09 21:28:22    255s] Total instances moved : 672
[11/09 21:28:22    255s] Total net bbox length = 1.089e+05 (5.672e+04 5.218e+04) (ext = 2.968e+04)
[11/09 21:28:22    255s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1251.5MB
[11/09 21:28:22    255s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1251.5MB) @(0:04:16 - 0:04:16).
[11/09 21:28:22    255s] *** Finished refinePlace (0:04:16 mem=1251.5M) ***
[11/09 21:28:22    255s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1251.5M) ***
[11/09 21:28:22    255s] #spOpts: mergeVia=F 
[11/09 21:28:22    255s] Core basic site is core
[11/09 21:28:22    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:22    255s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[11/09 21:28:22    255s] Density distribution unevenness ratio = 90.598%
[11/09 21:28:22    255s] *** Finishing placeDesign concurrent flow ***
[11/09 21:28:22    255s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 1216.8M **
[11/09 21:28:22    255s] Command spTest is not supported.
[11/09 21:28:22    255s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:28:22    255s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:28:22    255s] Severity  ID               Count  Summary                                  
[11/09 21:28:22    255s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:28:22    255s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/09 21:28:22    255s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:28:22    255s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:28:22    255s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:28:22    255s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:28:22    255s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:28:22    255s] *** Message Summary: 12 warning(s), 0 error(s)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] <CMD> checkPlace
[11/09 21:28:22    255s] Core basic site is core
[11/09 21:28:22    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:22    255s] Begin checking placement ... (start mem=1216.8M, init mem=1216.8M)
[11/09 21:28:22    255s] *info: Placed = 672           
[11/09 21:28:22    255s] *info: Unplaced = 0           
[11/09 21:28:22    255s] Placement Density:2.60%(322200/12400128)
[11/09 21:28:22    255s] Placement Density (including fixed std cells):2.60%(322200/12400128)
[11/09 21:28:22    255s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1216.8M)
[11/09 21:28:22    255s] <CMD> sroute
[11/09 21:28:22    255s] #- Begin sroute (date=11/09 21:28:22, mem=1216.8M)
[11/09 21:28:22    255s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:28:22 2019 ***
[11/09 21:28:22    255s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:28:22    255s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Begin option processing ...
[11/09 21:28:22    255s] srouteConnectPowerBump set to false
[11/09 21:28:22    255s] routeSpecial set to true
[11/09 21:28:22    255s] srouteConnectConverterPin set to false
[11/09 21:28:22    255s] srouteFollowCorePinEnd set to 3
[11/09 21:28:22    255s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:28:22    255s] sroutePadPinAllPorts set to true
[11/09 21:28:22    255s] sroutePreserveExistingRoutes set to true
[11/09 21:28:22    255s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:28:22    255s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2098.00 megs.
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Reading DB technology information...
[11/09 21:28:22    255s] Finished reading DB technology information.
[11/09 21:28:22    255s] Reading floorplan and netlist information...
[11/09 21:28:22    255s] Finished reading floorplan and netlist information.
[11/09 21:28:22    255s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:28:22    255s] Read in 38 macros, 22 used
[11/09 21:28:22    255s] Read in 696 components
[11/09 21:28:22    255s]   672 core components: 0 unplaced, 672 placed, 0 fixed
[11/09 21:28:22    255s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:28:22    255s] Read in 16 logical pins
[11/09 21:28:22    255s] Read in 16 nets
[11/09 21:28:22    255s] Read in 2 special nets, 2 routed
[11/09 21:28:22    255s] Read in 1352 terminals
[11/09 21:28:22    255s] Begin power routing ...
[11/09 21:28:22    255s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:28:22    255s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:28:22    255s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:28:22    255s] CPU time for FollowPin 0 seconds
[11/09 21:28:22    255s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:28:22    255s] CPU time for FollowPin 0 seconds
[11/09 21:28:22    255s]   Number of IO ports routed: 8
[11/09 21:28:22    255s]   Number of Block ports routed: 0
[11/09 21:28:22    255s]   Number of Stripe ports routed: 0
[11/09 21:28:22    255s]   Number of Core ports routed: 236
[11/09 21:28:22    255s]   Number of Pad ports routed: 0
[11/09 21:28:22    255s]   Number of Power Bump ports routed: 0
[11/09 21:28:22    255s]   Number of Followpin connections: 118
[11/09 21:28:22    255s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2100.00 megs.
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s]  Begin updating DB with routing results ...
[11/09 21:28:22    255s]  Updating DB with 24 via definition ...
[11/09 21:28:22    255s] 
sroute post-processing starts at Sat Nov  9 21:28:22 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:28:22    255s] sroute post-processing ends at Sat Nov  9 21:28:22 2019

sroute post-processing starts at Sat Nov  9 21:28:22 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:28:22    255s] sroute post-processing ends at Sat Nov  9 21:28:22 2019
sroute created 370 wires.
[11/09 21:28:22    255s] ViaGen created 248 vias and deleted 0 via to avoid violation.
[11/09 21:28:22    255s] +--------+----------------+----------------+
[11/09 21:28:22    255s] |  Layer |     Created    |     Deleted    |
[11/09 21:28:22    255s] +--------+----------------+----------------+
[11/09 21:28:22    255s] | metal1 |       364      |       NA       |
[11/09 21:28:22    255s] |   via  |       244      |        0       |
[11/09 21:28:22    255s] | metal2 |        4       |       NA       |
[11/09 21:28:22    255s] |  via2  |        4       |        0       |
[11/09 21:28:22    255s] | metal3 |        2       |       NA       |
[11/09 21:28:22    255s] +--------+----------------+----------------+
[11/09 21:28:22    255s] #- End sroute (date=11/09 21:28:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1219.1M, current mem=1219.1M)
[11/09 21:28:22    255s] <CMD> trialRoute
[11/09 21:28:22    255s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:28:22    255s] Set wireMPool w/ noThreadCheck
[11/09 21:28:22    255s] *** Starting trialRoute (mem=1216.8M) ***
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Using hname+ instead name for net compare
[11/09 21:28:22    255s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:28:22    255s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:28:22    255s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:28:22    255s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1216.8M)
[11/09 21:28:22    255s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Nr of prerouted/Fixed nets = 16
[11/09 21:28:22    255s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:28:22    255s] routingBox: (1200 1500) (4232400 4210500)
[11/09 21:28:22    255s] coreBox:    (350400 351000) (3883200 3861000)
[11/09 21:28:22    255s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/11
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M):
[11/09 21:28:22    255s] Est net length = 1.280e+05um = 6.728e+04H + 6.075e+04V
[11/09 21:28:22    255s] Usage: (1.6%H 1.8%V) = (7.822e+04um 1.194e+05um) = (6469 3978)
[11/09 21:28:22    255s] Obstruct: 1158 = 576 (1.4%H) + 582 (1.4%V)
[11/09 21:28:22    255s] Overflow: 28 = 0 (0.00% H) + 28 (0.07% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M):
[11/09 21:28:22    255s] Usage: (1.5%H 1.8%V) = (7.804e+04um 1.194e+05um) = (6454 3978)
[11/09 21:28:22    255s] Overflow: 27 = 0 (0.00% H) + 27 (0.07% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M):
[11/09 21:28:22    255s] Usage: (1.5%H 1.8%V) = (7.786e+04um 1.196e+05um) = (6439 3984)
[11/09 21:28:22    255s] Overflow: 19 = 0 (0.00% H) + 19 (0.05% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M):
[11/09 21:28:22    255s] Usage: (1.5%H 1.8%V) = (7.793e+04um 1.197e+05um) = (6445 3987)
[11/09 21:28:22    255s] Overflow: 10 = 0 (0.00% H) + 10 (0.03% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1216.8M)

[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M):
[11/09 21:28:22    255s] Usage: (1.5%H 1.8%V) = (7.798e+04um 1.198e+05um) = (6449 3990)
[11/09 21:28:22    255s] Overflow: 7 = 0 (0.00% H) + 7 (0.02% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M):
[11/09 21:28:22    255s] Usage: (1.5%H 1.8%V) = (7.804e+04um 1.199e+05um) = (6454 3994)
[11/09 21:28:22    255s] Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Congestion distribution:
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Remain	cntH		cntV
[11/09 21:28:22    255s] --------------------------------------
[11/09 21:28:22    255s]  -1:	0	 0.00%	3	 0.01%
[11/09 21:28:22    255s] --------------------------------------
[11/09 21:28:22    255s]   0:	0	 0.00%	204	 0.51%
[11/09 21:28:22    255s]   1:	0	 0.00%	193	 0.48%
[11/09 21:28:22    255s]   2:	46	 0.12%	400	 1.00%
[11/09 21:28:22    255s]   3:	86	 0.22%	581	 1.46%
[11/09 21:28:22    255s]   4:	72	 0.18%	655	 1.64%
[11/09 21:28:22    255s]   5:	39652	99.49%	37814	94.89%
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1216.8M)

[11/09 21:28:22    255s] Global route (cpu=0.0s real=0.0s 1216.8M)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] *** After '-updateRemainTrks' operation: 
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Usage: (1.5%H 1.8%V) = (7.804e+04um 1.199e+05um) = (6454 3994)
[11/09 21:28:22    255s] Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1216.8M)

[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Congestion distribution:
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Remain	cntH		cntV
[11/09 21:28:22    255s] --------------------------------------
[11/09 21:28:22    255s]  -1:	0	 0.00%	3	 0.01%
[11/09 21:28:22    255s] --------------------------------------
[11/09 21:28:22    255s]   0:	0	 0.00%	204	 0.51%
[11/09 21:28:22    255s]   1:	0	 0.00%	193	 0.48%
[11/09 21:28:22    255s]   2:	46	 0.12%	400	 1.00%
[11/09 21:28:22    255s]   3:	86	 0.22%	581	 1.46%
[11/09 21:28:22    255s]   4:	72	 0.18%	655	 1.64%
[11/09 21:28:22    255s]   5:	39652	99.49%	37814	94.89%
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1216.8M) ***
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Using trMTFlushLazyWireDel= 1
[11/09 21:28:22    255s] Not using mpools for CRoute
[11/09 21:28:22    255s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:28:22    255s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M)
[11/09 21:28:22    255s] Not using mpools for CRoute
[11/09 21:28:22    255s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M)
[11/09 21:28:22    255s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:28:22    255s] Cleanup real= 0:00:00.0
[11/09 21:28:22    255s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1216.8M)
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Total length: 1.313e+05um, number of vias: 4435
[11/09 21:28:22    255s] M1(H) length: 0.000e+00um, number of vias: 2263
[11/09 21:28:22    255s] M2(V) length: 6.481e+04um, number of vias: 2172
[11/09 21:28:22    255s] M3(H) length: 6.651e+04um
[11/09 21:28:22    255s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1216.8M) ***
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Skipping QALenRecalc
[11/09 21:28:22    255s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:28:22    255s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:28:22    255s] *** Finished all Phases (cpu=0:00:00.0 mem=1216.8M) ***
[11/09 21:28:22    255s] trMTFlushLazyWireDel was already disabled
[11/09 21:28:22    255s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:28:22    255s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:28:22    255s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:28:22    255s] Peak Memory Usage was 1216.8M 
[11/09 21:28:22    255s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.6
[11/09 21:28:22    255s]   TrialRoute full (called 13x) runtime= 0:00:00.6
[11/09 21:28:22    255s]   GlbRouteEst (called 12x) runtime= 0:00:00.0
[11/09 21:28:22    255s] *** Finished trialRoute (cpu=0:00:00.0 mem=1216.8M) ***
[11/09 21:28:22    255s] 
[11/09 21:28:22    255s] Set wireMPool w/ threadCheck
[11/09 21:28:22    255s] <CMD> timeDesign -preCTS
[11/09 21:28:22    255s] Start to check current routing status for nets...
[11/09 21:28:22    255s] Using hname+ instead name for net compare
[11/09 21:28:22    255s] All nets are already routed correctly.
[11/09 21:28:22    255s] End to check current routing status for nets (mem=1216.8M)
[11/09 21:28:22    255s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:28:22    255s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:22    255s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:22    255s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:22    255s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:22    255s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:22    255s]       RC Corner Indexes            0   
[11/09 21:28:22    255s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:22    255s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:22    255s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:22    255s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:22    255s] Shrink Factor                : 1.00000
[11/09 21:28:22    255s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:22    255s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:22    255s] Using capacitance table file ...
[11/09 21:28:22    255s] Updating RC grid for preRoute extraction ...
[11/09 21:28:22    255s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:22    255s] Initializing multi-corner resistance tables ...
[11/09 21:28:22    255s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1216.770M)
[11/09 21:28:22    255s] Effort level <high> specified for reg2reg path_group
[11/09 21:28:22    255s] #################################################################################
[11/09 21:28:22    255s] # Design Stage: PreRoute
[11/09 21:28:22    255s] # Design Name: layout_lab_design
[11/09 21:28:22    255s] # Design Mode: 90nm
[11/09 21:28:22    255s] # Analysis Mode: MMMC OCV 
[11/09 21:28:22    255s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:22    255s] # Signoff Settings: SI On 
[11/09 21:28:22    255s] #################################################################################
[11/09 21:28:22    255s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:22    255s] Calculate early delays in OCV mode...
[11/09 21:28:22    255s] Calculate late delays in OCV mode...
[11/09 21:28:22    255s] Topological Sorting (CPU = 0:00:00.0, MEM = 1217.8M, InitMEM = 1217.8M)
[11/09 21:28:22    256s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:22    256s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:22    256s] Total number of fetched objects 700
[11/09 21:28:22    256s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:22    256s] End delay calculation. (MEM=1283.2 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:28:22    256s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1283.2M) ***
[11/09 21:28:22    256s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:16 mem=1283.2M)
[11/09 21:28:23    256s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.281  |  4.281  |  4.711  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.598%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:28:23    256s] Total CPU time: 0.44 sec
[11/09 21:28:23    256s] Total Real time: 1.0 sec
[11/09 21:28:23    256s] Total Memory Usage: 1222.96875 Mbytes
[11/09 21:28:23    256s] <CMD> setOptMode -yieldEffort none
[11/09 21:28:23    256s] <CMD> setOptMode -highEffort
[11/09 21:28:23    256s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:28:23    256s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:28:23    256s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:28:23    256s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:28:23    256s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:28:23    256s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:28:23    256s] <CMD> optDesign -preCTS -drv
[11/09 21:28:23    256s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:28:23    256s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:28:23    256s] #spOpts: mergeVia=F 
[11/09 21:28:23    256s] Core basic site is core
[11/09 21:28:23    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:23    256s] #spOpts: mergeVia=F 
[11/09 21:28:23    256s] GigaOpt running with 1 threads.
[11/09 21:28:23    256s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:28:23    256s] #spOpts: mergeVia=F 
[11/09 21:28:23    256s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:28:23    256s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:28:23    256s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:28:23    256s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:28:23    256s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:28:23    256s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:28:23    256s] 	...
[11/09 21:28:23    256s] 	Reporting only the 20 first cells found...
[11/09 21:28:23    256s] 
[11/09 21:28:23    256s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.8M, totSessionCpu=0:04:17 **
[11/09 21:28:23    256s] *** optDesign -preCTS ***
[11/09 21:28:23    256s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:28:23    256s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:28:23    256s] Hold Target Slack: user slack 0
[11/09 21:28:23    256s] Multi-VT timing optimization disabled based on library information.
[11/09 21:28:23    256s] Summary for sequential cells idenfication: 
[11/09 21:28:23    256s] Identified SBFF number: 3
[11/09 21:28:23    256s] Identified MBFF number: 0
[11/09 21:28:23    256s] Not identified SBFF number: 0
[11/09 21:28:23    256s] Not identified MBFF number: 0
[11/09 21:28:23    256s] Number of sequential cells which are not FFs: 1
[11/09 21:28:23    256s] 
[11/09 21:28:23    256s] Start to check current routing status for nets...
[11/09 21:28:23    256s] Using hname+ instead name for net compare
[11/09 21:28:23    256s] All nets are already routed correctly.
[11/09 21:28:23    256s] End to check current routing status for nets (mem=1220.8M)
[11/09 21:28:23    256s] #################################################################################
[11/09 21:28:23    256s] # Design Stage: PreRoute
[11/09 21:28:23    256s] # Design Name: layout_lab_design
[11/09 21:28:23    256s] # Design Mode: 90nm
[11/09 21:28:23    256s] # Analysis Mode: MMMC OCV 
[11/09 21:28:23    256s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:23    256s] # Signoff Settings: SI Off 
[11/09 21:28:23    256s] #################################################################################
[11/09 21:28:23    256s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:23    256s] Calculate early delays in OCV mode...
[11/09 21:28:23    256s] Calculate late delays in OCV mode...
[11/09 21:28:23    256s] Topological Sorting (CPU = 0:00:00.0, MEM = 1218.8M, InitMEM = 1218.8M)
[11/09 21:28:23    256s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:23    256s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:23    256s] Total number of fetched objects 700
[11/09 21:28:23    256s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:23    256s] End delay calculation. (MEM=1284.22 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:28:23    256s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1284.2M) ***
[11/09 21:28:23    256s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:17 mem=1284.2M)
[11/09 21:28:24    256s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.281  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.598%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1221.0M, totSessionCpu=0:04:17 **
[11/09 21:28:24    256s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:28:24    256s] ### Creating PhyDesignMc. totSessionCpu=0:04:17 mem=1221.0M
[11/09 21:28:24    256s] #spOpts: mergeVia=F 
[11/09 21:28:24    256s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=1221.0M
[11/09 21:28:24    256s] *** Starting optimizing excluded clock nets MEM= 1221.0M) ***
[11/09 21:28:24    256s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1221.0M) ***
[11/09 21:28:24    256s] Begin: GigaOpt high fanout net optimization
[11/09 21:28:24    256s] Info: 16 io nets excluded
[11/09 21:28:24    256s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:24    256s] Summary for sequential cells idenfication: 
[11/09 21:28:24    256s] Identified SBFF number: 3
[11/09 21:28:24    256s] Identified MBFF number: 0
[11/09 21:28:24    256s] Not identified SBFF number: 0
[11/09 21:28:24    256s] Not identified MBFF number: 0
[11/09 21:28:24    256s] Number of sequential cells which are not FFs: 1
[11/09 21:28:24    256s] 
[11/09 21:28:24    256s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:28:24    256s] ### Creating PhyDesignMc. totSessionCpu=0:04:17 mem=1231.0M
[11/09 21:28:24    256s] #spOpts: mergeVia=F 
[11/09 21:28:24    256s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=1231.0M
[11/09 21:28:24    256s] ### Creating LA Mngr. totSessionCpu=0:04:17 mem=1231.0M
[11/09 21:28:24    256s] ### Creating LA Mngr, finished. totSessionCpu=0:04:17 mem=1247.0M
[11/09 21:28:24    256s] ### Creating LA Mngr. totSessionCpu=0:04:17 mem=1298.5M
[11/09 21:28:24    256s] ### Creating LA Mngr, finished. totSessionCpu=0:04:17 mem=1298.5M
[11/09 21:28:24    257s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:24    257s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:28:24    257s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:24    257s] |     2.60%|        -|   0.100|   0.000|   0:00:00.0| 1413.0M|
[11/09 21:28:24    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] |     2.60%|        -|   0.100|   0.000|   0:00:00.0| 1413.0M|
[11/09 21:28:24    257s] +----------+---------+--------+--------+------------+--------+
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1413.0M) ***
[11/09 21:28:24    257s] End: GigaOpt high fanout net optimization
[11/09 21:28:24    257s] Begin: GigaOpt DRV Optimization
[11/09 21:28:24    257s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:28:24    257s] Info: 16 io nets excluded
[11/09 21:28:24    257s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:24    257s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:28:24    257s] ### Creating PhyDesignMc. totSessionCpu=0:04:17 mem=1393.9M
[11/09 21:28:24    257s] #spOpts: mergeVia=F 
[11/09 21:28:24    257s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=1393.9M
[11/09 21:28:24    257s] ### Creating LA Mngr. totSessionCpu=0:04:17 mem=1393.9M
[11/09 21:28:24    257s] ### Creating LA Mngr, finished. totSessionCpu=0:04:17 mem=1393.9M
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.28 |          0|          0|          0|   2.60  |            |           |
[11/09 21:28:24    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.28 |          0|          0|          0|   2.60  |   0:00:00.0|    1413.0M|
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1413.0M) ***
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:28:24    257s] End: GigaOpt DRV Optimization
[11/09 21:28:24    257s] GigaOpt: Cleaning up trial route
[11/09 21:28:24    257s] ### Creating LA Mngr. totSessionCpu=0:04:17 mem=1393.9M
[11/09 21:28:24    257s] ### Creating LA Mngr, finished. totSessionCpu=0:04:17 mem=1393.9M
[11/09 21:28:24    257s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:28:24    257s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:28:24    257s] [PSP] Initial Peak syMemory usage = 1393.9 MB
[11/09 21:28:24    257s] (I)       Reading DB...
[11/09 21:28:24    257s] (I)       congestionReportName   : 
[11/09 21:28:24    257s] (I)       layerRangeFor2DCongestion : 
[11/09 21:28:24    257s] (I)       buildTerm2TermWires    : 1
[11/09 21:28:24    257s] (I)       doTrackAssignment      : 1
[11/09 21:28:24    257s] (I)       dumpBookshelfFiles     : 0
[11/09 21:28:24    257s] (I)       numThreads             : 1
[11/09 21:28:24    257s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:28:24    257s] (I)       honorPin               : false
[11/09 21:28:24    257s] (I)       honorPinGuide          : true
[11/09 21:28:24    257s] (I)       honorPartition         : false
[11/09 21:28:24    257s] (I)       allowPartitionCrossover: false
[11/09 21:28:24    257s] (I)       honorSingleEntry       : true
[11/09 21:28:24    257s] (I)       honorSingleEntryStrong : true
[11/09 21:28:24    257s] (I)       handleViaSpacingRule   : false
[11/09 21:28:24    257s] (I)       handleEolSpacingRule   : false
[11/09 21:28:24    257s] (I)       PDConstraint           : none
[11/09 21:28:24    257s] (I)       expBetterNDRHandling   : false
[11/09 21:28:24    257s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:28:24    257s] (I)       routingEffortLevel     : 3
[11/09 21:28:24    257s] (I)       effortLevel            : standard
[11/09 21:28:24    257s] [NR-eGR] minRouteLayer          : 2
[11/09 21:28:24    257s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:28:24    257s] (I)       numRowsPerGCell        : 1
[11/09 21:28:24    257s] (I)       speedUpLargeDesign     : 0
[11/09 21:28:24    257s] (I)       speedUpBlkViolationClean: 1
[11/09 21:28:24    257s] (I)       multiThreadingTA       : 1
[11/09 21:28:24    257s] (I)       blockedPinEscape       : 1
[11/09 21:28:24    257s] (I)       blkAwareLayerSwitching : 1
[11/09 21:28:24    257s] (I)       betterClockWireModeling: 1
[11/09 21:28:24    257s] (I)       congestionCleanMode    : 0
[11/09 21:28:24    257s] (I)       optimizationMode       : false
[11/09 21:28:24    257s] (I)       routeSecondPG          : false
[11/09 21:28:24    257s] (I)       punchThroughDistance   : 500.00
[11/09 21:28:24    257s] (I)       scenicBound            : 1.15
[11/09 21:28:24    257s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:28:24    257s] (I)       source-to-sink ratio   : 0.00
[11/09 21:28:24    257s] (I)       targetCongestionRatioH : 1.00
[11/09 21:28:24    257s] (I)       targetCongestionRatioV : 1.00
[11/09 21:28:24    257s] (I)       layerCongestionRatio   : 0.70
[11/09 21:28:24    257s] (I)       m1CongestionRatio      : 0.10
[11/09 21:28:24    257s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:28:24    257s] (I)       localRouteEffort       : 1.00
[11/09 21:28:24    257s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:28:24    257s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:28:24    257s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:28:24    257s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:28:24    257s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:28:24    257s] (I)       blockTrack             : 
[11/09 21:28:24    257s] (I)       routeVias              : 
[11/09 21:28:24    257s] (I)       readTROption           : true
[11/09 21:28:24    257s] (I)       extraSpacingFactor     : 1.00
[11/09 21:28:24    257s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:28:24    257s] (I)       routeSelectedNetsOnly  : false
[11/09 21:28:24    257s] (I)       before initializing RouteDB syMemory usage = 1393.9 MB
[11/09 21:28:24    257s] (I)       starting read tracks
[11/09 21:28:24    257s] (I)       build grid graph
[11/09 21:28:24    257s] (I)       build grid graph start
[11/09 21:28:24    257s] [NR-eGR] Layer1 has no routable track
[11/09 21:28:24    257s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:28:24    257s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:28:24    257s] (I)       build grid graph end
[11/09 21:28:24    257s] (I)       numViaLayers=2
[11/09 21:28:24    257s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:28:24    257s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:28:24    257s] (I)       end build via table
[11/09 21:28:24    257s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=270 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:28:24    257s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:28:24    257s] (I)       readDataFromPlaceDB
[11/09 21:28:24    257s] (I)       Read net information..
[11/09 21:28:24    257s] [NR-eGR] Read numTotalNets=700  numIgnoredNets=16
[11/09 21:28:24    257s] (I)       Read testcase time = 0.000 seconds
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] (I)       build grid graph start
[11/09 21:28:24    257s] (I)       build grid graph end
[11/09 21:28:24    257s] (I)       Model blockage into capacity
[11/09 21:28:24    257s] (I)       Read numBlocks=1800  numPreroutedWires=0  numCapScreens=0
[11/09 21:28:24    257s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:28:24    257s] (I)       blocked area on Layer2 : 3092682420000  (17.34%)
[11/09 21:28:24    257s] (I)       blocked area on Layer3 : 1775714220000  (9.96%)
[11/09 21:28:24    257s] (I)       Modeling time = 0.010 seconds
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] (I)       totalPins=2279  totalGlobalPin=2178 (95.57%)
[11/09 21:28:24    257s] (I)       Number of ignored nets = 16
[11/09 21:28:24    257s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:28:24    257s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:28:24    257s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:28:24    257s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:28:24    257s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:28:24    257s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:28:24    257s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:28:24    257s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:28:24    257s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:28:24    257s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:28:24    257s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1393.9 MB
[11/09 21:28:24    257s] (I)       Layer1  viaCost=200.00
[11/09 21:28:24    257s] (I)       Layer2  viaCost=100.00
[11/09 21:28:24    257s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:28:24    257s] (I)       routing area        :  (0, 0) - (4233600, 4212000)
[11/09 21:28:24    257s] (I)       core area           :  (350400, 351000) - (3883200, 3861000)
[11/09 21:28:24    257s] (I)       Site Width          :  2400  (dbu)
[11/09 21:28:24    257s] (I)       Row Height          : 30000  (dbu)
[11/09 21:28:24    257s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:28:24    257s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:28:24    257s] (I)       grid                :   141   140     3
[11/09 21:28:24    257s] (I)       vertical capacity   :     0 30000     0
[11/09 21:28:24    257s] (I)       horizontal capacity :     0     0 30000
[11/09 21:28:24    257s] (I)       Default wire width  :   900   900  1500
[11/09 21:28:24    257s] (I)       Default wire space  :   900   900   900
[11/09 21:28:24    257s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:28:24    257s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:28:24    257s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:28:24    257s] (I)       Total num of tracks :     0  1764  1404
[11/09 21:28:24    257s] (I)       Num of masks        :     1     1     1
[11/09 21:28:24    257s] (I)       Num of trim masks   :     0     0     0
[11/09 21:28:24    257s] (I)       --------------------------------------------------------
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] [NR-eGR] ============ Routing rule table ============
[11/09 21:28:24    257s] [NR-eGR] Rule id 0. Nets 684 
[11/09 21:28:24    257s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:28:24    257s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:28:24    257s] [NR-eGR] ========================================
[11/09 21:28:24    257s] [NR-eGR] 
[11/09 21:28:24    257s] (I)       After initializing earlyGlobalRoute syMemory usage = 1393.9 MB
[11/09 21:28:24    257s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:28:24    257s] (I)       ============= Initialization =============
[11/09 21:28:24    257s] (I)       total 2D Cap : 420180 = (188373 H, 231807 V)
[11/09 21:28:24    257s] [NR-eGR] Layer group 1: route 684 net(s) in layer range [2, 3]
[11/09 21:28:24    257s] (I)       ============  Phase 1a Route ============
[11/09 21:28:24    257s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:28:24    257s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:28:24    257s] (I)       Usage: 4267 = (2196 H, 2071 V) = (1.17% H, 0.89% V) = (6.588e+04um H, 6.213e+04um V)
[11/09 21:28:24    257s] (I)       
[11/09 21:28:24    257s] (I)       ============  Phase 1b Route ============
[11/09 21:28:24    257s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:28:24    257s] (I)       Usage: 4267 = (2196 H, 2071 V) = (1.17% H, 0.89% V) = (6.588e+04um H, 6.213e+04um V)
[11/09 21:28:24    257s] (I)       
[11/09 21:28:24    257s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.280100e+05um
[11/09 21:28:24    257s] (I)       ============  Phase 1c Route ============
[11/09 21:28:24    257s] (I)       Level2 Grid: 29 x 28
[11/09 21:28:24    257s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:28:24    257s] (I)       Usage: 4267 = (2196 H, 2071 V) = (1.17% H, 0.89% V) = (6.588e+04um H, 6.213e+04um V)
[11/09 21:28:24    257s] (I)       
[11/09 21:28:24    257s] (I)       ============  Phase 1d Route ============
[11/09 21:28:24    257s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:28:24    257s] (I)       Usage: 4267 = (2196 H, 2071 V) = (1.17% H, 0.89% V) = (6.588e+04um H, 6.213e+04um V)
[11/09 21:28:24    257s] (I)       
[11/09 21:28:24    257s] (I)       ============  Phase 1e Route ============
[11/09 21:28:24    257s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:28:24    257s] (I)       Usage: 4267 = (2196 H, 2071 V) = (1.17% H, 0.89% V) = (6.588e+04um H, 6.213e+04um V)
[11/09 21:28:24    257s] (I)       
[11/09 21:28:24    257s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.280100e+05um
[11/09 21:28:24    257s] [NR-eGR] 
[11/09 21:28:24    257s] (I)       ============  Phase 1l Route ============
[11/09 21:28:24    257s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:28:24    257s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:28:24    257s] (I)       total 2D Cap : 420550 = (188466 H, 232084 V)
[11/09 21:28:24    257s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[11/09 21:28:24    257s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[11/09 21:28:24    257s] (I)       ============= track Assignment ============
[11/09 21:28:24    257s] (I)       extract Global 3D Wires
[11/09 21:28:24    257s] (I)       Extract Global WL : time=0.00
[11/09 21:28:24    257s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:28:24    257s] (I)       Initialization real time=0.00 seconds
[11/09 21:28:24    257s] (I)       Kernel real time=0.01 seconds
[11/09 21:28:24    257s] (I)       End Greedy Track Assignment
[11/09 21:28:24    257s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2263
[11/09 21:28:24    257s] [NR-eGR] Layer2(metal2)(V) length: 6.585810e+04um, number of vias: 3364
[11/09 21:28:24    257s] [NR-eGR] Layer3(metal3)(H) length: 6.866400e+04um, number of vias: 0
[11/09 21:28:24    257s] [NR-eGR] Total length: 1.345221e+05um, number of vias: 5627
[11/09 21:28:24    257s] [NR-eGR] End Peak syMemory usage = 1249.1 MB
[11/09 21:28:24    257s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[11/09 21:28:24    257s] GigaOpt: Cleaning up extraction
[11/09 21:28:24    257s] Extraction called for design 'layout_lab_design' of instances=696 and nets=709 using extraction engine 'preRoute' .
[11/09 21:28:24    257s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:24    257s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:24    257s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:24    257s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:24    257s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:24    257s]       RC Corner Indexes            0   
[11/09 21:28:24    257s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:24    257s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:24    257s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:24    257s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:24    257s] Shrink Factor                : 1.00000
[11/09 21:28:24    257s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:24    257s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:24    257s] Using capacitance table file ...
[11/09 21:28:24    257s] Updating RC grid for preRoute extraction ...
[11/09 21:28:24    257s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:24    257s] Initializing multi-corner resistance tables ...
[11/09 21:28:24    257s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1249.098M)
[11/09 21:28:24    257s] GigaOpt: Cleaning up delay & timing
[11/09 21:28:24    257s] #################################################################################
[11/09 21:28:24    257s] # Design Stage: PreRoute
[11/09 21:28:24    257s] # Design Name: layout_lab_design
[11/09 21:28:24    257s] # Design Mode: 90nm
[11/09 21:28:24    257s] # Analysis Mode: MMMC OCV 
[11/09 21:28:24    257s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:24    257s] # Signoff Settings: SI Off 
[11/09 21:28:24    257s] #################################################################################
[11/09 21:28:24    257s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:24    257s] Calculate early delays in OCV mode...
[11/09 21:28:24    257s] Calculate late delays in OCV mode...
[11/09 21:28:24    257s] Topological Sorting (CPU = 0:00:00.0, MEM = 1247.1M, InitMEM = 1247.1M)
[11/09 21:28:24    257s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:24    257s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:24    257s] Total number of fetched objects 700
[11/09 21:28:24    257s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:24    257s] End delay calculation. (MEM=1312.53 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:28:24    257s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1312.5M) ***
[11/09 21:28:24    257s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:28:24    257s] Info: 16 io nets excluded
[11/09 21:28:24    257s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:24    257s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:28:24    257s] ### Creating PhyDesignMc. totSessionCpu=0:04:17 mem=1312.5M
[11/09 21:28:24    257s] #spOpts: mergeVia=F 
[11/09 21:28:24    257s] Core basic site is core
[11/09 21:28:24    257s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:24    257s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=1312.5M
[11/09 21:28:24    257s] ### Creating LA Mngr. totSessionCpu=0:04:17 mem=1312.5M
[11/09 21:28:24    257s] ### Creating LA Mngr, finished. totSessionCpu=0:04:17 mem=1312.5M
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] Info: violation cost 0.014459 (cap = 0.014459, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.24 |          0|          0|          0|   2.60  |            |           |
[11/09 21:28:24    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.24 |          1|          0|          1|   2.60  |   0:00:00.0|    1405.9M|
[11/09 21:28:24    257s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:28:24    257s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.24 |          0|          0|          0|   2.60  |   0:00:00.0|    1405.9M|
[11/09 21:28:24    257s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1405.9M) ***
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] *** Starting refinePlace (0:04:18 mem=1421.9M) ***
[11/09 21:28:24    257s] Total net bbox length = 1.089e+05 (5.673e+04 5.219e+04) (ext = 2.968e+04)
[11/09 21:28:24    257s] Starting refinePlace ...
[11/09 21:28:24    257s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:24    257s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[11/09 21:28:24    257s] Density distribution unevenness ratio = 90.598%
[11/09 21:28:24    257s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:28:24    257s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1421.9MB) @(0:04:18 - 0:04:18).
[11/09 21:28:24    257s] Move report: preRPlace moves 1 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:28:24    257s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC190_n53): (2870.40, 711.00) --> (2868.00, 711.00)
[11/09 21:28:24    257s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[11/09 21:28:24    257s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:28:24    257s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:24    257s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1421.9MB) @(0:04:18 - 0:04:18).
[11/09 21:28:24    257s] Move report: Detail placement moves 1 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:28:24    257s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC190_n53): (2870.40, 711.00) --> (2868.00, 711.00)
[11/09 21:28:24    257s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.9MB
[11/09 21:28:24    257s] Statistics of distance of Instance movement in refine placement:
[11/09 21:28:24    257s]   maximum (X+Y) =         2.40 um
[11/09 21:28:24    257s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC190_n53) with max move: (2870.4, 711) -> (2868, 711)
[11/09 21:28:24    257s]   mean    (X+Y) =         2.40 um
[11/09 21:28:24    257s] Summary Report:
[11/09 21:28:24    257s] Instances move: 1 (out of 673 movable)
[11/09 21:28:24    257s] Instances flipped: 0
[11/09 21:28:24    257s] Mean displacement: 2.40 um
[11/09 21:28:24    257s] Max displacement: 2.40 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC190_n53) (2870.4, 711) -> (2868, 711)
[11/09 21:28:24    257s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[11/09 21:28:24    257s] Total instances moved : 1
[11/09 21:28:24    257s] Total net bbox length = 1.089e+05 (5.673e+04 5.219e+04) (ext = 2.968e+04)
[11/09 21:28:24    257s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.9MB
[11/09 21:28:24    257s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1421.9MB) @(0:04:18 - 0:04:18).
[11/09 21:28:24    257s] *** Finished refinePlace (0:04:18 mem=1421.9M) ***
[11/09 21:28:24    257s] *** maximum move = 2.40 um ***
[11/09 21:28:24    257s] *** Finished re-routing un-routed nets (1421.9M) ***
[11/09 21:28:24    257s] 
[11/09 21:28:24    257s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1421.9M) ***
[11/09 21:28:24    257s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:28:24    257s] GigaOpt: Cleaning up delay & timing
[11/09 21:28:24    257s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=1288.3M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.242  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.601%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1288.3M, totSessionCpu=0:04:18 **
[11/09 21:28:24    257s] Effort level <high> specified for reg2reg path_group
[11/09 21:28:24    257s] Reported timing to dir ./timingReports
[11/09 21:28:24    257s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1290.3M, totSessionCpu=0:04:18 **
[11/09 21:28:25    257s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.242  |  4.242  |  4.711  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.601%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1288.3M, totSessionCpu=0:04:18 **
[11/09 21:28:25    257s] *** Finished optDesign ***
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.3 real=0:00:02.0)
[11/09 21:28:25    257s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:28:25    257s] <CMD> clockDesign
[11/09 21:28:25    257s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:28:25    257s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:28:25    257s] <clockDesign CMD> ccopt_design -cts
[11/09 21:28:25    257s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:28:25    257s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:28:25    257s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:28:25    257s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:28:25    257s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:28:25    257s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:28:25    257s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:28:25    257s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:28:25    257s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:28:25    257s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:28:25    257s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:28:25    257s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:28:25    257s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:28:25    257s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:28:25    257s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:28:25    257s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:28:25    257s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:28:25    257s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1234.0M, totSessionCpu=0:04:18 **
[11/09 21:28:25    257s] **ERROR: (IMPCK-9000):	
[11/09 21:28:25    257s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:28:25    257s] Severity  ID               Count  Summary                                  
[11/09 21:28:25    257s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:28:25    257s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:28:25    257s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:28:25    257s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:28:25    257s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:28:25    257s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:28:25    257s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] <CMD> trialRoute
[11/09 21:28:25    257s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:28:25    257s] Set wireMPool w/ noThreadCheck
[11/09 21:28:25    257s] *** Starting trialRoute (mem=1234.0M) ***
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Using hname+ instead name for net compare
[11/09 21:28:25    257s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:28:25    257s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:28:25    257s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:28:25    257s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1234.0M)
[11/09 21:28:25    257s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Nr of prerouted/Fixed nets = 16
[11/09 21:28:25    257s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:28:25    257s] routingBox: (1200 1500) (4232400 4210500)
[11/09 21:28:25    257s] coreBox:    (350400 351000) (3883200 3861000)
[11/09 21:28:25    257s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/11
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M):
[11/09 21:28:25    257s] Est net length = 1.280e+05um = 6.727e+04H + 6.078e+04V
[11/09 21:28:25    257s] Usage: (1.6%H 1.8%V) = (7.818e+04um 1.194e+05um) = (6466 3979)
[11/09 21:28:25    257s] Obstruct: 1158 = 576 (1.4%H) + 582 (1.4%V)
[11/09 21:28:25    257s] Overflow: 28 = 0 (0.00% H) + 28 (0.07% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M):
[11/09 21:28:25    257s] Usage: (1.5%H 1.8%V) = (7.800e+04um 1.194e+05um) = (6451 3979)
[11/09 21:28:25    257s] Overflow: 27 = 0 (0.00% H) + 27 (0.07% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M):
[11/09 21:28:25    257s] Usage: (1.5%H 1.8%V) = (7.782e+04um 1.197e+05um) = (6436 3987)
[11/09 21:28:25    257s] Overflow: 19 = 0 (0.00% H) + 19 (0.05% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M):
[11/09 21:28:25    257s] Usage: (1.5%H 1.8%V) = (7.789e+04um 1.198e+05um) = (6442 3990)
[11/09 21:28:25    257s] Overflow: 10 = 0 (0.00% H) + 10 (0.03% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1234.0M)

[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M):
[11/09 21:28:25    257s] Usage: (1.5%H 1.8%V) = (7.794e+04um 1.198e+05um) = (6446 3993)
[11/09 21:28:25    257s] Overflow: 7 = 0 (0.00% H) + 7 (0.02% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M):
[11/09 21:28:25    257s] Usage: (1.5%H 1.8%V) = (7.800e+04um 1.200e+05um) = (6451 3997)
[11/09 21:28:25    257s] Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Congestion distribution:
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Remain	cntH		cntV
[11/09 21:28:25    257s] --------------------------------------
[11/09 21:28:25    257s]  -1:	0	 0.00%	3	 0.01%
[11/09 21:28:25    257s] --------------------------------------
[11/09 21:28:25    257s]   0:	0	 0.00%	204	 0.51%
[11/09 21:28:25    257s]   1:	0	 0.00%	193	 0.48%
[11/09 21:28:25    257s]   2:	46	 0.12%	401	 1.01%
[11/09 21:28:25    257s]   3:	90	 0.23%	580	 1.46%
[11/09 21:28:25    257s]   4:	69	 0.17%	657	 1.65%
[11/09 21:28:25    257s]   5:	39651	99.49%	37812	94.89%
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1234.0M)

[11/09 21:28:25    257s] Global route (cpu=0.0s real=0.0s 1234.0M)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] *** After '-updateRemainTrks' operation: 
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Usage: (1.5%H 1.8%V) = (7.800e+04um 1.200e+05um) = (6451 3997)
[11/09 21:28:25    257s] Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1234.0M)

[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Congestion distribution:
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Remain	cntH		cntV
[11/09 21:28:25    257s] --------------------------------------
[11/09 21:28:25    257s]  -1:	0	 0.00%	3	 0.01%
[11/09 21:28:25    257s] --------------------------------------
[11/09 21:28:25    257s]   0:	0	 0.00%	204	 0.51%
[11/09 21:28:25    257s]   1:	0	 0.00%	193	 0.48%
[11/09 21:28:25    257s]   2:	46	 0.12%	401	 1.01%
[11/09 21:28:25    257s]   3:	90	 0.23%	580	 1.46%
[11/09 21:28:25    257s]   4:	69	 0.17%	657	 1.65%
[11/09 21:28:25    257s]   5:	39651	99.49%	37812	94.89%
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1234.0M) ***
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Using trMTFlushLazyWireDel= 1
[11/09 21:28:25    257s] Not using mpools for CRoute
[11/09 21:28:25    257s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:28:25    257s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M)
[11/09 21:28:25    257s] Not using mpools for CRoute
[11/09 21:28:25    257s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M)
[11/09 21:28:25    257s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:28:25    257s] Cleanup real= 0:00:00.0
[11/09 21:28:25    257s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1234.0M)
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Total length: 1.313e+05um, number of vias: 4436
[11/09 21:28:25    257s] M1(H) length: 0.000e+00um, number of vias: 2265
[11/09 21:28:25    257s] M2(V) length: 6.479e+04um, number of vias: 2171
[11/09 21:28:25    257s] M3(H) length: 6.650e+04um
[11/09 21:28:25    257s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1234.0M) ***
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Skipping QALenRecalc
[11/09 21:28:25    257s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:28:25    257s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:28:25    257s] *** Finished all Phases (cpu=0:00:00.1 mem=1234.0M) ***
[11/09 21:28:25    257s] trMTFlushLazyWireDel was already disabled
[11/09 21:28:25    257s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:28:25    257s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:28:25    257s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:28:25    257s] Peak Memory Usage was 1234.0M 
[11/09 21:28:25    257s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.7
[11/09 21:28:25    257s]   TrialRoute full (called 14x) runtime= 0:00:00.6
[11/09 21:28:25    257s]   GlbRouteEst (called 12x) runtime= 0:00:00.0
[11/09 21:28:25    257s] *** Finished trialRoute (cpu=0:00:00.1 mem=1234.0M) ***
[11/09 21:28:25    257s] 
[11/09 21:28:25    257s] Set wireMPool w/ threadCheck
[11/09 21:28:25    257s] <CMD> timeDesign -postCTS
[11/09 21:28:25    257s] Start to check current routing status for nets...
[11/09 21:28:25    257s] Using hname+ instead name for net compare
[11/09 21:28:25    257s] All nets are already routed correctly.
[11/09 21:28:25    257s] End to check current routing status for nets (mem=1234.0M)
[11/09 21:28:25    257s] Extraction called for design 'layout_lab_design' of instances=697 and nets=710 using extraction engine 'preRoute' .
[11/09 21:28:25    257s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:25    257s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:25    257s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:25    257s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:25    257s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:25    257s]       RC Corner Indexes            0   
[11/09 21:28:25    257s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:25    257s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:25    257s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:25    257s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:25    257s] Shrink Factor                : 1.00000
[11/09 21:28:25    257s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:25    257s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:25    257s] Using capacitance table file ...
[11/09 21:28:25    257s] Updating RC grid for preRoute extraction ...
[11/09 21:28:25    257s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:25    257s] Initializing multi-corner resistance tables ...
[11/09 21:28:25    257s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1233.969M)
[11/09 21:28:25    257s] Effort level <high> specified for reg2reg path_group
[11/09 21:28:25    257s] #################################################################################
[11/09 21:28:25    257s] # Design Stage: PreRoute
[11/09 21:28:25    257s] # Design Name: layout_lab_design
[11/09 21:28:25    257s] # Design Mode: 90nm
[11/09 21:28:25    257s] # Analysis Mode: MMMC OCV 
[11/09 21:28:25    257s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:25    257s] # Signoff Settings: SI On 
[11/09 21:28:25    257s] #################################################################################
[11/09 21:28:25    257s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:25    257s] Calculate early delays in OCV mode...
[11/09 21:28:25    257s] Calculate late delays in OCV mode...
[11/09 21:28:25    257s] Topological Sorting (CPU = 0:00:00.0, MEM = 1233.0M, InitMEM = 1233.0M)
[11/09 21:28:26    258s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:26    258s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:26    258s] Total number of fetched objects 701
[11/09 21:28:26    258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:26    258s] End delay calculation. (MEM=1283.14 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 21:28:26    258s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1283.1M) ***
[11/09 21:28:26    258s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:18 mem=1283.1M)
[11/09 21:28:26    258s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.424  |  2.424  |  4.214  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.601%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:28:26    258s] Total CPU time: 0.4 sec
[11/09 21:28:26    258s] Total Real time: 1.0 sec
[11/09 21:28:26    258s] Total Memory Usage: 1222.90625 Mbytes
[11/09 21:28:27    258s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:28:27    258s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:28:27    258s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:28:27    258s] <CMD> extractRC -outfile encounter.cap
[11/09 21:28:27    258s] Extraction called for design 'layout_lab_design' of instances=697 and nets=710 using extraction engine 'preRoute' .
[11/09 21:28:27    258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:27    258s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:27    258s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:28:27    258s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:27    258s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:28:27    258s]       RC Corner Indexes            0   
[11/09 21:28:27    258s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:27    258s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:27    258s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:27    258s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:27    258s] Shrink Factor                : 1.00000
[11/09 21:28:27    258s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:28:27    258s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:27    258s] Using capacitance table file ...
[11/09 21:28:27    258s] Updating RC grid for preRoute extraction ...
[11/09 21:28:27    258s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:27    258s] Initializing multi-corner resistance tables ...
[11/09 21:28:27    258s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1222.906M)
[11/09 21:28:27    258s] <CMD> setOptMode -yieldEffort none
[11/09 21:28:27    258s] <CMD> setOptMode -highEffort
[11/09 21:28:27    258s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:28:27    258s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:28:27    258s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:28:27    258s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:28:27    258s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:28:27    258s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:28:27    258s] <CMD> optDesign -postCTS -hold
[11/09 21:28:27    258s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:28:27    258s] GigaOpt running with 1 threads.
[11/09 21:28:27    258s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:28:27    258s] #spOpts: mergeVia=F 
[11/09 21:28:27    258s] Core basic site is core
[11/09 21:28:27    258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:27    258s] #spOpts: mergeVia=F 
[11/09 21:28:27    258s] #spOpts: mergeVia=F 
[11/09 21:28:27    258s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:28:27    258s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:28:27    258s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:28:27    258s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:28:27    258s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:28:27    258s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:28:27    258s] 	...
[11/09 21:28:27    258s] 	Reporting only the 20 first cells found...
[11/09 21:28:27    258s] 
[11/09 21:28:27    258s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.7M, totSessionCpu=0:04:18 **
[11/09 21:28:27    258s] *** optDesign -postCTS ***
[11/09 21:28:27    258s] DRC Margin: user margin 0.0
[11/09 21:28:27    258s] Hold Target Slack: user slack 0
[11/09 21:28:27    258s] Setup Target Slack: user slack 0;
[11/09 21:28:27    258s] Summary for sequential cells idenfication: 
[11/09 21:28:27    258s] Identified SBFF number: 3
[11/09 21:28:27    258s] Identified MBFF number: 0
[11/09 21:28:27    258s] Not identified SBFF number: 0
[11/09 21:28:27    258s] Not identified MBFF number: 0
[11/09 21:28:27    258s] Number of sequential cells which are not FFs: 1
[11/09 21:28:27    258s] 
[11/09 21:28:27    258s] Start to check current routing status for nets...
[11/09 21:28:27    258s] Using hname+ instead name for net compare
[11/09 21:28:27    258s] All nets are already routed correctly.
[11/09 21:28:27    258s] End to check current routing status for nets (mem=1220.7M)
[11/09 21:28:27    258s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=1287.5M
[11/09 21:28:27    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:18 mem=1287.5M
[11/09 21:28:27    258s] Compute RC Scale Done ...
[11/09 21:28:27    258s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:28:27    258s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:28:27    258s] *info: ------------------------------------------------------------------
[11/09 21:28:27    258s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:28:27    258s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:28:27    258s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:28:27    258s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:28:27    258s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:28:27    258s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:28:27    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=1334.2M
[11/09 21:28:27    258s] #spOpts: mergeVia=F 
[11/09 21:28:27    258s] Core basic site is core
[11/09 21:28:27    258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:27    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=1334.2M
[11/09 21:28:27    258s] GigaOpt Hold Optimizer is used
[11/09 21:28:27    258s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:19 mem=1334.2M ***
[11/09 21:28:27    258s] Effort level <high> specified for reg2reg path_group
[11/09 21:28:27    258s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:28:27    258s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:28:27    258s] #################################################################################
[11/09 21:28:27    258s] # Design Stage: PreRoute
[11/09 21:28:27    258s] # Design Name: layout_lab_design
[11/09 21:28:27    258s] # Design Mode: 90nm
[11/09 21:28:27    258s] # Analysis Mode: MMMC OCV 
[11/09 21:28:27    258s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:27    258s] # Signoff Settings: SI On 
[11/09 21:28:27    258s] #################################################################################
[11/09 21:28:27    258s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:27    258s] Calculate late delays in OCV mode...
[11/09 21:28:27    258s] Calculate early delays in OCV mode...
[11/09 21:28:27    258s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:28:27    258s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:27    258s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 699. 
[11/09 21:28:27    258s] Total number of fetched objects 701
[11/09 21:28:27    258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:27    258s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:28:27    258s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:28:27    258s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:28:27    258s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:28:27    258s] Done building hold timer [1758 node(s), 2088 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:28:27    258s]  
_______________________________________________________________________
[11/09 21:28:27    258s] #################################################################################
[11/09 21:28:27    258s] # Design Stage: PreRoute
[11/09 21:28:27    258s] # Design Name: layout_lab_design
[11/09 21:28:27    258s] # Design Mode: 90nm
[11/09 21:28:27    258s] # Analysis Mode: MMMC OCV 
[11/09 21:28:27    258s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:27    258s] # Signoff Settings: SI On 
[11/09 21:28:27    258s] #################################################################################
[11/09 21:28:27    258s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:27    258s] Calculate early delays in OCV mode...
[11/09 21:28:27    258s] Calculate late delays in OCV mode...
[11/09 21:28:27    258s] Topological Sorting (CPU = 0:00:00.0, MEM = 1332.2M, InitMEM = 1332.2M)
[11/09 21:28:27    258s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:27    258s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:27    258s] Total number of fetched objects 701
[11/09 21:28:27    258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:27    258s] End delay calculation. (MEM=1340.41 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:28:27    258s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1340.4M) ***
[11/09 21:28:27    258s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:19 mem=1340.4M)
[11/09 21:28:27    258s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:19 mem=1340.4M ***
[11/09 21:28:27    258s] *info: category slack lower bound [L 0.0] default
[11/09 21:28:27    258s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s]          WNS    reg2regWNS
[11/09 21:28:27    258s]     2.424 ns      2.424 ns
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.424  |  2.424  |  4.214  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.830  | -0.434  | -4.830  |
|           TNS (ns):|-396.390 | -2.260  |-394.755 |
|    Violating Paths:|   155   |   18    |   145   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.601%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:28:27    258s] Identified SBFF number: 3
[11/09 21:28:27    258s] Identified MBFF number: 0
[11/09 21:28:27    258s] Not identified SBFF number: 0
[11/09 21:28:27    258s] Not identified MBFF number: 0
[11/09 21:28:27    258s] Number of sequential cells which are not FFs: 1
[11/09 21:28:27    258s] 
[11/09 21:28:27    258s] Summary for sequential cells idenfication: 
[11/09 21:28:27    258s] Identified SBFF number: 3
[11/09 21:28:27    258s] Identified MBFF number: 0
[11/09 21:28:27    258s] Not identified SBFF number: 0
[11/09 21:28:27    258s] Not identified MBFF number: 0
[11/09 21:28:27    258s] Number of sequential cells which are not FFs: 1
[11/09 21:28:27    258s] 
[11/09 21:28:27    258s] 
[11/09 21:28:27    258s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:28:27    258s] *Info: worst delay setup view: osu05
[11/09 21:28:27    258s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:28:27    258s] =================================================================
[11/09 21:28:27    258s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:28:27    258s] ------------------------------------------------------------------
[11/09 21:28:27    258s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:28:27    258s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:28:27    258s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:28:27    258s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:28:27    258s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:28:27    258s] =================================================================
[11/09 21:28:27    258s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1271.9M, totSessionCpu=0:04:19 **
[11/09 21:28:27    258s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=1271.9M
[11/09 21:28:27    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=1271.9M
[11/09 21:28:27    258s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:28:27    258s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:28:27    258s] Info: 16 io nets excluded
[11/09 21:28:27    258s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s]    Hold Timing Summary  - Initial 
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s]  Target slack: 0.000 ns
[11/09 21:28:27    258s] View: osu05 
[11/09 21:28:27    258s] 	WNS: -1.967 
[11/09 21:28:27    258s] 	TNS: -86.652 
[11/09 21:28:27    258s] 	VP: 85 
[11/09 21:28:27    258s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s]    Setup Timing Summary  - Initial 
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:27    258s]  Target slack: 0.000 ns
[11/09 21:28:27    258s] View: osu05 
[11/09 21:28:27    258s] 	WNS: 2.424 
[11/09 21:28:27    258s] 	TNS: 0.000 
[11/09 21:28:27    258s] 	VP: 0 
[11/09 21:28:27    258s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/D 
[11/09 21:28:27    258s] --------------------------------------------------- 
[11/09 21:28:28    258s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:28:28    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=1405.5M
[11/09 21:28:28    258s] #spOpts: mergeVia=F 
[11/09 21:28:28    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=1405.5M
[11/09 21:28:28    258s] 
[11/09 21:28:28    258s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:04:19 mem=1405.5M density=2.601% ***
[11/09 21:28:28    258s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:28:28    258s] 
[11/09 21:28:28    258s] Phase I ......
[11/09 21:28:28    258s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:28:28    258s] *info: Levelized Batch Commit is enabled
[11/09 21:28:28    258s] Executing transform: ECO Safe Resize
[11/09 21:28:28    258s] +-----------------------------------------------------------------------------------------------+
[11/09 21:28:28    258s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:28:28    258s] +-----------------------------------------------------------------------------------------------+
[11/09 21:28:28    258s] Worst hold path end point:
[11/09 21:28:28    258s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    258s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    258s] |   0|  -1.967|   -86.65|      85|          0|       0(     0)|     2.60%|   0:00:01.0|  1405.5M|
[11/09 21:28:28    258s] Worst hold path end point:
[11/09 21:28:28    258s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    258s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    258s] |   1|  -1.967|   -86.65|      85|          0|       0(     0)|     2.60%|   0:00:01.0|  1405.5M|
[11/09 21:28:28    258s] +-----------------------------------------------------------------------------------------------+
[11/09 21:28:28    258s] Executing transform: AddBuffer + LegalResize
[11/09 21:28:28    258s] +-----------------------------------------------------------------------------------------------+
[11/09 21:28:28    258s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:28:28    258s] +-----------------------------------------------------------------------------------------------+
[11/09 21:28:28    258s] Worst hold path end point:
[11/09 21:28:28    258s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    258s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    258s] |   0|  -1.967|   -86.65|      85|          0|       0(     0)|     2.60%|   0:00:01.0|  1405.5M|
[11/09 21:28:28    259s] Worst hold path end point:
[11/09 21:28:28    259s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    259s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    259s] |   1|  -1.610|   -47.33|      73|         28|       0(     0)|     2.78%|   0:00:01.0|  1407.2M|
[11/09 21:28:28    259s] Worst hold path end point:
[11/09 21:28:28    259s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    259s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    259s] |   2|  -1.139|   -15.73|      54|         13|       0(     0)|     2.89%|   0:00:01.0|  1407.2M|
[11/09 21:28:28    259s] Worst hold path end point:
[11/09 21:28:28    259s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    259s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    259s] |   3|  -0.644|    -4.01|      39|          9|       0(     0)|     2.92%|   0:00:01.0|  1407.2M|
[11/09 21:28:28    259s] Worst hold path end point:
[11/09 21:28:28    259s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:28:28    259s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:28:28    259s] |   4|  -0.148|    -0.23|       5|          7|       0(     0)|     2.95%|   0:00:01.0|  1407.2M|
[11/09 21:28:28    259s] Worst hold path end point:
[11/09 21:28:28    259s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D
[11/09 21:28:28    259s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133 (nrTerm=2)
[11/09 21:28:28    259s] |   5|   0.004|     0.00|       0|          2|       0(     0)|     2.95%|   0:00:01.0|  1407.2M|
[11/09 21:28:28    259s] +-----------------------------------------------------------------------------------------------+
[11/09 21:28:28    259s] 
[11/09 21:28:28    259s] *info:    Total 59 cells added for Phase I
[11/09 21:28:28    259s] --------------------------------------------------- 
[11/09 21:28:28    259s]    Hold Timing Summary  - Phase I 
[11/09 21:28:28    259s] --------------------------------------------------- 
[11/09 21:28:28    259s]  Target slack: 0.000 ns
[11/09 21:28:28    259s] View: osu05 
[11/09 21:28:28    259s] 	WNS: 0.004 
[11/09 21:28:28    259s] 	TNS: 0.000 
[11/09 21:28:28    259s] 	VP: 0 
[11/09 21:28:28    259s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D 
[11/09 21:28:28    259s] --------------------------------------------------- 
[11/09 21:28:28    259s]    Setup Timing Summary  - Phase I 
[11/09 21:28:28    259s] --------------------------------------------------- 
[11/09 21:28:28    259s]  Target slack: 0.000 ns
[11/09 21:28:28    259s] View: osu05 
[11/09 21:28:28    259s] 	WNS: 1.625 
[11/09 21:28:28    259s] 	TNS: 0.000 
[11/09 21:28:28    259s] 	VP: 0 
[11/09 21:28:28    259s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D 
[11/09 21:28:28    259s] --------------------------------------------------- 
[11/09 21:28:28    259s] 
[11/09 21:28:28    259s] *** Finished Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:20 mem=1407.2M density=2.948% ***
[11/09 21:28:28    259s] *info:
[11/09 21:28:28    259s] *info: Added a total of 59 cells to fix/reduce hold violation
[11/09 21:28:28    259s] *info:          in which 29 termBuffering
[11/09 21:28:28    259s] *info:
[11/09 21:28:28    259s] *info: Summary: 
[11/09 21:28:28    259s] *info:           25 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:28:28    259s] *info:            2 cells of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:28:28    259s] *info:            2 cells of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:28:28    259s] *info:            3 cells of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:28:28    259s] *info:           27 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:28:28    259s] *info:
[11/09 21:28:28    259s] *** Starting refinePlace (0:04:20 mem=1423.2M) ***
[11/09 21:28:28    259s] Total net bbox length = 1.115e+05 (5.835e+04 5.311e+04) (ext = 2.198e+04)
[11/09 21:28:28    259s] Starting refinePlace ...
[11/09 21:28:28    259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:28    259s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[11/09 21:28:28    259s] Density distribution unevenness ratio = 86.263%
[11/09 21:28:28    259s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:28:28    259s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1423.2MB) @(0:04:20 - 0:04:20).
[11/09 21:28:28    259s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:28    259s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:28:28    259s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:28    259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1423.2MB) @(0:04:20 - 0:04:20).
[11/09 21:28:28    259s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:28:28    259s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1423.2MB
[11/09 21:28:28    259s] Statistics of distance of Instance movement in refine placement:
[11/09 21:28:28    259s]   maximum (X+Y) =         0.00 um
[11/09 21:28:28    259s]   mean    (X+Y) =         0.00 um
[11/09 21:28:28    259s] Summary Report:
[11/09 21:28:28    259s] Instances move: 0 (out of 732 movable)
[11/09 21:28:28    259s] Instances flipped: 0
[11/09 21:28:28    259s] Mean displacement: 0.00 um
[11/09 21:28:28    259s] Max displacement: 0.00 um 
[11/09 21:28:28    259s] Total instances moved : 0
[11/09 21:28:28    259s] Total net bbox length = 1.115e+05 (5.835e+04 5.311e+04) (ext = 2.198e+04)
[11/09 21:28:28    259s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1423.2MB
[11/09 21:28:28    259s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1423.2MB) @(0:04:20 - 0:04:20).
[11/09 21:28:28    259s] *** Finished refinePlace (0:04:20 mem=1423.2M) ***
[11/09 21:28:28    259s] *** maximum move = 0.00 um ***
[11/09 21:28:28    259s] *** Finished re-routing un-routed nets (1423.2M) ***
[11/09 21:28:28    259s] 
[11/09 21:28:28    259s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1423.2M) ***
[11/09 21:28:28    259s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:20 mem=1423.2M density=2.948%) ***
[11/09 21:28:28    259s] *** Steiner Routed Nets: 13.684%; Threshold: 100; Threshold for Hold: 100
[11/09 21:28:28    259s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=1289.7M
[11/09 21:28:28    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=1289.7M
[11/09 21:28:28    259s] Re-routed 0 nets
[11/09 21:28:28    259s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:28:28    259s] Summary for sequential cells idenfication: 
[11/09 21:28:28    259s] Identified SBFF number: 3
[11/09 21:28:28    259s] Identified MBFF number: 0
[11/09 21:28:28    259s] Not identified SBFF number: 0
[11/09 21:28:28    259s] Not identified MBFF number: 0
[11/09 21:28:28    259s] Number of sequential cells which are not FFs: 1
[11/09 21:28:28    259s] 
[11/09 21:28:28    259s] Summary for sequential cells idenfication: 
[11/09 21:28:28    259s] Identified SBFF number: 3
[11/09 21:28:28    259s] Identified MBFF number: 0
[11/09 21:28:28    259s] Not identified SBFF number: 0
[11/09 21:28:28    259s] Not identified MBFF number: 0
[11/09 21:28:28    259s] Number of sequential cells which are not FFs: 1
[11/09 21:28:28    259s] 
[11/09 21:28:28    259s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:28:28    259s] GigaOpt: Skipping postEco optimization
[11/09 21:28:28    259s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:28:28    259s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:28:28    259s] *** Steiner Routed Nets: 13.684%; Threshold: 100; Threshold for Hold: 100
[11/09 21:28:28    259s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=1289.7M
[11/09 21:28:28    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=1289.7M
[11/09 21:28:28    259s] Re-routed 0 nets
[11/09 21:28:28    259s] Reported timing to dir ./timingReports
[11/09 21:28:28    259s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1283.7M, totSessionCpu=0:04:20 **
[11/09 21:28:28    259s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:28:28    259s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:28:28    259s] #################################################################################
[11/09 21:28:28    259s] # Design Stage: PreRoute
[11/09 21:28:28    259s] # Design Name: layout_lab_design
[11/09 21:28:28    259s] # Design Mode: 90nm
[11/09 21:28:28    259s] # Analysis Mode: MMMC OCV 
[11/09 21:28:28    259s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:28    259s] # Signoff Settings: SI On 
[11/09 21:28:28    259s] #################################################################################
[11/09 21:28:28    259s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:28    259s] Calculate late delays in OCV mode...
[11/09 21:28:28    259s] Calculate early delays in OCV mode...
[11/09 21:28:28    259s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:28:28    259s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:28    259s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 758. 
[11/09 21:28:28    259s] Total number of fetched objects 760
[11/09 21:28:28    259s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:28    259s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:28:28    259s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
[11/09 21:28:28    259s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.3 mem=0.0M)
[11/09 21:28:29    259s]  
_______________________________________________________________________
[11/09 21:28:29    259s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.625  |  1.625  |  4.214  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.830  |  0.004  | -4.830  |
|           TNS (ns):|-309.737 |  0.000  |-309.737 |
|    Violating Paths:|   70    |    0    |   70    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.948%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1287.7M
[11/09 21:28:30    259s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1283.7M, totSessionCpu=0:04:20 **
[11/09 21:28:30    259s] *** Finished optDesign ***
[11/09 21:28:30    259s] 
[11/09 21:28:30    259s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.6 real=0:00:02.9)
[11/09 21:28:30    259s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:28:30    259s] <CMD> optDesign -postCTS -drv
[11/09 21:28:30    259s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:28:30    259s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:28:30    259s] Core basic site is core
[11/09 21:28:30    259s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:30    260s] #spOpts: mergeVia=F 
[11/09 21:28:30    260s] GigaOpt running with 1 threads.
[11/09 21:28:30    260s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:28:30    260s] #spOpts: mergeVia=F 
[11/09 21:28:30    260s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:28:30    260s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:28:30    260s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:28:30    260s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:28:30    260s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:28:30    260s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:28:30    260s] 	...
[11/09 21:28:30    260s] 	Reporting only the 20 first cells found...
[11/09 21:28:30    260s] 
[11/09 21:28:30    260s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1242.7M, totSessionCpu=0:04:20 **
[11/09 21:28:30    260s] *** optDesign -postCTS ***
[11/09 21:28:30    260s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:28:30    260s] Hold Target Slack: user slack 0
[11/09 21:28:30    260s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:28:30    260s] Multi-VT timing optimization disabled based on library information.
[11/09 21:28:30    260s] Summary for sequential cells idenfication: 
[11/09 21:28:30    260s] Identified SBFF number: 3
[11/09 21:28:30    260s] Identified MBFF number: 0
[11/09 21:28:30    260s] Not identified SBFF number: 0
[11/09 21:28:30    260s] Not identified MBFF number: 0
[11/09 21:28:30    260s] Number of sequential cells which are not FFs: 1
[11/09 21:28:30    260s] 
[11/09 21:28:30    260s] Start to check current routing status for nets...
[11/09 21:28:30    260s] Using hname+ instead name for net compare
[11/09 21:28:30    260s] All nets are already routed correctly.
[11/09 21:28:30    260s] End to check current routing status for nets (mem=1242.7M)
[11/09 21:28:30    260s] #################################################################################
[11/09 21:28:30    260s] # Design Stage: PreRoute
[11/09 21:28:30    260s] # Design Name: layout_lab_design
[11/09 21:28:30    260s] # Design Mode: 90nm
[11/09 21:28:30    260s] # Analysis Mode: MMMC OCV 
[11/09 21:28:30    260s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:28:30    260s] # Signoff Settings: SI Off 
[11/09 21:28:30    260s] #################################################################################
[11/09 21:28:30    260s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:30    260s] Calculate early delays in OCV mode...
[11/09 21:28:30    260s] Calculate late delays in OCV mode...
[11/09 21:28:30    260s] Topological Sorting (CPU = 0:00:00.0, MEM = 1240.7M, InitMEM = 1240.7M)
[11/09 21:28:30    260s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:30    260s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:28:30    260s] Total number of fetched objects 760
[11/09 21:28:30    260s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:30    260s] End delay calculation. (MEM=1290.15 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:28:30    260s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1290.1M) ***
[11/09 21:28:30    260s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:20 mem=1290.1M)
[11/09 21:28:30    260s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.625  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.948%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1224.9M, totSessionCpu=0:04:20 **
[11/09 21:28:30    260s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:28:30    260s] ### Creating PhyDesignMc. totSessionCpu=0:04:20 mem=1224.9M
[11/09 21:28:30    260s] #spOpts: mergeVia=F 
[11/09 21:28:30    260s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:20 mem=1224.9M
[11/09 21:28:30    260s] *** Starting optimizing excluded clock nets MEM= 1224.9M) ***
[11/09 21:28:30    260s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.9M) ***
[11/09 21:28:30    260s] *** Starting optimizing excluded clock nets MEM= 1224.9M) ***
[11/09 21:28:30    260s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.9M) ***
[11/09 21:28:30    260s] Effort level <high> specified for reg2reg path_group
[11/09 21:28:30    260s] Reported timing to dir ./timingReports
[11/09 21:28:30    260s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1242.9M, totSessionCpu=0:04:20 **
[11/09 21:28:31    260s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.625  |  1.625  |  4.214  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.948%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1240.9M, totSessionCpu=0:04:21 **
[11/09 21:28:31    260s] *** Finished optDesign ***
[11/09 21:28:31    260s] 
[11/09 21:28:31    260s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.6 real=0:00:01.2)
[11/09 21:28:31    260s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:28:31    260s] <CMD> all_hold_analysis_views
[11/09 21:28:31    260s] <CMD> all_setup_analysis_views
[11/09 21:28:31    260s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:28:31    260s] Checking spec file integrity...
[11/09 21:28:31    260s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:28:31    260s] a) clock tree synthesis is not yet run, or
[11/09 21:28:31    260s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:28:31    260s] c) clock specification file mis-spelled clock name
[11/09 21:28:31    260s] 
[11/09 21:28:31    260s] Please correct above error(s) before running CTS.
[11/09 21:28:31    260s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1218.7M) ***
[11/09 21:28:31    260s] <CMD> addFiller -cell FILL
[11/09 21:28:31    260s] Core basic site is core
[11/09 21:28:31    260s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:31    260s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:28:32    262s] *INFO: Adding fillers to top-module.
[11/09 21:28:32    262s] *INFO:   Added 167146 filler insts (cell FILL / prefix FILLER).
[11/09 21:28:32    262s] *INFO: Total 167146 filler insts added - prefix FILLER (CPU: 0:00:01.5).
[11/09 21:28:32    262s] For 167146 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:28:32    262s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:28:32    262s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:28:32    262s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:28:32    262s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:28:32    262s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:28:32    262s] <CMD> sroute
[11/09 21:28:32    262s] #- Begin sroute (date=11/09 21:28:32, mem=1231.7M)
[11/09 21:28:33    262s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:28:33 2019 ***
[11/09 21:28:33    262s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:28:33    262s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:28:33    262s] 
[11/09 21:28:33    262s] Begin option processing ...
[11/09 21:28:33    262s] srouteConnectPowerBump set to false
[11/09 21:28:33    262s] routeSpecial set to true
[11/09 21:28:33    262s] srouteConnectConverterPin set to false
[11/09 21:28:33    262s] srouteFollowCorePinEnd set to 3
[11/09 21:28:33    262s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:28:33    262s] sroutePadPinAllPorts set to true
[11/09 21:28:33    262s] sroutePreserveExistingRoutes set to true
[11/09 21:28:33    262s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:28:33    262s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2112.00 megs.
[11/09 21:28:33    262s] 
[11/09 21:28:33    262s] Reading DB technology information...
[11/09 21:28:33    262s] Finished reading DB technology information.
[11/09 21:28:33    262s] Reading floorplan and netlist information...
[11/09 21:28:33    263s] Finished reading floorplan and netlist information.
[11/09 21:28:33    263s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:28:33    263s] Read in 38 macros, 26 used
[11/09 21:28:33    263s] Read in 167902 components
[11/09 21:28:33    263s]   167878 core components: 0 unplaced, 167878 placed, 0 fixed
[11/09 21:28:33    263s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:28:33    263s] Read in 16 logical pins
[11/09 21:28:33    263s] Read in 16 nets
[11/09 21:28:33    263s] Read in 2 special nets, 2 routed
[11/09 21:28:33    263s] Read in 335764 terminals
[11/09 21:28:33    263s] Begin power routing ...
[11/09 21:28:34    263s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:28:34    263s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:28:34    263s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:28:40    269s] CPU time for FollowPin 6 seconds
[11/09 21:28:40    269s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:28:46    276s] CPU time for FollowPin 6 seconds
[11/09 21:28:46    276s]   Number of IO ports routed: 0
[11/09 21:28:46    276s]   Number of Block ports routed: 0
[11/09 21:28:46    276s]   Number of Stripe ports routed: 0
[11/09 21:28:46    276s]   Number of Core ports routed: 0
[11/09 21:28:46    276s]   Number of Pad ports routed: 0
[11/09 21:28:46    276s]   Number of Power Bump ports routed: 0
[11/09 21:28:46    276s] End power routing: cpu: 0:00:13, real: 0:00:13, peak: 2189.00 megs.
[11/09 21:28:46    276s] 
[11/09 21:28:46    276s] 
[11/09 21:28:46    276s] 
[11/09 21:28:46    276s]  Begin updating DB with routing results ...
[11/09 21:28:46    276s]  Updating DB with 17 via definition ...
[11/09 21:28:47    276s] sroute created 0 wire.
[11/09 21:28:47    276s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:28:47    276s] #- End sroute (date=11/09 21:28:47, total cpu=0:00:14.2, real=0:00:15.0, peak res=1308.0M, current mem=1308.0M)
[11/09 21:28:47    276s] <CMD> globalDetailRoute
[11/09 21:28:47    276s] 
[11/09 21:28:47    276s] globalDetailRoute
[11/09 21:28:47    276s] 
[11/09 21:28:47    276s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:28:47    276s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:28:47    276s] #Start globalDetailRoute on Sat Nov  9 21:28:47 2019
[11/09 21:28:47    276s] #
[11/09 21:28:47    276s] ### Net info: total nets: 769
[11/09 21:28:47    276s] ### Net info: dirty nets: 88
[11/09 21:28:47    276s] ### Net info: marked as disconnected nets: 0
[11/09 21:28:47    276s] ### Net info: fully routed nets: 0
[11/09 21:28:47    276s] ### Net info: trivial (single pin) nets: 0
[11/09 21:28:47    276s] ### Net info: unrouted nets: 769
[11/09 21:28:47    276s] ### Net info: re-extraction nets: 0
[11/09 21:28:47    276s] ### Net info: ignored nets: 0
[11/09 21:28:47    276s] ### Net info: skip routing nets: 0
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:47    276s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:28:47    276s] #Start routing data preparation.
[11/09 21:28:47    276s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:28:47    276s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:28:47    276s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:28:47    276s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:28:47    276s] #Voltage range [0.000 - 5.000] has 767 nets.
[11/09 21:28:47    276s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:28:47    276s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:28:47    276s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:28:47    277s] #Regenerating Ggrids automatically.
[11/09 21:28:47    277s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:28:47    277s] #Using automatically generated G-grids.
[11/09 21:28:47    277s] #Done routing data preparation.
[11/09 21:28:47    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.33 (MB), peak = 1045.22 (MB)
[11/09 21:28:47    277s] #Merging special wires...
[11/09 21:28:47    277s] #
[11/09 21:28:47    277s] #Connectivity extraction summary:
[11/09 21:28:47    277s] #745 (96.88%) nets are without wires.
[11/09 21:28:47    277s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:28:47    277s] #Total number of nets = 769.
[11/09 21:28:47    277s] #
[11/09 21:28:47    277s] #Number of eco nets is 0
[11/09 21:28:47    277s] #
[11/09 21:28:47    277s] #Start data preparation...
[11/09 21:28:47    277s] #
[11/09 21:28:47    277s] #Data preparation is done on Sat Nov  9 21:28:47 2019
[11/09 21:28:47    277s] #
[11/09 21:28:47    277s] #Analyzing routing resource...
[11/09 21:28:48    277s] #Routing resource analysis is done on Sat Nov  9 21:28:48 2019
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #  Resource Analysis:
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:28:48    277s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:28:48    277s] #  --------------------------------------------------------------
[11/09 21:28:48    277s] #  Metal 1        H        1342          62        7744     7.32%
[11/09 21:28:48    277s] #  Metal 2        V        1684          80        7744     3.38%
[11/09 21:28:48    277s] #  Metal 3        H        1357          47        7744     3.94%
[11/09 21:28:48    277s] #  --------------------------------------------------------------
[11/09 21:28:48    277s] #  Total                   4384       4.08%       23232     4.88%
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.18 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #start global routing iteration 1...
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.86 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #start global routing iteration 2...
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1022.26 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #start global routing iteration 3...
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.05 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #start global routing iteration 4...
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.05 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:28:48    277s] #Total number of routable nets = 745.
[11/09 21:28:48    277s] #Total number of nets in the design = 769.
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #745 routable nets have only global wires.
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #Routed nets constraints summary:
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #        Rules   Unconstrained  
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #      Default             745  
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #        Total             745  
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #Routing constraints summary of the whole design:
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #        Rules   Unconstrained  
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #      Default             745  
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #        Total             745  
[11/09 21:28:48    277s] #-----------------------------
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #                 OverCon       OverCon       OverCon       OverCon          
[11/09 21:28:48    277s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:28:48    277s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[11/09 21:28:48    277s] #  --------------------------------------------------------------------------
[11/09 21:28:48    277s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:28:48    277s] #   Metal 2      3(0.04%)      1(0.01%)      0(0.00%)      1(0.01%)   (0.07%)
[11/09 21:28:48    277s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:28:48    277s] #  --------------------------------------------------------------------------
[11/09 21:28:48    277s] #     Total      3(0.01%)      1(0.00%)      0(0.00%)      1(0.00%)   (0.02%)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[11/09 21:28:48    277s] #  Overflow after GR: 0.00% H + 0.07% V
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #Complete Global Routing.
[11/09 21:28:48    277s] #Total wire length = 133680 um.
[11/09 21:28:48    277s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:48    277s] #Total wire length on LAYER metal1 = 5424 um.
[11/09 21:28:48    277s] #Total wire length on LAYER metal2 = 65520 um.
[11/09 21:28:48    277s] #Total wire length on LAYER metal3 = 62736 um.
[11/09 21:28:48    277s] #Total number of vias = 3625
[11/09 21:28:48    277s] #Up-Via Summary (total 3625):
[11/09 21:28:48    277s] #           
[11/09 21:28:48    277s] #-----------------------
[11/09 21:28:48    277s] #  Metal 1         2322
[11/09 21:28:48    277s] #  Metal 2         1303
[11/09 21:28:48    277s] #-----------------------
[11/09 21:28:48    277s] #                  3625 
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #Max overcon = 7 tracks.
[11/09 21:28:48    277s] #Total overcon = 0.02%.
[11/09 21:28:48    277s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.05 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #Connectivity extraction summary:
[11/09 21:28:48    277s] #Total number of nets = 0.
[11/09 21:28:48    277s] #
[11/09 21:28:48    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1011.14 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    277s] #Start Track Assignment.
[11/09 21:28:48    277s] #Done with 904 horizontal wires in 1 hboxes and 940 vertical wires in 1 hboxes.
[11/09 21:28:48    277s] #Done with 259 horizontal wires in 1 hboxes and 251 vertical wires in 1 hboxes.
[11/09 21:28:48    278s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:28:48    278s] #
[11/09 21:28:48    278s] #Track assignment summary:
[11/09 21:28:48    278s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:28:48    278s] #----------------------------------------------------
[11/09 21:28:48    278s] #M1 	   5563.50 	143.43%  	  0.00%
[11/09 21:28:48    278s] #M2 	  63093.30 	  0.10%  	  0.00%
[11/09 21:28:48    278s] #M3 	  60191.70 	  0.20%  	  0.00%
[11/09 21:28:48    278s] #----------------------------------------------------
[11/09 21:28:48    278s] #All 	 128848.51  	  6.33% 	  0.00%
[11/09 21:28:48    278s] #Complete Track Assignment.
[11/09 21:28:48    278s] #Total wire length = 141517 um.
[11/09 21:28:48    278s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:48    278s] #Total wire length on LAYER metal1 = 13917 um.
[11/09 21:28:48    278s] #Total wire length on LAYER metal2 = 63254 um.
[11/09 21:28:48    278s] #Total wire length on LAYER metal3 = 64345 um.
[11/09 21:28:48    278s] #Total number of vias = 3625
[11/09 21:28:48    278s] #Up-Via Summary (total 3625):
[11/09 21:28:48    278s] #           
[11/09 21:28:48    278s] #-----------------------
[11/09 21:28:48    278s] #  Metal 1         2322
[11/09 21:28:48    278s] #  Metal 2         1303
[11/09 21:28:48    278s] #-----------------------
[11/09 21:28:48    278s] #                  3625 
[11/09 21:28:48    278s] #
[11/09 21:28:48    278s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1041.55 (MB), peak = 1045.22 (MB)
[11/09 21:28:48    278s] #
[11/09 21:28:48    278s] #Cpu time = 00:00:01
[11/09 21:28:48    278s] #Elapsed time = 00:00:01
[11/09 21:28:48    278s] #Increased memory = 34.86 (MB)
[11/09 21:28:48    278s] #Total memory = 1041.55 (MB)
[11/09 21:28:48    278s] #Peak memory = 1045.22 (MB)
[11/09 21:28:48    278s] #
[11/09 21:28:48    278s] #Connectivity extraction summary:
[11/09 21:28:48    278s] #Total number of nets = 0.
[11/09 21:28:48    278s] #
[11/09 21:28:48    278s] #
[11/09 21:28:48    278s] #Start Detail Routing..
[11/09 21:28:48    278s] #start initial detail routing ...
[11/09 21:28:50    280s] #    number of violations = 0
[11/09 21:28:50    280s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1058.09 (MB), peak = 1058.10 (MB)
[11/09 21:28:50    280s] #start 1st optimization iteration ...
[11/09 21:28:50    280s] #    number of violations = 0
[11/09 21:28:50    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.09 (MB), peak = 1058.10 (MB)
[11/09 21:28:50    280s] #Complete Detail Routing.
[11/09 21:28:50    280s] #Total wire length = 140286 um.
[11/09 21:28:50    280s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:50    280s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:50    280s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:50    280s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:50    280s] #Total number of vias = 4077
[11/09 21:28:50    280s] #Up-Via Summary (total 4077):
[11/09 21:28:50    280s] #           
[11/09 21:28:50    280s] #-----------------------
[11/09 21:28:50    280s] #  Metal 1         2454
[11/09 21:28:50    280s] #  Metal 2         1623
[11/09 21:28:50    280s] #-----------------------
[11/09 21:28:50    280s] #                  4077 
[11/09 21:28:50    280s] #
[11/09 21:28:50    280s] #Total number of DRC violations = 0
[11/09 21:28:50    280s] #Cpu time = 00:00:02
[11/09 21:28:50    280s] #Elapsed time = 00:00:02
[11/09 21:28:50    280s] #Increased memory = -33.85 (MB)
[11/09 21:28:50    280s] #Total memory = 1007.71 (MB)
[11/09 21:28:50    280s] #Peak memory = 1058.10 (MB)
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #Connectivity extraction summary:
[11/09 21:28:51    280s] #Total number of nets = 0.
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #Start Detail Routing..
[11/09 21:28:51    280s] #start initial detail routing ...
[11/09 21:28:51    280s] #    number of violations = 0
[11/09 21:28:51    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.48 (MB), peak = 1058.10 (MB)
[11/09 21:28:51    280s] #start 1st optimization iteration ...
[11/09 21:28:51    280s] #    number of violations = 0
[11/09 21:28:51    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.48 (MB), peak = 1058.10 (MB)
[11/09 21:28:51    280s] #Complete Detail Routing.
[11/09 21:28:51    280s] #Total wire length = 140286 um.
[11/09 21:28:51    280s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:51    280s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:51    280s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:51    280s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:51    280s] #Total number of vias = 4077
[11/09 21:28:51    280s] #Up-Via Summary (total 4077):
[11/09 21:28:51    280s] #           
[11/09 21:28:51    280s] #-----------------------
[11/09 21:28:51    280s] #  Metal 1         2454
[11/09 21:28:51    280s] #  Metal 2         1623
[11/09 21:28:51    280s] #-----------------------
[11/09 21:28:51    280s] #                  4077 
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #Total number of DRC violations = 0
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #start routing for process antenna violation fix ...
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #Connectivity extraction summary:
[11/09 21:28:51    280s] #Total number of nets = 0.
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.71 (MB), peak = 1058.10 (MB)
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #Total wire length = 140286 um.
[11/09 21:28:51    280s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:51    280s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:51    280s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:51    280s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:51    280s] #Total number of vias = 4077
[11/09 21:28:51    280s] #Up-Via Summary (total 4077):
[11/09 21:28:51    280s] #           
[11/09 21:28:51    280s] #-----------------------
[11/09 21:28:51    280s] #  Metal 1         2454
[11/09 21:28:51    280s] #  Metal 2         1623
[11/09 21:28:51    280s] #-----------------------
[11/09 21:28:51    280s] #                  4077 
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #Total number of DRC violations = 0
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #detailRoute Statistics:
[11/09 21:28:51    280s] #Cpu time = 00:00:02
[11/09 21:28:51    280s] #Elapsed time = 00:00:02
[11/09 21:28:51    280s] #Increased memory = -33.43 (MB)
[11/09 21:28:51    280s] #Total memory = 1008.13 (MB)
[11/09 21:28:51    280s] #Peak memory = 1058.10 (MB)
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] #globalDetailRoute statistics:
[11/09 21:28:51    280s] #Cpu time = 00:00:04
[11/09 21:28:51    280s] #Elapsed time = 00:00:04
[11/09 21:28:51    280s] #Increased memory = -71.28 (MB)
[11/09 21:28:51    280s] #Total memory = 970.96 (MB)
[11/09 21:28:51    280s] #Peak memory = 1058.10 (MB)
[11/09 21:28:51    280s] #Number of warnings = 17
[11/09 21:28:51    280s] #Total number of warnings = 343
[11/09 21:28:51    280s] #Number of fails = 0
[11/09 21:28:51    280s] #Total number of fails = 0
[11/09 21:28:51    280s] #Complete globalDetailRoute on Sat Nov  9 21:28:51 2019
[11/09 21:28:51    280s] #
[11/09 21:28:51    280s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:28:51    280s] <CMD> extractRC
[11/09 21:28:51    280s] Extraction called for design 'layout_lab_design' of instances=167902 and nets=769 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:28:51    280s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:51    280s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:51    280s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:28:51    280s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:51    280s] Process corner(s) are loaded.
[11/09 21:28:51    280s]  Corner: osu05
[11/09 21:28:51    280s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:28:51    280s] Assumed metal fill uses the following parameters:
[11/09 21:28:51    280s]               Active Spacing      Min. Width
[11/09 21:28:51    280s]                 [microns]         [microns]
[11/09 21:28:51    280s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:28:51    280s]   Layer M1        0.600             0.400 
[11/09 21:28:51    280s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:28:51    280s]   Layer M2        0.600             0.400 
[11/09 21:28:51    280s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:28:51    280s]   Layer M3        0.600             0.400 
[11/09 21:28:51    280s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:28:51    280s]       RC Corner Indexes            0   
[11/09 21:28:51    280s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:51    280s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:28:51    280s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:51    280s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:51    280s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:51    280s] Shrink Factor                : 1.00000
[11/09 21:28:51    280s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:51    280s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:51    280s] Initializing multi-corner resistance tables ...
[11/09 21:28:51    280s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1274.2M)
[11/09 21:28:51    280s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:28:51    280s] Extracted 10.0222% (CPU Time= 0:00:00.0  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 20.0242% (CPU Time= 0:00:00.0  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 30.0263% (CPU Time= 0:00:00.0  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 40.0283% (CPU Time= 0:00:00.0  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 50.0303% (CPU Time= 0:00:00.1  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 60.0323% (CPU Time= 0:00:00.1  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 70.0344% (CPU Time= 0:00:00.1  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 80.0364% (CPU Time= 0:00:00.1  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 90.0384% (CPU Time= 0:00:00.1  MEM= 1350.2M)
[11/09 21:28:51    280s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1350.2M)
[11/09 21:28:51    280s] Number of Extracted Resistors     : 9197
[11/09 21:28:51    280s] Number of Extracted Ground Cap.   : 9925
[11/09 21:28:51    280s] Number of Extracted Coupling Cap. : 9884
[11/09 21:28:51    280s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:51    280s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:28:51    280s]  Corner: osu05
[11/09 21:28:51    280s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1318.2M)
[11/09 21:28:51    280s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:28:51    280s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 760 times net's RC data read were performed.
[11/09 21:28:51    280s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1312.215M)
[11/09 21:28:51    280s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:51    280s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1312.215M)
[11/09 21:28:51    280s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1312.215M)
[11/09 21:28:51    280s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:28:51    280s] <CMD> setOptMode -yieldEffort none
[11/09 21:28:51    280s] <CMD> setOptMode -effort high
[11/09 21:28:51    280s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:28:51    280s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:28:51    280s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:28:51    280s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:28:51    280s] <CMD> setOptMode -usefulSkew false
[11/09 21:28:51    280s] <CMD> optDesign -postRoute -incr
[11/09 21:28:51    280s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:28:51    280s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:28:51    280s] #spOpts: mergeVia=F 
[11/09 21:28:51    280s] Core basic site is core
[11/09 21:28:51    280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:51    280s] Summary for sequential cells idenfication: 
[11/09 21:28:51    280s] Identified SBFF number: 3
[11/09 21:28:51    280s] Identified MBFF number: 0
[11/09 21:28:51    280s] Not identified SBFF number: 0
[11/09 21:28:51    280s] Not identified MBFF number: 0
[11/09 21:28:51    280s] Number of sequential cells which are not FFs: 1
[11/09 21:28:51    280s] 
[11/09 21:28:51    280s] #spOpts: mergeVia=F 
[11/09 21:28:51    280s] GigaOpt running with 1 threads.
[11/09 21:28:51    280s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:28:51    280s] #spOpts: mergeVia=F 
[11/09 21:28:51    280s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:51    280s] Initializing multi-corner resistance tables ...
[11/09 21:28:51    280s] Effort level <high> specified for reg2reg path_group
[11/09 21:28:51    280s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:28:51    280s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:28:51    280s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:28:51    280s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:28:51    280s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:28:51    280s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:28:51    280s] 	...
[11/09 21:28:51    280s] 	Reporting only the 20 first cells found...
[11/09 21:28:51    280s] 
[11/09 21:28:51    280s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1307.2M, totSessionCpu=0:04:41 **
[11/09 21:28:51    280s] **INFO: DRVs not fixed with -incr option
[11/09 21:28:51    280s] #Created 41 library cell signatures
[11/09 21:28:51    280s] #Created 769 NETS and 0 SPECIALNETS signatures
[11/09 21:28:51    281s] #Created 167902 instance signatures
[11/09 21:28:51    281s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.85 (MB), peak = 1058.10 (MB)
[11/09 21:28:52    281s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.87 (MB), peak = 1058.10 (MB)
[11/09 21:28:52    281s] Begin checking placement ... (start mem=1311.0M, init mem=1311.0M)
[11/09 21:28:52    281s] *info: Placed = 167878        
[11/09 21:28:52    281s] *info: Unplaced = 0           
[11/09 21:28:52    281s] Placement Density:100.00%(12400128/12400128)
[11/09 21:28:52    281s] Placement Density (including fixed std cells):100.00%(12400128/12400128)
[11/09 21:28:52    281s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1311.0M)
[11/09 21:28:52    281s]  Initial DC engine is -> aae
[11/09 21:28:52    281s]  
[11/09 21:28:52    281s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:28:52    281s]  
[11/09 21:28:52    281s]  
[11/09 21:28:52    281s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:28:52    281s]  
[11/09 21:28:52    281s] Reset EOS DB
[11/09 21:28:52    281s] Ignoring AAE DB Resetting ...
[11/09 21:28:52    281s]  Set Options for AAE Based Opt flow 
[11/09 21:28:52    281s] *** optDesign -postRoute ***
[11/09 21:28:52    281s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:28:52    281s] Setup Target Slack: user slack 0
[11/09 21:28:52    281s] Hold Target Slack: user slack 0
[11/09 21:28:52    281s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:28:52    281s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:52    281s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1311.0M)
[11/09 21:28:52    281s] Multi-VT timing optimization disabled based on library information.
[11/09 21:28:52    281s] Summary for sequential cells idenfication: 
[11/09 21:28:52    281s] Identified SBFF number: 3
[11/09 21:28:52    281s] Identified MBFF number: 0
[11/09 21:28:52    281s] Not identified SBFF number: 0
[11/09 21:28:52    281s] Not identified MBFF number: 0
[11/09 21:28:52    281s] Number of sequential cells which are not FFs: 1
[11/09 21:28:52    281s] 
[11/09 21:28:52    281s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:28:52    281s] Extraction called for design 'layout_lab_design' of instances=167902 and nets=769 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:28:52    281s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:52    281s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:52    281s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:28:52    281s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:52    281s] Process corner(s) are loaded.
[11/09 21:28:52    281s]  Corner: osu05
[11/09 21:28:52    281s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:28:52    281s] Assumed metal fill uses the following parameters:
[11/09 21:28:52    281s]               Active Spacing      Min. Width
[11/09 21:28:52    281s]                 [microns]         [microns]
[11/09 21:28:52    281s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:28:52    281s]   Layer M1        0.600             0.400 
[11/09 21:28:52    281s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:28:52    281s]   Layer M2        0.600             0.400 
[11/09 21:28:52    281s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:28:52    281s]   Layer M3        0.600             0.400 
[11/09 21:28:52    281s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:28:52    281s]       RC Corner Indexes            0   
[11/09 21:28:52    281s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:52    281s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:28:52    281s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:52    281s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:52    281s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:52    281s] Shrink Factor                : 1.00000
[11/09 21:28:52    281s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:52    281s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:52    281s] Initializing multi-corner resistance tables ...
[11/09 21:28:52    281s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1301.1M)
[11/09 21:28:52    281s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:28:52    281s] Extracted 10.0222% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 20.0242% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 30.0263% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 40.0283% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 50.0303% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 60.0323% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 70.0344% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 80.0364% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 90.0384% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:52    281s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:52    281s] Number of Extracted Resistors     : 9197
[11/09 21:28:52    281s] Number of Extracted Ground Cap.   : 9925
[11/09 21:28:52    281s] Number of Extracted Coupling Cap. : 9884
[11/09 21:28:52    281s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:52    281s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:28:52    281s]  Corner: osu05
[11/09 21:28:52    281s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1319.1M)
[11/09 21:28:52    281s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:28:52    281s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 760 times net's RC data read were performed.
[11/09 21:28:52    281s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1323.051M)
[11/09 21:28:52    281s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:52    281s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1323.051M)
[11/09 21:28:52    281s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1323.051M)
[11/09 21:28:52    281s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:52    281s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1323.1M)
[11/09 21:28:52    281s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:52    281s] Initializing multi-corner resistance tables ...
[11/09 21:28:52    281s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:28:52    281s] #################################################################################
[11/09 21:28:52    281s] # Design Stage: PostRoute
[11/09 21:28:52    281s] # Design Name: layout_lab_design
[11/09 21:28:52    281s] # Design Mode: 90nm
[11/09 21:28:52    281s] # Analysis Mode: MMMC OCV 
[11/09 21:28:52    281s] # Parasitics Mode: SPEF/RCDB
[11/09 21:28:52    281s] # Signoff Settings: SI On 
[11/09 21:28:52    281s] #################################################################################
[11/09 21:28:52    281s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:52    282s] Setting infinite Tws ...
[11/09 21:28:52    282s] First Iteration Infinite Tw... 
[11/09 21:28:52    282s] Calculate early delays in OCV mode...
[11/09 21:28:52    282s] Calculate late delays in OCV mode...
[11/09 21:28:52    282s] Topological Sorting (CPU = 0:00:00.0, MEM = 1321.1M, InitMEM = 1321.1M)
[11/09 21:28:53    282s] Total number of fetched objects 760
[11/09 21:28:53    282s] AAE_INFO-618: Total number of nets in the design is 769,  98.7 percent of the nets selected for SI analysis
[11/09 21:28:53    282s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:53    282s] End delay calculation. (MEM=1373.97 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:28:53    282s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:28:53    282s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1374.0M) ***
[11/09 21:28:53    282s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1374.0M)
[11/09 21:28:53    282s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:28:53    282s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1374.0M)
[11/09 21:28:53    282s] 
[11/09 21:28:53    282s] Executing IPO callback for view pruning ..
[11/09 21:28:53    282s] Starting SI iteration 2
[11/09 21:28:53    282s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:53    282s] Calculate early delays in OCV mode...
[11/09 21:28:53    282s] Calculate late delays in OCV mode...
[11/09 21:28:53    282s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:53    282s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 760. 
[11/09 21:28:53    282s] Total number of fetched objects 760
[11/09 21:28:53    282s] AAE_INFO-618: Total number of nets in the design is 769,  0.0 percent of the nets selected for SI analysis
[11/09 21:28:53    282s] End delay calculation. (MEM=1382.02 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:28:53    282s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1382.0M) ***
[11/09 21:28:53    282s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:43 mem=1382.0M)
[11/09 21:28:53    282s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.154  |  2.154  |  4.943  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.948%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1286.2M, totSessionCpu=0:04:43 **
[11/09 21:28:53    282s] Setting latch borrow mode to budget during optimization.
[11/09 21:28:53    282s] *** Timing Is met
[11/09 21:28:53    282s] *** Check timing (0:00:00.0)
[11/09 21:28:53    282s] *** Setup timing is met (target slack 0ns)
[11/09 21:28:53    282s]   Timing/DRV Snapshot: (REF)
[11/09 21:28:53    282s]      Weighted WNS: 0.000
[11/09 21:28:53    282s]       All  PG WNS: 0.000
[11/09 21:28:53    282s]       High PG WNS: 0.000
[11/09 21:28:53    282s]       All  PG TNS: 0.000
[11/09 21:28:53    282s]       High PG TNS: 0.000
[11/09 21:28:53    282s]          Tran DRV: 0
[11/09 21:28:53    282s]           Cap DRV: 0
[11/09 21:28:53    282s]        Fanout DRV: 0
[11/09 21:28:53    282s]            Glitch: 0
[11/09 21:28:53    282s]    Category Slack: { [L, 2.155] [H, 2.155] }
[11/09 21:28:53    282s] 
[11/09 21:28:53    282s] Summary for sequential cells idenfication: 
[11/09 21:28:53    282s] Identified SBFF number: 3
[11/09 21:28:53    282s] Identified MBFF number: 0
[11/09 21:28:53    282s] Not identified SBFF number: 0
[11/09 21:28:53    282s] Not identified MBFF number: 0
[11/09 21:28:53    282s] Number of sequential cells which are not FFs: 1
[11/09 21:28:53    282s] 
[11/09 21:28:53    282s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:28:53    282s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:28:53    282s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.154  |  2.154  |  4.943  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.948%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1308.3M, totSessionCpu=0:04:43 **
[11/09 21:28:53    282s] -routeWithEco false                      # bool, default=false
[11/09 21:28:53    282s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:28:53    282s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:28:53    282s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:28:53    282s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:28:53    282s] 
[11/09 21:28:53    282s] globalDetailRoute
[11/09 21:28:53    282s] 
[11/09 21:28:53    282s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:28:53    282s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:28:53    282s] #setNanoRouteMode -routeWithEco true
[11/09 21:28:53    282s] #Start globalDetailRoute on Sat Nov  9 21:28:53 2019
[11/09 21:28:53    282s] #
[11/09 21:28:53    282s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 760 times net's RC data read were performed.
[11/09 21:28:54    283s] ### Net info: total nets: 769
[11/09 21:28:54    283s] ### Net info: dirty nets: 0
[11/09 21:28:54    283s] ### Net info: marked as disconnected nets: 0
[11/09 21:28:54    283s] ### Net info: fully routed nets: 745
[11/09 21:28:54    283s] ### Net info: trivial (single pin) nets: 0
[11/09 21:28:54    283s] ### Net info: unrouted nets: 24
[11/09 21:28:54    283s] ### Net info: re-extraction nets: 0
[11/09 21:28:54    283s] ### Net info: ignored nets: 0
[11/09 21:28:54    283s] ### Net info: skip routing nets: 0
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:54    283s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:28:54    283s] #Loading the last recorded routing design signature
[11/09 21:28:54    283s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:28:54    283s] #No placement changes detected since last routing
[11/09 21:28:54    283s] #Start routing data preparation.
[11/09 21:28:54    283s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:28:54    283s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:28:54    283s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:28:54    283s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:28:54    283s] #Voltage range [0.000 - 5.000] has 767 nets.
[11/09 21:28:54    283s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:28:54    283s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:28:54    283s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:28:54    284s] #Regenerating Ggrids automatically.
[11/09 21:28:54    284s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:28:54    284s] #Using automatically generated G-grids.
[11/09 21:28:54    284s] #Done routing data preparation.
[11/09 21:28:54    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.34 (MB), peak = 1058.10 (MB)
[11/09 21:28:54    284s] #Merging special wires...
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Connectivity extraction summary:
[11/09 21:28:55    284s] #66 routed nets are extracted.
[11/09 21:28:55    284s] #679 routed net(s) are imported.
[11/09 21:28:55    284s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:28:55    284s] #Total number of nets = 769.
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:28:55    284s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Connectivity extraction summary:
[11/09 21:28:55    284s] #Total number of nets = 0.
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Cpu time = 00:00:00
[11/09 21:28:55    284s] #Elapsed time = 00:00:00
[11/09 21:28:55    284s] #Increased memory = -3.17 (MB)
[11/09 21:28:55    284s] #Total memory = 1048.34 (MB)
[11/09 21:28:55    284s] #Peak memory = 1058.10 (MB)
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Connectivity extraction summary:
[11/09 21:28:55    284s] #Total number of nets = 0.
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Start Detail Routing..
[11/09 21:28:55    284s] #start initial detail routing ...
[11/09 21:28:55    284s] #    number of violations = 0
[11/09 21:28:55    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.11 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #start 1st optimization iteration ...
[11/09 21:28:55    284s] #    number of violations = 0
[11/09 21:28:55    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.11 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #Complete Detail Routing.
[11/09 21:28:55    284s] #Total wire length = 140286 um.
[11/09 21:28:55    284s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:55    284s] #Total number of vias = 4077
[11/09 21:28:55    284s] #Up-Via Summary (total 4077):
[11/09 21:28:55    284s] #           
[11/09 21:28:55    284s] #-----------------------
[11/09 21:28:55    284s] #  Metal 1         2454
[11/09 21:28:55    284s] #  Metal 2         1623
[11/09 21:28:55    284s] #-----------------------
[11/09 21:28:55    284s] #                  4077 
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Total number of DRC violations = 0
[11/09 21:28:55    284s] #Cpu time = 00:00:00
[11/09 21:28:55    284s] #Elapsed time = 00:00:00
[11/09 21:28:55    284s] #Increased memory = 0.00 (MB)
[11/09 21:28:55    284s] #Total memory = 1048.34 (MB)
[11/09 21:28:55    284s] #Peak memory = 1058.10 (MB)
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Connectivity extraction summary:
[11/09 21:28:55    284s] #Total number of nets = 0.
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Start Detail Routing..
[11/09 21:28:55    284s] #start initial detail routing ...
[11/09 21:28:55    284s] #    number of violations = 0
[11/09 21:28:55    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.11 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #start 1st optimization iteration ...
[11/09 21:28:55    284s] #    number of violations = 0
[11/09 21:28:55    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.11 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #Complete Detail Routing.
[11/09 21:28:55    284s] #Total wire length = 140286 um.
[11/09 21:28:55    284s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:55    284s] #Total number of vias = 4077
[11/09 21:28:55    284s] #Up-Via Summary (total 4077):
[11/09 21:28:55    284s] #           
[11/09 21:28:55    284s] #-----------------------
[11/09 21:28:55    284s] #  Metal 1         2454
[11/09 21:28:55    284s] #  Metal 2         1623
[11/09 21:28:55    284s] #-----------------------
[11/09 21:28:55    284s] #                  4077 
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Total number of DRC violations = 0
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #start routing for process antenna violation fix ...
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Connectivity extraction summary:
[11/09 21:28:55    284s] #Total number of nets = 0.
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.34 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Total wire length = 140286 um.
[11/09 21:28:55    284s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:55    284s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:55    284s] #Total number of vias = 4077
[11/09 21:28:55    284s] #Up-Via Summary (total 4077):
[11/09 21:28:55    284s] #           
[11/09 21:28:55    284s] #-----------------------
[11/09 21:28:55    284s] #  Metal 1         2454
[11/09 21:28:55    284s] #  Metal 2         1623
[11/09 21:28:55    284s] #-----------------------
[11/09 21:28:55    284s] #                  4077 
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #Total number of DRC violations = 0
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #detailRoute Statistics:
[11/09 21:28:55    284s] #Cpu time = 00:00:00
[11/09 21:28:55    284s] #Elapsed time = 00:00:00
[11/09 21:28:55    284s] #Increased memory = 0.42 (MB)
[11/09 21:28:55    284s] #Total memory = 1048.76 (MB)
[11/09 21:28:55    284s] #Peak memory = 1058.10 (MB)
[11/09 21:28:55    284s] #Updating routing design signature
[11/09 21:28:55    284s] #Created 41 library cell signatures
[11/09 21:28:55    284s] #Created 769 NETS and 0 SPECIALNETS signatures
[11/09 21:28:55    284s] #Created 167902 instance signatures
[11/09 21:28:55    284s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.60 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.64 (MB), peak = 1058.10 (MB)
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] #globalDetailRoute statistics:
[11/09 21:28:55    284s] #Cpu time = 00:00:02
[11/09 21:28:55    284s] #Elapsed time = 00:00:02
[11/09 21:28:55    284s] #Increased memory = -11.08 (MB)
[11/09 21:28:55    284s] #Total memory = 989.64 (MB)
[11/09 21:28:55    284s] #Peak memory = 1058.10 (MB)
[11/09 21:28:55    284s] #Number of warnings = 18
[11/09 21:28:55    284s] #Total number of warnings = 361
[11/09 21:28:55    284s] #Number of fails = 0
[11/09 21:28:55    284s] #Total number of fails = 0
[11/09 21:28:55    284s] #Complete globalDetailRoute on Sat Nov  9 21:28:55 2019
[11/09 21:28:55    284s] #
[11/09 21:28:55    284s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1281.0M, totSessionCpu=0:04:45 **
[11/09 21:28:55    284s] -routeWithEco false                      # bool, default=false
[11/09 21:28:55    284s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:28:55    284s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:28:55    284s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:28:55    284s] Extraction called for design 'layout_lab_design' of instances=167902 and nets=769 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:28:55    284s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:28:55    284s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:28:55    284s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:28:55    284s] RC Extraction called in multi-corner(1) mode.
[11/09 21:28:55    284s] Process corner(s) are loaded.
[11/09 21:28:55    284s]  Corner: osu05
[11/09 21:28:55    284s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:28:55    284s] Assumed metal fill uses the following parameters:
[11/09 21:28:55    284s]               Active Spacing      Min. Width
[11/09 21:28:55    284s]                 [microns]         [microns]
[11/09 21:28:55    284s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:28:55    284s]   Layer M1        0.600             0.400 
[11/09 21:28:55    284s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:28:55    284s]   Layer M2        0.600             0.400 
[11/09 21:28:55    284s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:28:55    284s]   Layer M3        0.600             0.400 
[11/09 21:28:55    284s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:28:55    284s]       RC Corner Indexes            0   
[11/09 21:28:55    284s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:28:55    284s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:28:55    284s] Resistance Scaling Factor    : 1.00000 
[11/09 21:28:55    284s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:28:55    284s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:28:55    284s] Shrink Factor                : 1.00000
[11/09 21:28:55    284s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:28:55    284s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:55    284s] Initializing multi-corner resistance tables ...
[11/09 21:28:55    284s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1281.0M)
[11/09 21:28:55    284s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:28:55    285s] Extracted 10.0222% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 20.0242% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 30.0263% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 40.0283% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 50.0303% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 60.0323% (CPU Time= 0:00:00.0  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 70.0344% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 80.0364% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 90.0384% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:55    285s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1357.1M)
[11/09 21:28:55    285s] Number of Extracted Resistors     : 9197
[11/09 21:28:55    285s] Number of Extracted Ground Cap.   : 9925
[11/09 21:28:55    285s] Number of Extracted Coupling Cap. : 9884
[11/09 21:28:55    285s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:55    285s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:28:55    285s]  Corner: osu05
[11/09 21:28:55    285s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1319.0M)
[11/09 21:28:55    285s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:28:55    285s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 760 times net's RC data read were performed.
[11/09 21:28:55    285s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1323.043M)
[11/09 21:28:55    285s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:55    285s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1323.043M)
[11/09 21:28:55    285s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1323.043M)
[11/09 21:28:55    285s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1295.0M, totSessionCpu=0:04:45 **
[11/09 21:28:56    285s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:28:56    285s] Begin IPO call back ...
[11/09 21:28:56    285s] End IPO call back ...
[11/09 21:28:56    285s] #################################################################################
[11/09 21:28:56    285s] # Design Stage: PostRoute
[11/09 21:28:56    285s] # Design Name: layout_lab_design
[11/09 21:28:56    285s] # Design Mode: 90nm
[11/09 21:28:56    285s] # Analysis Mode: MMMC OCV 
[11/09 21:28:56    285s] # Parasitics Mode: SPEF/RCDB
[11/09 21:28:56    285s] # Signoff Settings: SI On 
[11/09 21:28:56    285s] #################################################################################
[11/09 21:28:56    285s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:56    285s] Setting infinite Tws ...
[11/09 21:28:56    285s] First Iteration Infinite Tw... 
[11/09 21:28:56    285s] Calculate early delays in OCV mode...
[11/09 21:28:56    285s] Calculate late delays in OCV mode...
[11/09 21:28:56    285s] Topological Sorting (CPU = 0:00:00.0, MEM = 1296.6M, InitMEM = 1296.6M)
[11/09 21:28:56    285s] Initializing multi-corner capacitance tables ... 
[11/09 21:28:56    285s] Initializing multi-corner resistance tables ...
[11/09 21:28:56    285s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:28:56    285s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1314.7M)
[11/09 21:28:56    285s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:56    285s] Total number of fetched objects 760
[11/09 21:28:56    285s] AAE_INFO-618: Total number of nets in the design is 769,  98.7 percent of the nets selected for SI analysis
[11/09 21:28:56    285s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:28:56    285s] End delay calculation. (MEM=1356.6 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:28:56    285s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:28:56    285s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1356.6M) ***
[11/09 21:28:56    285s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1356.6M)
[11/09 21:28:56    285s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:28:56    285s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1356.6M)
[11/09 21:28:56    285s] Starting SI iteration 2
[11/09 21:28:56    285s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:28:56    285s] Calculate early delays in OCV mode...
[11/09 21:28:56    285s] Calculate late delays in OCV mode...
[11/09 21:28:56    285s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:28:56    285s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 760. 
[11/09 21:28:56    285s] Total number of fetched objects 760
[11/09 21:28:56    285s] AAE_INFO-618: Total number of nets in the design is 769,  0.0 percent of the nets selected for SI analysis
[11/09 21:28:56    285s] End delay calculation. (MEM=1364.65 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:28:56    285s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1364.6M) ***
[11/09 21:28:56    285s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:46 mem=1364.6M)
[11/09 21:28:56    285s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1295.3M, totSessionCpu=0:04:46 **
[11/09 21:28:56    285s] *** Timing Is met
[11/09 21:28:56    285s] *** Check timing (0:00:00.0)
[11/09 21:28:56    285s] Running postRoute recovery in postEcoRoute mode
[11/09 21:28:56    285s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1295.3M, totSessionCpu=0:04:46 **
[11/09 21:28:56    286s]   Timing/DRV Snapshot: (TGT)
[11/09 21:28:56    286s]      Weighted WNS: 0.000
[11/09 21:28:56    286s]       All  PG WNS: 0.000
[11/09 21:28:56    286s]       High PG WNS: 0.000
[11/09 21:28:56    286s]       All  PG TNS: 0.000
[11/09 21:28:56    286s]       High PG TNS: 0.000
[11/09 21:28:56    286s]          Tran DRV: 0
[11/09 21:28:56    286s]           Cap DRV: 0
[11/09 21:28:56    286s]        Fanout DRV: 0
[11/09 21:28:56    286s]            Glitch: 0
[11/09 21:28:56    286s]    Category Slack: { [L, 2.155] [H, 2.155] }
[11/09 21:28:56    286s] 
[11/09 21:28:56    286s] Checking setup slack degradation ...
[11/09 21:28:56    286s] 
[11/09 21:28:56    286s] Recovery Manager:
[11/09 21:28:56    286s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:28:56    286s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:28:56    286s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:28:56    286s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:28:56    286s] 
[11/09 21:28:56    286s] Checking DRV degradation...
[11/09 21:28:56    286s] 
[11/09 21:28:56    286s] Recovery Manager:
[11/09 21:28:56    286s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:28:56    286s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:28:56    286s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:28:56    286s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:28:56    286s] 
[11/09 21:28:56    286s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:28:56    286s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1295.31M, totSessionCpu=0:04:46).
[11/09 21:28:56    286s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1295.3M, totSessionCpu=0:04:46 **
[11/09 21:28:56    286s] 
[11/09 21:28:56    286s] Latch borrow mode reset to max_borrow
[11/09 21:28:56    286s] Reported timing to dir ./timingReports
[11/09 21:28:56    286s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1295.3M, totSessionCpu=0:04:46 **
[11/09 21:28:56    286s] Begin: glitch net info
[11/09 21:28:56    286s] glitch slack range: number of glitch nets
[11/09 21:28:56    286s] glitch slack < -0.32 : 0
[11/09 21:28:56    286s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:28:56    286s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:28:56    286s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:28:56    286s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:28:56    286s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:28:56    286s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:28:56    286s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:28:56    286s] -0.04 < glitch slack : 0
[11/09 21:28:56    286s] End: glitch net info
[11/09 21:28:57    286s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.154  |  2.154  |  4.943  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.948%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1293.3M, totSessionCpu=0:04:46 **
[11/09 21:28:57    286s]  ReSet Options after AAE Based Opt flow 
[11/09 21:28:57    286s] *** Finished optDesign ***
[11/09 21:28:57    286s] 
[11/09 21:28:57    286s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.3 real=0:00:06.5)
[11/09 21:28:57    286s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:28:57    286s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.4 real=0:00:00.6)
[11/09 21:28:57    286s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.9 real=0:00:01.0)
[11/09 21:28:57    286s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:28:57    286s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.0 real=0:00:01.8)
[11/09 21:28:57    286s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:28:57    286s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:28:57    286s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:28:57    286s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:28:57    286s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:28:57    286s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:28:57    286s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:28:57    286s] Type 'man IMPSP-5217' for more detail.
[11/09 21:28:57    286s] Core basic site is core
[11/09 21:28:57    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:28:57    286s]   Signal wire search tree: 9109 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:28:57    286s] *INFO: Adding fillers to top-module.
[11/09 21:28:57    286s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:28:57    286s] <CMD> ecoRoute
[11/09 21:28:57    286s] 
[11/09 21:28:57    286s] globalDetailRoute
[11/09 21:28:57    286s] 
[11/09 21:28:57    286s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:28:57    286s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:28:57    286s] #setNanoRouteMode -routeWithEco true
[11/09 21:28:57    286s] #Start globalDetailRoute on Sat Nov  9 21:28:57 2019
[11/09 21:28:57    286s] #
[11/09 21:28:57    286s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 760 times net's RC data read were performed.
[11/09 21:28:58    286s] ### Net info: total nets: 769
[11/09 21:28:58    286s] ### Net info: dirty nets: 0
[11/09 21:28:58    286s] ### Net info: marked as disconnected nets: 0
[11/09 21:28:58    286s] ### Net info: fully routed nets: 745
[11/09 21:28:58    286s] ### Net info: trivial (single pin) nets: 0
[11/09 21:28:58    286s] ### Net info: unrouted nets: 24
[11/09 21:28:58    286s] ### Net info: re-extraction nets: 0
[11/09 21:28:58    286s] ### Net info: ignored nets: 0
[11/09 21:28:58    286s] ### Net info: skip routing nets: 0
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:28:58    287s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:28:58    287s] #Start routing data preparation.
[11/09 21:28:58    287s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:28:58    287s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:28:58    287s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:28:58    287s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:28:58    287s] #Voltage range [0.000 - 5.000] has 767 nets.
[11/09 21:28:58    287s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:28:58    287s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:28:58    287s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:28:58    287s] #Regenerating Ggrids automatically.
[11/09 21:28:58    287s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:28:58    287s] #Using automatically generated G-grids.
[11/09 21:28:58    287s] #Done routing data preparation.
[11/09 21:28:58    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.18 (MB), peak = 1058.10 (MB)
[11/09 21:28:58    287s] #Merging special wires...
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #Connectivity extraction summary:
[11/09 21:28:58    287s] #Total number of nets = 0.
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #Connectivity extraction summary:
[11/09 21:28:58    287s] #Total number of nets = 0.
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #Cpu time = 00:00:00
[11/09 21:28:58    287s] #Elapsed time = 00:00:00
[11/09 21:28:58    287s] #Increased memory = 5.79 (MB)
[11/09 21:28:58    287s] #Total memory = 1038.29 (MB)
[11/09 21:28:58    287s] #Peak memory = 1058.10 (MB)
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #Connectivity extraction summary:
[11/09 21:28:58    287s] #Total number of nets = 0.
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #Start Detail Routing..
[11/09 21:28:58    287s] #start initial detail routing ...
[11/09 21:28:58    287s] #    number of violations = 0
[11/09 21:28:58    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.26 (MB), peak = 1058.10 (MB)
[11/09 21:28:58    287s] #start 1st optimization iteration ...
[11/09 21:28:58    287s] #    number of violations = 0
[11/09 21:28:58    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.26 (MB), peak = 1058.10 (MB)
[11/09 21:28:58    287s] #Complete Detail Routing.
[11/09 21:28:58    287s] #Total wire length = 140286 um.
[11/09 21:28:58    287s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:58    287s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:58    287s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:58    287s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:58    287s] #Total number of vias = 4077
[11/09 21:28:58    287s] #Up-Via Summary (total 4077):
[11/09 21:28:58    287s] #           
[11/09 21:28:58    287s] #-----------------------
[11/09 21:28:58    287s] #  Metal 1         2454
[11/09 21:28:58    287s] #  Metal 2         1623
[11/09 21:28:58    287s] #-----------------------
[11/09 21:28:58    287s] #                  4077 
[11/09 21:28:58    287s] #
[11/09 21:28:58    287s] #Total number of DRC violations = 0
[11/09 21:28:58    287s] #Cpu time = 00:00:00
[11/09 21:28:58    287s] #Elapsed time = 00:00:00
[11/09 21:28:58    287s] #Increased memory = 0.20 (MB)
[11/09 21:28:58    287s] #Total memory = 1038.49 (MB)
[11/09 21:28:58    287s] #Peak memory = 1058.10 (MB)
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #Connectivity extraction summary:
[11/09 21:28:59    287s] #Total number of nets = 0.
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #Start Detail Routing..
[11/09 21:28:59    287s] #start initial detail routing ...
[11/09 21:28:59    287s] #    number of violations = 0
[11/09 21:28:59    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.29 (MB), peak = 1058.10 (MB)
[11/09 21:28:59    287s] #start 1st optimization iteration ...
[11/09 21:28:59    287s] #    number of violations = 0
[11/09 21:28:59    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.29 (MB), peak = 1058.10 (MB)
[11/09 21:28:59    287s] #Complete Detail Routing.
[11/09 21:28:59    287s] #Total wire length = 140286 um.
[11/09 21:28:59    287s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:59    287s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:59    287s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:59    287s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:59    287s] #Total number of vias = 4077
[11/09 21:28:59    287s] #Up-Via Summary (total 4077):
[11/09 21:28:59    287s] #           
[11/09 21:28:59    287s] #-----------------------
[11/09 21:28:59    287s] #  Metal 1         2454
[11/09 21:28:59    287s] #  Metal 2         1623
[11/09 21:28:59    287s] #-----------------------
[11/09 21:28:59    287s] #                  4077 
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #Total number of DRC violations = 0
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #start routing for process antenna violation fix ...
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #Connectivity extraction summary:
[11/09 21:28:59    287s] #Total number of nets = 0.
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.52 (MB), peak = 1058.10 (MB)
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #Total wire length = 140286 um.
[11/09 21:28:59    287s] #Total half perimeter of net bounding box = 114723 um.
[11/09 21:28:59    287s] #Total wire length on LAYER metal1 = 20212 um.
[11/09 21:28:59    287s] #Total wire length on LAYER metal2 = 69063 um.
[11/09 21:28:59    287s] #Total wire length on LAYER metal3 = 51011 um.
[11/09 21:28:59    287s] #Total number of vias = 4077
[11/09 21:28:59    287s] #Up-Via Summary (total 4077):
[11/09 21:28:59    287s] #           
[11/09 21:28:59    287s] #-----------------------
[11/09 21:28:59    287s] #  Metal 1         2454
[11/09 21:28:59    287s] #  Metal 2         1623
[11/09 21:28:59    287s] #-----------------------
[11/09 21:28:59    287s] #                  4077 
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #Total number of DRC violations = 0
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #detailRoute Statistics:
[11/09 21:28:59    287s] #Cpu time = 00:00:00
[11/09 21:28:59    287s] #Elapsed time = 00:00:00
[11/09 21:28:59    287s] #Increased memory = 0.66 (MB)
[11/09 21:28:59    287s] #Total memory = 1038.94 (MB)
[11/09 21:28:59    287s] #Peak memory = 1058.10 (MB)
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] #globalDetailRoute statistics:
[11/09 21:28:59    287s] #Cpu time = 00:00:01
[11/09 21:28:59    287s] #Elapsed time = 00:00:01
[11/09 21:28:59    287s] #Increased memory = -23.23 (MB)
[11/09 21:28:59    287s] #Total memory = 993.88 (MB)
[11/09 21:28:59    287s] #Peak memory = 1058.10 (MB)
[11/09 21:28:59    287s] #Number of warnings = 18
[11/09 21:28:59    287s] #Total number of warnings = 379
[11/09 21:28:59    287s] #Number of fails = 0
[11/09 21:28:59    287s] #Total number of fails = 0
[11/09 21:28:59    287s] #Complete globalDetailRoute on Sat Nov  9 21:28:59 2019
[11/09 21:28:59    287s] #
[11/09 21:28:59    287s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:28:59    287s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:28:59    287s] 
[11/09 21:28:59    287s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:28:59    287s] Start Time: Sat Nov  9 21:28:59 2019
[11/09 21:28:59    287s] 
[11/09 21:28:59    287s] Design Name: layout_lab_design
[11/09 21:28:59    287s] Database Units: 1000
[11/09 21:28:59    287s] Design Boundary: (0.0000, 0.0000) (4233.6000, 4212.0000)
[11/09 21:28:59    287s] Error Limit = 1000; Warning Limit = 50
[11/09 21:28:59    287s] Check all nets
[11/09 21:28:59    288s] 
[11/09 21:28:59    288s] Begin Summary 
[11/09 21:28:59    288s]   Found no problems or warnings.
[11/09 21:28:59    288s] End Summary
[11/09 21:28:59    288s] 
[11/09 21:28:59    288s] End Time: Sat Nov  9 21:28:59 2019
[11/09 21:28:59    288s] Time Elapsed: 0:00:00.0
[11/09 21:28:59    288s] 
[11/09 21:28:59    288s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:28:59    288s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:28:59    288s]   (CPU Time: 0:00:00.4  MEM: -0.320M)
[11/09 21:28:59    288s] 
[11/09 21:28:59    288s] <CMD> verify_drc
[11/09 21:28:59    288s]  *** Starting Verify DRC (MEM: 1260.3) ***
[11/09 21:28:59    288s] 
[11/09 21:28:59    288s]   VERIFY DRC ...... Starting Verification
[11/09 21:28:59    288s]   VERIFY DRC ...... Initializing
[11/09 21:28:59    288s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:28:59    288s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:28:59    288s]   VERIFY DRC ...... Using new threading
[11/09 21:28:59    288s]   VERIFY DRC ...... Sub-Area : 1 of 4
[11/09 21:29:00    288s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:29:00    288s]   VERIFY DRC ...... Sub-Area : 2 of 4
[11/09 21:29:00    289s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:29:00    289s]   VERIFY DRC ...... Sub-Area : 3 of 4
[11/09 21:29:00    289s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:29:00    289s]   VERIFY DRC ...... Sub-Area : 4 of 4
[11/09 21:29:01    289s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s]   Verification Complete : 0 Viols.
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s]  *** End Verify DRC (CPU: 0:00:01.5  ELAPSED TIME: 2.00  MEM: 53.3M) ***
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:29:01    289s] Parse map file...
[11/09 21:29:01    289s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:29:01    289s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:29:01    289s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:29:01    289s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:29:01    289s] Writing GDSII file ...
[11/09 21:29:01    289s] 	****** db unit per micron = 1000 ******
[11/09 21:29:01    289s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:29:01    289s] 	****** unit scaling factor = 1 ******
[11/09 21:29:01    289s] Output for instance
[11/09 21:29:01    289s] Output for bump
[11/09 21:29:01    289s] Output for physical terminals
[11/09 21:29:01    289s] Output for logical terminals
[11/09 21:29:01    289s] Output for regular nets
[11/09 21:29:01    289s] Output for special nets and metal fills
[11/09 21:29:01    289s] Output for via structure generation
[11/09 21:29:01    289s] Statistics for GDS generated (version 3)
[11/09 21:29:01    289s] ----------------------------------------
[11/09 21:29:01    289s] Stream Out Layer Mapping Information:
[11/09 21:29:01    289s] GDS Layer Number          GDS Layer Name
[11/09 21:29:01    289s] ----------------------------------------
[11/09 21:29:01    289s]     49                            metal1
[11/09 21:29:01    289s]     50                               via
[11/09 21:29:01    289s]     51                            metal2
[11/09 21:29:01    289s]     61                              via2
[11/09 21:29:01    289s]     62                            metal3
[11/09 21:29:01    289s]     49                            metal1
[11/09 21:29:01    289s]     51                            metal2
[11/09 21:29:01    289s]     62                            metal3
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Stream Out Information Processed for GDS version 3:
[11/09 21:29:01    289s] Units: 1000 DBU
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Object                             Count
[11/09 21:29:01    289s] ----------------------------------------
[11/09 21:29:01    289s] Instances                         167902
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Ports/Pins                             0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Nets                                5029
[11/09 21:29:01    289s]     metal layer metal1              1404
[11/09 21:29:01    289s]     metal layer metal2              2653
[11/09 21:29:01    289s]     metal layer metal3               972
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s]     Via Instances                   4077
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Special Nets                         375
[11/09 21:29:01    289s]     metal layer metal1               367
[11/09 21:29:01    289s]     metal layer metal2                 7
[11/09 21:29:01    289s]     metal layer metal3                 1
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s]     Via Instances                    256
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Metal Fills                            0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s]     Via Instances                      0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Metal FillOPCs                         0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s]     Via Instances                      0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Text                                  15
[11/09 21:29:01    289s]     metal layer metal3                15
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Blockages                              0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Custom Text                            0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Custom Box                             0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Trim Metal                             0
[11/09 21:29:01    289s] 
[11/09 21:29:01    289s] Output for cells
[11/09 21:29:01    289s] **WARN: (IMPOGDS-1176):	There are 170 empty cells. Check innovus.log# for the details.
[11/09 21:29:01    289s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:29:01    289s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:29:02    289s] ######Streamout is finished!
[11/09 21:29:02    289s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:29:02    289s] Writing Netlist "final.v" ...
[11/09 21:29:02    289s] <CMD> rcOut -spf final.dspf
[11/09 21:29:02    289s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:29:02    289s] Type 'man IMPDC-495' for more detail.
[11/09 21:29:02    289s] 
[11/09 21:29:04    290s] <CMD> pan -685.280 1391.974
[11/09 21:29:10    292s] <CMD> pan -88.180 -680.245
[11/09 21:29:29    296s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:29:29    296s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:29:29    296s] <CMD> getDrawView
[11/09 21:29:29    296s] <CMD> loadWorkspace -name Physical
[11/09 21:29:29    296s] <CMD> win
[11/09 21:29:29    296s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:29:29    296s] <CMD> set conf_qxconf_file NULL
[11/09 21:29:29    296s] <CMD> set conf_qxlib_file NULL
[11/09 21:29:29    296s] <CMD> set defHierChar /
[11/09 21:29:29    296s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:29:29    296s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:29:29    296s] <CMD> set distributed_client_message_echo 1
[11/09 21:29:29    296s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:29:29    296s] <CMD> set floorplan_default_site core
[11/09 21:29:29    296s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:29:29    296s] <CMD> set init_gnd_net gnd
[11/09 21:29:29    296s] <CMD> set init_io_file innovus.io
[11/09 21:29:29    296s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:29:29    296s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:29:29    296s] <CMD> set init_oa_search_lib {}
[11/09 21:29:29    296s] <CMD> set init_pwr_net vdd
[11/09 21:29:29    296s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:29:29    296s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:29:29    296s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:29:29    296s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:29:29    296s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:29:29    296s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:29:29    296s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:29:29    296s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:29:29    296s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:29:29    296s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:29:29    296s] <CMD> init_design
[11/09 21:29:29    296s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:29:29    296s] 
[11/09 21:29:29    296s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:29:29    296s] Severity  ID               Count  Summary                                  
[11/09 21:29:29    296s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:29:29    296s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:29:29    296s] 
[11/09 21:29:29    296s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:29:29    296s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:29:29    296s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:29:29    296s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:29:29    296s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:29:29    296s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:29:29    296s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:29:29    296s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:29:29    296s] <CMD> unfixAllIos
[11/09 21:29:29    296s] <CMD> legalizePin
[11/09 21:29:29    296s] #- Begin legalizePin (date=11/09 21:29:29, mem=1312.6M)
[11/09 21:29:29    296s] 
[11/09 21:29:29    296s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:29:29    296s] Summary report for top level: [layout_lab_design] 
[11/09 21:29:29    296s] 	Total Pads                         : 16
[11/09 21:29:29    296s] 	Total Pins                         : 0
[11/09 21:29:29    296s] 	Legally Assigned Pins              : 0
[11/09 21:29:29    296s] 	Illegally Assigned Pins            : 0
[11/09 21:29:29    296s] 	Unplaced Pins                      : 0
[11/09 21:29:29    296s] 	Constant/Spl Net Pins              : 0
[11/09 21:29:29    296s] 	Internal Pins                      : 0
[11/09 21:29:29    296s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:29:29    296s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:29:29    296s] End of Summary report
[11/09 21:29:29    296s] End pin legalization for the partition [layout_lab_design].
[11/09 21:29:29    296s] 
[11/09 21:29:29    296s] #- End legalizePin (date=11/09 21:29:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.6M, current mem=1312.6M)
[11/09 21:29:29    296s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:29:29    296s] #- Begin addRing (date=11/09 21:29:29, mem=1312.6M)
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:29:29    296s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:29:29    296s] 
[11/09 21:29:29    296s] Ring generation is complete; vias are now being generated.
[11/09 21:29:29    296s] addRing created 8 wires.
[11/09 21:29:29    296s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:29:29    296s] +--------+----------------+----------------+
[11/09 21:29:29    296s] |  Layer |     Created    |     Deleted    |
[11/09 21:29:29    296s] +--------+----------------+----------------+
[11/09 21:29:29    296s] | metal1 |        4       |       NA       |
[11/09 21:29:29    296s] |   via  |        8       |        0       |
[11/09 21:29:29    296s] | metal2 |        4       |       NA       |
[11/09 21:29:29    296s] +--------+----------------+----------------+
[11/09 21:29:30    296s] #- End addRing (date=11/09 21:29:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1312.6M, current mem=1312.6M)
[11/09 21:29:30    296s] <CMD> setPlaceMode -congEffort medium
[11/09 21:29:30    296s] <CMD> placeDesign -inPlaceOpt
[11/09 21:29:30    296s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:29:30    296s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:29:30    296s] *** Starting placeDesign concurrent flow ***
[11/09 21:29:30    296s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:29:30    296s] Set Using Default Delay Limit as 101.
[11/09 21:29:30    296s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:29:30    296s] Set Default Net Delay as 0 ps.
[11/09 21:29:30    296s] Set Default Net Load as 0 pF. 
[11/09 21:29:30    296s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:29:30    296s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:29:30    296s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:29:30    296s] Begin IPO call back ...
[11/09 21:29:30    296s] End IPO call back ...
[11/09 21:29:30    297s] #################################################################################
[11/09 21:29:30    297s] # Design Stage: PostRoute
[11/09 21:29:30    297s] # Design Name: layout_lab_design
[11/09 21:29:30    297s] # Design Mode: 90nm
[11/09 21:29:30    297s] # Analysis Mode: MMMC OCV 
[11/09 21:29:30    297s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:30    297s] # Signoff Settings: SI On 
[11/09 21:29:30    297s] #################################################################################
[11/09 21:29:30    297s] Setting infinite Tws ...
[11/09 21:29:30    297s] First Iteration Infinite Tw... 
[11/09 21:29:30    297s] Calculate early delays in OCV mode...
[11/09 21:29:30    297s] Calculate late delays in OCV mode...
[11/09 21:29:30    297s] Topological Sorting (CPU = 0:00:00.0, MEM = 1310.6M, InitMEM = 1310.6M)
[11/09 21:29:30    297s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:29:30    297s] Updating RC grid for preRoute extraction ...
[11/09 21:29:30    297s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:30    297s] Initializing multi-corner resistance tables ...
[11/09 21:29:30    297s] Total number of fetched objects 760
[11/09 21:29:30    297s] AAE_INFO-618: Total number of nets in the design is 769,  98.7 percent of the nets selected for SI analysis
[11/09 21:29:30    297s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:30    297s] End delay calculation. (MEM=1384.04 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:29:30    297s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:29:30    297s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1384.0M) ***
[11/09 21:29:30    297s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1384.0M)
[11/09 21:29:30    297s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:29:30    297s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1384.0M)
[11/09 21:29:30    297s] Starting SI iteration 2
[11/09 21:29:30    297s] Calculate early delays in OCV mode...
[11/09 21:29:30    297s] Calculate late delays in OCV mode...
[11/09 21:29:30    297s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:29:30    297s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:30    297s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 760. 
[11/09 21:29:30    297s] Total number of fetched objects 760
[11/09 21:29:30    297s] AAE_INFO-618: Total number of nets in the design is 769,  0.0 percent of the nets selected for SI analysis
[11/09 21:29:30    297s] End delay calculation. (MEM=1392.09 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:29:30    297s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1392.1M) ***
[11/09 21:29:30    297s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:29:30    297s] Set Using Default Delay Limit as 1000.
[11/09 21:29:30    297s] Set Default Net Delay as 1000 ps.
[11/09 21:29:30    297s] Set Default Net Load as 0.5 pF. 
[11/09 21:29:30    297s] *** Start deleteBufferTree ***
[11/09 21:29:30    297s] Info: Detect buffers to remove automatically.
[11/09 21:29:30    297s] Analyzing netlist ...
[11/09 21:29:30    297s] Updating netlist
[11/09 21:29:30    297s] 
[11/09 21:29:30    297s] *summary: 94 instances (buffers/inverters) removed
[11/09 21:29:30    297s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/09 21:29:30    297s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:29:30    297s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:29:30    297s] Deleted 167146 physical insts (cell - / prefix -).
[11/09 21:29:31    297s] *** Starting "NanoPlace(TM) placement v#1 (mem=1369.9M)" ...
[11/09 21:29:31    297s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:29:31    297s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:29:31    297s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:29:31    297s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:29:31    297s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:29:31    297s] Core basic site is core
[11/09 21:29:31    297s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:31    297s] Apply auto density screen in pre-place stage.
[11/09 21:29:31    297s] Auto density screen increases utilization from 0.015 to 0.015
[11/09 21:29:31    297s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1369.9M
[11/09 21:29:31    297s] Average module density = 0.015.
[11/09 21:29:31    297s] Density for the design = 0.015.
[11/09 21:29:31    297s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 285842 sites (20580620 um^2).
[11/09 21:29:31    297s] Pin Density = 0.007814.
[11/09 21:29:31    297s]             = total # of pins 2243 / total area 287051.
[11/09 21:29:31    297s] Initial padding reaches pin density 0.413 for top
[11/09 21:29:31    297s] Initial padding increases density from 0.015 to 0.025 for top
[11/09 21:29:31    297s] === lastAutoLevel = 8 
[11/09 21:29:31    297s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:29:31    297s] Iteration  1: Total net bbox = 1.164e+05 (4.97e+04 6.68e+04)
[11/09 21:29:31    297s]               Est.  stn bbox = 1.369e+05 (5.99e+04 7.71e+04)
[11/09 21:29:31    297s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1369.9M
[11/09 21:29:31    297s] Iteration  2: Total net bbox = 1.164e+05 (4.97e+04 6.68e+04)
[11/09 21:29:31    297s]               Est.  stn bbox = 1.369e+05 (5.99e+04 7.71e+04)
[11/09 21:29:31    297s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1369.9M
[11/09 21:29:31    297s] Iteration  3: Total net bbox = 1.030e+05 (5.42e+04 4.88e+04)
[11/09 21:29:31    297s]               Est.  stn bbox = 1.330e+05 (6.89e+04 6.40e+04)
[11/09 21:29:31    297s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    297s] Iteration  4: Total net bbox = 9.222e+04 (4.94e+04 4.28e+04)
[11/09 21:29:31    297s]               Est.  stn bbox = 1.208e+05 (6.29e+04 5.79e+04)
[11/09 21:29:31    297s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    297s] Iteration  5: Total net bbox = 7.400e+04 (4.00e+04 3.40e+04)
[11/09 21:29:31    297s]               Est.  stn bbox = 9.980e+04 (5.09e+04 4.89e+04)
[11/09 21:29:31    297s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Iteration  6: Total net bbox = 7.528e+04 (3.54e+04 3.99e+04)
[11/09 21:29:31    298s]               Est.  stn bbox = 9.997e+04 (4.49e+04 5.50e+04)
[11/09 21:29:31    298s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:29:31    298s] Congestion driven padding in post-place stage.
[11/09 21:29:31    298s] Congestion driven padding increases utilization from 0.025 to 0.025
[11/09 21:29:31    298s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Iteration  7: Total net bbox = 8.045e+04 (3.93e+04 4.11e+04)
[11/09 21:29:31    298s]               Est.  stn bbox = 1.054e+05 (4.90e+04 5.64e+04)
[11/09 21:29:31    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Iteration  8: Total net bbox = 8.045e+04 (3.93e+04 4.11e+04)
[11/09 21:29:31    298s]               Est.  stn bbox = 1.054e+05 (4.90e+04 5.64e+04)
[11/09 21:29:31    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:29:31    298s] Congestion driven padding in post-place stage.
[11/09 21:29:31    298s] Congestion driven padding increases utilization from 0.025 to 0.025
[11/09 21:29:31    298s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Iteration  9: Total net bbox = 9.187e+04 (4.63e+04 4.56e+04)
[11/09 21:29:31    298s]               Est.  stn bbox = 1.221e+05 (5.90e+04 6.31e+04)
[11/09 21:29:31    298s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:31    298s] Iteration 10: Total net bbox = 9.187e+04 (4.63e+04 4.56e+04)
[11/09 21:29:31    298s]               Est.  stn bbox = 1.221e+05 (5.90e+04 6.31e+04)
[11/09 21:29:31    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:32    298s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:29:32    298s] Congestion driven padding in post-place stage.
[11/09 21:29:32    298s] Congestion driven padding increases utilization from 0.025 to 0.025
[11/09 21:29:32    298s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:32    298s] Iteration 11: Total net bbox = 1.038e+05 (5.54e+04 4.84e+04)
[11/09 21:29:32    298s]               Est.  stn bbox = 1.361e+05 (6.99e+04 6.61e+04)
[11/09 21:29:32    298s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1385.9M
[11/09 21:29:32    298s] Iteration 12: Total net bbox = 1.038e+05 (5.54e+04 4.84e+04)
[11/09 21:29:32    298s]               Est.  stn bbox = 1.361e+05 (6.99e+04 6.61e+04)
[11/09 21:29:32    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:32    299s] Iteration 13: Total net bbox = 1.205e+05 (6.35e+04 5.70e+04)
[11/09 21:29:32    299s]               Est.  stn bbox = 1.538e+05 (7.86e+04 7.52e+04)
[11/09 21:29:32    299s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:32    299s] Iteration 14: Total net bbox = 1.205e+05 (6.35e+04 5.70e+04)
[11/09 21:29:32    299s]               Est.  stn bbox = 1.538e+05 (7.86e+04 7.52e+04)
[11/09 21:29:32    299s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1385.9M
[11/09 21:29:32    299s] *** cost = 1.205e+05 (6.35e+04 5.70e+04) (cpu for global=0:00:01.6) real=0:00:01.0***
[11/09 21:29:32    299s] Core Placement runtime cpu: 0:00:01.5 real: 0:00:01.0
[11/09 21:29:32    299s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:29:32    299s] Type 'man IMPSP-9025' for more detail.
[11/09 21:29:32    299s] #spOpts: mergeVia=F 
[11/09 21:29:32    299s] Core basic site is core
[11/09 21:29:32    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:32    299s] *** Starting refinePlace (0:04:59 mem=1385.9M) ***
[11/09 21:29:32    299s] Total net bbox length = 1.205e+05 (6.351e+04 5.702e+04) (ext = 4.242e+04)
[11/09 21:29:32    299s] Starting refinePlace ...
[11/09 21:29:32    299s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:32    299s] default core: bins with density >  0.75 =    0 % ( 0 / 256 )
[11/09 21:29:32    299s] Density distribution unevenness ratio = 94.844%
[11/09 21:29:32    299s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:29:32    299s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1385.9MB) @(0:04:59 - 0:04:59).
[11/09 21:29:32    299s] Move report: preRPlace moves 638 insts, mean move: 8.55 um, max move: 27.60 um
[11/09 21:29:32    299s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]): (3490.10, 636.10) --> (3477.60, 621.00)
[11/09 21:29:32    299s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[11/09 21:29:32    299s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:29:32    299s] Placement tweakage begins.
[11/09 21:29:32    299s] wire length = 1.490e+05
[11/09 21:29:32    299s] wire length = 1.436e+05
[11/09 21:29:32    299s] Placement tweakage ends.
[11/09 21:29:32    299s] Move report: tweak moves 120 insts, mean move: 33.14 um, max move: 140.40 um
[11/09 21:29:32    299s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1]): (3758.40, 861.00) --> (3868.80, 891.00)
[11/09 21:29:32    299s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:32    299s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1385.9MB) @(0:04:59 - 0:04:59).
[11/09 21:29:32    299s] Move report: Detail placement moves 638 insts, mean move: 13.65 um, max move: 133.12 um
[11/09 21:29:32    299s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]): (3868.19, 878.47) --> (3777.60, 921.00)
[11/09 21:29:32    299s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1385.9MB
[11/09 21:29:32    299s] Statistics of distance of Instance movement in refine placement:
[11/09 21:29:32    299s]   maximum (X+Y) =       133.12 um
[11/09 21:29:32    299s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]) with max move: (3868.19, 878.471) -> (3777.6, 921)
[11/09 21:29:32    299s]   mean    (X+Y) =        13.65 um
[11/09 21:29:32    299s] Total instances flipped for WireLenOpt: 25
[11/09 21:29:32    299s] Summary Report:
[11/09 21:29:32    299s] Instances move: 638 (out of 638 movable)
[11/09 21:29:32    299s] Instances flipped: 0
[11/09 21:29:32    299s] Mean displacement: 13.65 um
[11/09 21:29:32    299s] Max displacement: 133.12 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]) (3868.19, 878.471) -> (3777.6, 921)
[11/09 21:29:32    299s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:29:32    299s] Total instances moved : 638
[11/09 21:29:32    299s] Total net bbox length = 1.172e+05 (5.997e+04 5.720e+04) (ext = 4.226e+04)
[11/09 21:29:32    299s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1385.9MB
[11/09 21:29:32    299s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1385.9MB) @(0:04:59 - 0:04:59).
[11/09 21:29:32    299s] *** Finished refinePlace (0:04:59 mem=1385.9M) ***
[11/09 21:29:32    299s] *** End of Placement (cpu=0:00:01.8, real=0:00:01.0, mem=1385.9M) ***
[11/09 21:29:32    299s] #spOpts: mergeVia=F 
[11/09 21:29:32    299s] Core basic site is core
[11/09 21:29:32    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:32    299s] default core: bins with density >  0.75 =    0 % ( 0 / 256 )
[11/09 21:29:32    299s] Density distribution unevenness ratio = 94.844%
[11/09 21:29:32    299s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:29:32    299s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:29:32    299s] Core basic site is core
[11/09 21:29:32    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:32    299s] #spOpts: mergeVia=F 
[11/09 21:29:32    299s] GigaOpt running with 1 threads.
[11/09 21:29:32    299s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:29:32    299s] #spOpts: mergeVia=F 
[11/09 21:29:32    299s] Summary for sequential cells idenfication: 
[11/09 21:29:32    299s] Identified SBFF number: 3
[11/09 21:29:32    299s] Identified MBFF number: 0
[11/09 21:29:32    299s] Not identified SBFF number: 0
[11/09 21:29:32    299s] Not identified MBFF number: 0
[11/09 21:29:32    299s] Number of sequential cells which are not FFs: 1
[11/09 21:29:32    299s] 
[11/09 21:29:32    299s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:29:32    299s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:29:32    299s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:29:32    299s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:29:32    299s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:29:32    299s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:29:32    299s] 	...
[11/09 21:29:32    299s] 	Reporting only the 20 first cells found...
[11/09 21:29:32    299s] 
[11/09 21:29:32    299s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1288.6M, totSessionCpu=0:05:00 **
[11/09 21:29:32    299s] *** optDesign -preCTS ***
[11/09 21:29:32    299s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:29:32    299s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:29:32    299s] Hold Target Slack: user slack 0
[11/09 21:29:32    299s] Summary for sequential cells idenfication: 
[11/09 21:29:32    299s] Identified SBFF number: 3
[11/09 21:29:32    299s] Identified MBFF number: 0
[11/09 21:29:32    299s] Not identified SBFF number: 0
[11/09 21:29:32    299s] Not identified MBFF number: 0
[11/09 21:29:32    299s] Number of sequential cells which are not FFs: 1
[11/09 21:29:32    299s] 
[11/09 21:29:32    299s] Start to check current routing status for nets...
[11/09 21:29:32    299s] Using hname+ instead name for net compare
[11/09 21:29:32    299s] All nets will be re-routed.
[11/09 21:29:32    299s] End to check current routing status for nets (mem=1288.6M)
[11/09 21:29:32    299s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1288.6M
[11/09 21:29:33    299s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1288.6M
[11/09 21:29:33    299s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:29:33    299s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:29:33    299s] [PSP] Initial Peak syMemory usage = 1288.6 MB
[11/09 21:29:33    299s] (I)       Reading DB...
[11/09 21:29:33    299s] (I)       congestionReportName   : 
[11/09 21:29:33    299s] (I)       layerRangeFor2DCongestion : 
[11/09 21:29:33    299s] (I)       buildTerm2TermWires    : 1
[11/09 21:29:33    299s] (I)       doTrackAssignment      : 1
[11/09 21:29:33    299s] (I)       dumpBookshelfFiles     : 0
[11/09 21:29:33    299s] (I)       numThreads             : 1
[11/09 21:29:33    299s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:29:33    299s] (I)       honorPin               : false
[11/09 21:29:33    299s] (I)       honorPinGuide          : true
[11/09 21:29:33    299s] (I)       honorPartition         : false
[11/09 21:29:33    299s] (I)       allowPartitionCrossover: false
[11/09 21:29:33    299s] (I)       honorSingleEntry       : true
[11/09 21:29:33    299s] (I)       honorSingleEntryStrong : true
[11/09 21:29:33    299s] (I)       handleViaSpacingRule   : false
[11/09 21:29:33    299s] (I)       handleEolSpacingRule   : false
[11/09 21:29:33    299s] (I)       PDConstraint           : none
[11/09 21:29:33    299s] (I)       expBetterNDRHandling   : false
[11/09 21:29:33    299s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:29:33    299s] (I)       routingEffortLevel     : 3
[11/09 21:29:33    299s] (I)       effortLevel            : standard
[11/09 21:29:33    299s] [NR-eGR] minRouteLayer          : 2
[11/09 21:29:33    299s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:29:33    299s] (I)       numRowsPerGCell        : 1
[11/09 21:29:33    299s] (I)       speedUpLargeDesign     : 0
[11/09 21:29:33    299s] (I)       speedUpBlkViolationClean: 1
[11/09 21:29:33    299s] (I)       multiThreadingTA       : 1
[11/09 21:29:33    299s] (I)       blockedPinEscape       : 1
[11/09 21:29:33    299s] (I)       blkAwareLayerSwitching : 1
[11/09 21:29:33    299s] (I)       betterClockWireModeling: 1
[11/09 21:29:33    299s] (I)       congestionCleanMode    : 0
[11/09 21:29:33    299s] (I)       optimizationMode       : false
[11/09 21:29:33    299s] (I)       routeSecondPG          : false
[11/09 21:29:33    299s] (I)       punchThroughDistance   : 500.00
[11/09 21:29:33    299s] (I)       scenicBound            : 1.15
[11/09 21:29:33    299s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:29:33    299s] (I)       source-to-sink ratio   : 0.00
[11/09 21:29:33    299s] (I)       targetCongestionRatioH : 1.00
[11/09 21:29:33    299s] (I)       targetCongestionRatioV : 1.00
[11/09 21:29:33    299s] (I)       layerCongestionRatio   : 0.70
[11/09 21:29:33    299s] (I)       m1CongestionRatio      : 0.10
[11/09 21:29:33    299s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:29:33    299s] (I)       localRouteEffort       : 1.00
[11/09 21:29:33    299s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:29:33    299s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:29:33    299s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:29:33    299s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:29:33    299s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:29:33    299s] (I)       blockTrack             : 
[11/09 21:29:33    299s] (I)       routeVias              : 
[11/09 21:29:33    299s] (I)       readTROption           : true
[11/09 21:29:33    299s] (I)       extraSpacingFactor     : 1.00
[11/09 21:29:33    299s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:29:33    299s] (I)       routeSelectedNetsOnly  : false
[11/09 21:29:33    299s] (I)       before initializing RouteDB syMemory usage = 1288.6 MB
[11/09 21:29:33    299s] (I)       starting read tracks
[11/09 21:29:33    299s] (I)       build grid graph
[11/09 21:29:33    299s] (I)       build grid graph start
[11/09 21:29:33    299s] [NR-eGR] Layer1 has no routable track
[11/09 21:29:33    299s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:29:33    299s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:29:33    299s] (I)       build grid graph end
[11/09 21:29:33    299s] (I)       numViaLayers=2
[11/09 21:29:33    299s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:29:33    299s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:29:33    299s] (I)       end build via table
[11/09 21:29:33    299s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:29:33    299s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:29:33    299s] (I)       readDataFromPlaceDB
[11/09 21:29:33    299s] (I)       Read net information..
[11/09 21:29:33    299s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:29:33    299s] (I)       Read testcase time = 0.000 seconds
[11/09 21:29:33    299s] 
[11/09 21:29:33    299s] (I)       build grid graph start
[11/09 21:29:33    299s] (I)       build grid graph end
[11/09 21:29:33    299s] (I)       Model blockage into capacity
[11/09 21:29:33    299s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:29:33    299s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:29:33    299s] (I)       blocked area on Layer2 : 3128145570000  (11.36%)
[11/09 21:29:33    299s] (I)       blocked area on Layer3 : 1775168010000  (6.45%)
[11/09 21:29:33    299s] (I)       Modeling time = 0.010 seconds
[11/09 21:29:33    299s] 
[11/09 21:29:33    299s] (I)       totalPins=2211  totalGlobalPin=2095 (94.75%)
[11/09 21:29:33    299s] (I)       Number of ignored nets = 16
[11/09 21:29:33    299s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:29:33    299s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:29:33    299s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:29:33    299s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:29:33    299s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:29:33    299s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:29:33    299s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:29:33    299s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:29:33    299s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:29:33    299s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:29:33    299s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1288.6 MB
[11/09 21:29:33    299s] (I)       Layer1  viaCost=200.00
[11/09 21:29:33    299s] (I)       Layer2  viaCost=100.00
[11/09 21:29:33    299s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:29:33    299s] (I)       routing area        :  (0, 0) - (5263200, 5232000)
[11/09 21:29:33    299s] (I)       core area           :  (350400, 351000) - (4912800, 4881000)
[11/09 21:29:33    299s] (I)       Site Width          :  2400  (dbu)
[11/09 21:29:33    299s] (I)       Row Height          : 30000  (dbu)
[11/09 21:29:33    299s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:29:33    299s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:29:33    299s] (I)       grid                :   175   174     3
[11/09 21:29:33    299s] (I)       vertical capacity   :     0 30000     0
[11/09 21:29:33    299s] (I)       horizontal capacity :     0     0 30000
[11/09 21:29:33    299s] (I)       Default wire width  :   900   900  1500
[11/09 21:29:33    299s] (I)       Default wire space  :   900   900   900
[11/09 21:29:33    299s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:29:33    299s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:29:33    299s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:29:33    299s] (I)       Total num of tracks :     0  2193  1744
[11/09 21:29:33    299s] (I)       Num of masks        :     1     1     1
[11/09 21:29:33    299s] (I)       Num of trim masks   :     0     0     0
[11/09 21:29:33    299s] (I)       --------------------------------------------------------
[11/09 21:29:33    299s] 
[11/09 21:29:33    299s] [NR-eGR] ============ Routing rule table ============
[11/09 21:29:33    299s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:29:33    299s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:29:33    299s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:29:33    299s] [NR-eGR] ========================================
[11/09 21:29:33    299s] [NR-eGR] 
[11/09 21:29:33    299s] (I)       After initializing earlyGlobalRoute syMemory usage = 1288.6 MB
[11/09 21:29:33    299s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:29:33    299s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:29:33    299s] (I)       ============= Initialization =============
[11/09 21:29:33    299s] (I)       total 2D Cap : 661000 = (295394 H, 365606 V)
[11/09 21:29:33    299s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:29:33    299s] (I)       ============  Phase 1a Route ============
[11/09 21:29:33    299s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:29:33    299s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:29:33    299s] (I)       Usage: 4649 = (2307 H, 2342 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.026e+04um V)
[11/09 21:29:33    299s] (I)       
[11/09 21:29:33    299s] (I)       ============  Phase 1b Route ============
[11/09 21:29:33    299s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:29:33    299s] (I)       Usage: 4649 = (2307 H, 2342 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.026e+04um V)
[11/09 21:29:33    299s] (I)       
[11/09 21:29:33    299s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394700e+05um
[11/09 21:29:33    299s] (I)       ============  Phase 1c Route ============
[11/09 21:29:33    299s] (I)       Level2 Grid: 35 x 35
[11/09 21:29:33    299s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:29:33    299s] (I)       Usage: 4649 = (2307 H, 2342 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.026e+04um V)
[11/09 21:29:33    299s] (I)       
[11/09 21:29:33    299s] (I)       ============  Phase 1d Route ============
[11/09 21:29:33    299s] (I)       Phase 1d runs 0.01 seconds
[11/09 21:29:33    299s] (I)       Usage: 4649 = (2307 H, 2342 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.026e+04um V)
[11/09 21:29:33    299s] (I)       
[11/09 21:29:33    299s] (I)       ============  Phase 1e Route ============
[11/09 21:29:33    299s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:29:33    299s] (I)       Usage: 4649 = (2307 H, 2342 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.026e+04um V)
[11/09 21:29:33    299s] (I)       
[11/09 21:29:33    299s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394700e+05um
[11/09 21:29:33    299s] [NR-eGR] 
[11/09 21:29:33    299s] (I)       ============  Phase 1l Route ============
[11/09 21:29:33    299s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:29:33    299s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:29:33    299s] (I)       total 2D Cap : 661401 = (295470 H, 365931 V)
[11/09 21:29:33    299s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:29:33    299s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:29:33    299s] (I)       ============= track Assignment ============
[11/09 21:29:33    299s] (I)       extract Global 3D Wires
[11/09 21:29:33    299s] (I)       Extract Global WL : time=0.00
[11/09 21:29:33    299s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:29:33    299s] (I)       Initialization real time=0.00 seconds
[11/09 21:29:33    299s] (I)       Kernel real time=0.01 seconds
[11/09 21:29:33    299s] (I)       End Greedy Track Assignment
[11/09 21:29:33    299s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:29:33    299s] [NR-eGR] Layer2(metal2)(V) length: 7.381515e+04um, number of vias: 3387
[11/09 21:29:33    299s] [NR-eGR] Layer3(metal3)(H) length: 7.124880e+04um, number of vias: 0
[11/09 21:29:33    299s] [NR-eGR] Total length: 1.450640e+05um, number of vias: 5582
[11/09 21:29:33    299s] [NR-eGR] End Peak syMemory usage = 1284.6 MB
[11/09 21:29:33    299s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/09 21:29:33    299s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1284.6M
[11/09 21:29:33    299s] Updating RC grid for preRoute extraction ...
[11/09 21:29:33    299s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:33    299s] Initializing multi-corner resistance tables ...
[11/09 21:29:33    299s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1284.6M
[11/09 21:29:33    299s] Extraction called for design 'layout_lab_design' of instances=662 and nets=675 using extraction engine 'preRoute' .
[11/09 21:29:33    299s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:33    299s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:33    299s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:33    299s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:33    299s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:33    299s]       RC Corner Indexes            0   
[11/09 21:29:33    299s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:33    299s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:33    299s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:33    299s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:33    299s] Shrink Factor                : 1.00000
[11/09 21:29:33    299s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:33    299s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:33    299s] Using capacitance table file ...
[11/09 21:29:33    299s] Updating RC grid for preRoute extraction ...
[11/09 21:29:33    299s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:33    299s] Initializing multi-corner resistance tables ...
[11/09 21:29:33    299s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1284.590M)
[11/09 21:29:33    299s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:29:33    299s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:33    299s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=1284.6M
[11/09 21:29:33    299s] #spOpts: mergeVia=F 
[11/09 21:29:33    299s] Core basic site is core
[11/09 21:29:33    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:33    299s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=1284.6M
[11/09 21:29:33    299s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:33    299s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=1284.6M
[11/09 21:29:33    299s] #spOpts: mergeVia=F 
[11/09 21:29:33    299s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=1284.6M
[11/09 21:29:33    299s] *** Starting optimizing excluded clock nets MEM= 1284.6M) ***
[11/09 21:29:33    299s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1288.1M) ***
[11/09 21:29:33    299s] #################################################################################
[11/09 21:29:33    299s] # Design Stage: PreRoute
[11/09 21:29:33    299s] # Design Name: layout_lab_design
[11/09 21:29:33    299s] # Design Mode: 90nm
[11/09 21:29:33    299s] # Analysis Mode: MMMC OCV 
[11/09 21:29:33    299s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:33    299s] # Signoff Settings: SI Off 
[11/09 21:29:33    299s] #################################################################################
[11/09 21:29:33    299s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:33    299s] Calculate early delays in OCV mode...
[11/09 21:29:33    299s] Calculate late delays in OCV mode...
[11/09 21:29:33    299s] Topological Sorting (CPU = 0:00:00.0, MEM = 1286.1M, InitMEM = 1286.1M)
[11/09 21:29:33    300s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:33    300s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:33    300s] Total number of fetched objects 666
[11/09 21:29:33    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:33    300s] End delay calculation. (MEM=1351.54 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:29:33    300s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1351.5M) ***
[11/09 21:29:33    300s] The useful skew maximum allowed delay is: 0.3
[11/09 21:29:33    300s] Begin: GigaOpt high fanout net optimization
[11/09 21:29:33    300s] Info: 16 io nets excluded
[11/09 21:29:33    300s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:33    300s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:33    300s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=1367.5M
[11/09 21:29:33    300s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=1367.5M
[11/09 21:29:33    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1367.5M
[11/09 21:29:33    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1367.5M
[11/09 21:29:33    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1370.7M
[11/09 21:29:33    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1370.7M
[11/09 21:29:33    300s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:33    300s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:29:33    300s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:33    300s] |     1.52%|        -|   0.100|   0.000|   0:00:00.0| 1485.1M|
[11/09 21:29:33    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:33    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:33    300s] |     1.52%|        -|   0.100|   0.000|   0:00:00.0| 1485.1M|
[11/09 21:29:33    300s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:33    300s] 
[11/09 21:29:33    300s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1485.1M) ***
[11/09 21:29:33    300s] End: GigaOpt high fanout net optimization
[11/09 21:29:33    300s] Begin: GigaOpt DRV Optimization
[11/09 21:29:33    300s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:29:33    300s] Info: 16 io nets excluded
[11/09 21:29:33    300s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:33    300s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:33    300s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=1466.1M
[11/09 21:29:33    300s] #spOpts: mergeVia=F 
[11/09 21:29:33    300s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=1466.1M
[11/09 21:29:33    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1466.1M
[11/09 21:29:33    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1466.1M
[11/09 21:29:33    300s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:33    300s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:29:33    300s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:33    300s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:29:33    300s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:33    300s] Info: violation cost 27.978407 (cap = 27.978407, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:33    300s] |     0   |     0   |    31   |     31  |     0   |     0   |     0   |     0   | 3.56 |          0|          0|          0|   1.52  |            |           |
[11/09 21:29:33    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:33    300s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |         31|          0|          0|   1.56  |   0:00:00.0|    1485.1M|
[11/09 21:29:33    300s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:33    300s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   1.56  |   0:00:00.0|    1485.1M|
[11/09 21:29:33    300s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:33    300s] 
[11/09 21:29:33    300s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1485.1M) ***
[11/09 21:29:33    300s] 
[11/09 21:29:33    300s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:29:33    300s] End: GigaOpt DRV Optimization
[11/09 21:29:33    300s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1342.8M, totSessionCpu=0:05:01 **
[11/09 21:29:33    300s] Begin: GigaOpt Global Optimization
[11/09 21:29:33    300s] *info: use new DP (enabled)
[11/09 21:29:33    300s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:29:33    300s] Info: 16 io nets excluded
[11/09 21:29:33    300s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:33    300s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:29:33    300s] ### Creating PhyDesignMc. totSessionCpu=0:05:01 mem=1342.8M
[11/09 21:29:33    300s] #spOpts: mergeVia=F 
[11/09 21:29:33    300s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=1342.8M
[11/09 21:29:34    300s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1342.8M
[11/09 21:29:34    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1342.8M
[11/09 21:29:34    300s] *info: 16 io nets excluded
[11/09 21:29:34    300s] *info: 2 clock nets excluded
[11/09 21:29:34    300s] *info: 2 special nets excluded.
[11/09 21:29:34    300s] *info: 9 no-driver nets excluded.
[11/09 21:29:34    301s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:29:34    301s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:29:34    301s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:29:34    301s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:29:34    301s] |   0.000|   0.000|     1.56%|   0:00:00.0| 1492.3M|     osu05|       NA| NA                                                 |
[11/09 21:29:34    301s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1492.3M) ***
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1492.3M) ***
[11/09 21:29:34    301s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:29:34    301s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:29:34    301s] End: GigaOpt Global Optimization
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] Active setup views:
[11/09 21:29:34    301s]  osu05
[11/09 21:29:34    301s]   Dominating endpoints: 0
[11/09 21:29:34    301s]   Dominating TNS: -0.000
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] *** Timing Is met
[11/09 21:29:34    301s] *** Check timing (0:00:00.0)
[11/09 21:29:34    301s] Info: 16 io nets excluded
[11/09 21:29:34    301s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:34    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1356.8M
[11/09 21:29:34    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1356.8M
[11/09 21:29:34    301s] **INFO: Flow update: Design is easy to close.
[11/09 21:29:34    301s] *** Timing Is met
[11/09 21:29:34    301s] *** Check timing (0:00:00.0)
[11/09 21:29:34    301s] *** Timing Is met
[11/09 21:29:34    301s] *** Check timing (0:00:00.0)
[11/09 21:29:34    301s] Info: 16 io nets excluded
[11/09 21:29:34    301s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:34    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1354.8M
[11/09 21:29:34    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1354.8M
[11/09 21:29:34    301s] Begin: Area Reclaim Optimization
[11/09 21:29:34    301s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:34    301s] ### Creating PhyDesignMc. totSessionCpu=0:05:01 mem=1492.3M
[11/09 21:29:34    301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=1492.3M
[11/09 21:29:34    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1492.3M
[11/09 21:29:34    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1492.3M
[11/09 21:29:34    301s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.56
[11/09 21:29:34    301s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:34    301s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:29:34    301s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:34    301s] |     1.56%|        -|   0.000|   0.000|   0:00:00.0| 1492.3M|
[11/09 21:29:34    301s] |     1.56%|        2|   0.000|   0.000|   0:00:00.0| 1492.3M|
[11/09 21:29:34    301s] |     1.56%|        0|   0.000|   0.000|   0:00:00.0| 1492.3M|
[11/09 21:29:34    301s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:34    301s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.56
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 0 **
[11/09 21:29:34    301s] --------------------------------------------------------------
[11/09 21:29:34    301s] |                                   | Total     | Sequential |
[11/09 21:29:34    301s] --------------------------------------------------------------
[11/09 21:29:34    301s] | Num insts resized                 |       0  |       0    |
[11/09 21:29:34    301s] | Num insts undone                  |       0  |       0    |
[11/09 21:29:34    301s] | Num insts Downsized               |       0  |       0    |
[11/09 21:29:34    301s] | Num insts Samesized               |       0  |       0    |
[11/09 21:29:34    301s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:29:34    301s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:29:34    301s] --------------------------------------------------------------
[11/09 21:29:34    301s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 21:29:34    301s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1358.78M, totSessionCpu=0:05:01).
[11/09 21:29:34    301s] *** Steiner Routed Nets: 10.935%; Threshold: 100; Threshold for Hold: 100
[11/09 21:29:34    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=1358.8M
[11/09 21:29:34    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=1358.8M
[11/09 21:29:34    301s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:29:34    301s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:29:34    301s] [NR-eGR] Initial Peak syMemory usage = 1358.8 MB
[11/09 21:29:34    301s] (I)       Reading DB...
[11/09 21:29:34    301s] (I)       congestionReportName   : 
[11/09 21:29:34    301s] (I)       layerRangeFor2DCongestion : 
[11/09 21:29:34    301s] (I)       buildTerm2TermWires    : 1
[11/09 21:29:34    301s] (I)       doTrackAssignment      : 1
[11/09 21:29:34    301s] (I)       dumpBookshelfFiles     : 0
[11/09 21:29:34    301s] (I)       numThreads             : 1
[11/09 21:29:34    301s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:29:34    301s] (I)       honorPin               : false
[11/09 21:29:34    301s] (I)       honorPinGuide          : true
[11/09 21:29:34    301s] (I)       honorPartition         : false
[11/09 21:29:34    301s] (I)       allowPartitionCrossover: false
[11/09 21:29:34    301s] (I)       honorSingleEntry       : true
[11/09 21:29:34    301s] (I)       honorSingleEntryStrong : true
[11/09 21:29:34    301s] (I)       handleViaSpacingRule   : false
[11/09 21:29:34    301s] (I)       handleEolSpacingRule   : false
[11/09 21:29:34    301s] (I)       PDConstraint           : none
[11/09 21:29:34    301s] (I)       expBetterNDRHandling   : false
[11/09 21:29:34    301s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:29:34    301s] (I)       routingEffortLevel     : 3
[11/09 21:29:34    301s] (I)       effortLevel            : standard
[11/09 21:29:34    301s] [NR-eGR] minRouteLayer          : 2
[11/09 21:29:34    301s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:29:34    301s] (I)       numRowsPerGCell        : 1
[11/09 21:29:34    301s] (I)       speedUpLargeDesign     : 0
[11/09 21:29:34    301s] (I)       speedUpBlkViolationClean: 1
[11/09 21:29:34    301s] (I)       multiThreadingTA       : 1
[11/09 21:29:34    301s] (I)       blockedPinEscape       : 1
[11/09 21:29:34    301s] (I)       blkAwareLayerSwitching : 1
[11/09 21:29:34    301s] (I)       betterClockWireModeling: 1
[11/09 21:29:34    301s] (I)       congestionCleanMode    : 0
[11/09 21:29:34    301s] (I)       optimizationMode       : false
[11/09 21:29:34    301s] (I)       routeSecondPG          : false
[11/09 21:29:34    301s] (I)       punchThroughDistance   : 500.00
[11/09 21:29:34    301s] (I)       scenicBound            : 1.15
[11/09 21:29:34    301s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:29:34    301s] (I)       source-to-sink ratio   : 0.00
[11/09 21:29:34    301s] (I)       targetCongestionRatioH : 1.00
[11/09 21:29:34    301s] (I)       targetCongestionRatioV : 1.00
[11/09 21:29:34    301s] (I)       layerCongestionRatio   : 0.70
[11/09 21:29:34    301s] (I)       m1CongestionRatio      : 0.10
[11/09 21:29:34    301s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:29:34    301s] (I)       localRouteEffort       : 1.00
[11/09 21:29:34    301s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:29:34    301s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:29:34    301s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:29:34    301s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:29:34    301s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:29:34    301s] (I)       blockTrack             : 
[11/09 21:29:34    301s] (I)       routeVias              : 
[11/09 21:29:34    301s] (I)       readTROption           : true
[11/09 21:29:34    301s] (I)       extraSpacingFactor     : 1.00
[11/09 21:29:34    301s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:29:34    301s] (I)       routeSelectedNetsOnly  : false
[11/09 21:29:34    301s] (I)       before initializing RouteDB syMemory usage = 1358.8 MB
[11/09 21:29:34    301s] (I)       starting read tracks
[11/09 21:29:34    301s] (I)       build grid graph
[11/09 21:29:34    301s] (I)       build grid graph start
[11/09 21:29:34    301s] [NR-eGR] Layer1 has no routable track
[11/09 21:29:34    301s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:29:34    301s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:29:34    301s] (I)       build grid graph end
[11/09 21:29:34    301s] (I)       numViaLayers=2
[11/09 21:29:34    301s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:29:34    301s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:29:34    301s] (I)       end build via table
[11/09 21:29:34    301s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:29:34    301s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:29:34    301s] (I)       readDataFromPlaceDB
[11/09 21:29:34    301s] (I)       Read net information..
[11/09 21:29:34    301s] [NR-eGR] Read numTotalNets=695  numIgnoredNets=18
[11/09 21:29:34    301s] (I)       Read testcase time = 0.000 seconds
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] (I)       build grid graph start
[11/09 21:29:34    301s] (I)       build grid graph end
[11/09 21:29:34    301s] (I)       Model blockage into capacity
[11/09 21:29:34    301s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:29:34    301s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:29:34    301s] (I)       blocked area on Layer2 : 3128145570000  (11.36%)
[11/09 21:29:34    301s] (I)       blocked area on Layer3 : 1775168010000  (6.45%)
[11/09 21:29:34    301s] (I)       Modeling time = 0.010 seconds
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] (I)       totalPins=2265  totalGlobalPin=2101 (92.76%)
[11/09 21:29:34    301s] (I)       Number of ignored nets = 18
[11/09 21:29:34    301s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:29:34    301s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:29:34    301s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:29:34    301s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:29:34    301s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:29:34    301s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:29:34    301s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:29:34    301s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:29:34    301s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:29:34    301s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:29:34    301s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1358.8 MB
[11/09 21:29:34    301s] (I)       Layer1  viaCost=200.00
[11/09 21:29:34    301s] (I)       Layer2  viaCost=100.00
[11/09 21:29:34    301s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:29:34    301s] (I)       routing area        :  (0, 0) - (5263200, 5232000)
[11/09 21:29:34    301s] (I)       core area           :  (350400, 351000) - (4912800, 4881000)
[11/09 21:29:34    301s] (I)       Site Width          :  2400  (dbu)
[11/09 21:29:34    301s] (I)       Row Height          : 30000  (dbu)
[11/09 21:29:34    301s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:29:34    301s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:29:34    301s] (I)       grid                :   175   174     3
[11/09 21:29:34    301s] (I)       vertical capacity   :     0 30000     0
[11/09 21:29:34    301s] (I)       horizontal capacity :     0     0 30000
[11/09 21:29:34    301s] (I)       Default wire width  :   900   900  1500
[11/09 21:29:34    301s] (I)       Default wire space  :   900   900   900
[11/09 21:29:34    301s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:29:34    301s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:29:34    301s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:29:34    301s] (I)       Total num of tracks :     0  2193  1744
[11/09 21:29:34    301s] (I)       Num of masks        :     1     1     1
[11/09 21:29:34    301s] (I)       Num of trim masks   :     0     0     0
[11/09 21:29:34    301s] (I)       --------------------------------------------------------
[11/09 21:29:34    301s] 
[11/09 21:29:34    301s] [NR-eGR] ============ Routing rule table ============
[11/09 21:29:34    301s] [NR-eGR] Rule id 0. Nets 677 
[11/09 21:29:34    301s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:29:34    301s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:29:34    301s] [NR-eGR] ========================================
[11/09 21:29:34    301s] [NR-eGR] 
[11/09 21:29:34    301s] (I)       After initializing earlyGlobalRoute syMemory usage = 1358.8 MB
[11/09 21:29:34    301s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:29:34    301s] (I)       ============= Initialization =============
[11/09 21:29:34    301s] (I)       total 2D Cap : 661000 = (295394 H, 365606 V)
[11/09 21:29:34    301s] [NR-eGR] Layer group 1: route 677 net(s) in layer range [2, 3]
[11/09 21:29:34    301s] (I)       ============  Phase 1a Route ============
[11/09 21:29:34    301s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:29:34    301s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:29:34    301s] (I)       Usage: 4647 = (2305 H, 2342 V) = (0.78% H, 0.64% V) = (6.915e+04um H, 7.026e+04um V)
[11/09 21:29:34    301s] (I)       
[11/09 21:29:34    301s] (I)       ============  Phase 1b Route ============
[11/09 21:29:34    301s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:29:34    301s] (I)       Usage: 4647 = (2305 H, 2342 V) = (0.78% H, 0.64% V) = (6.915e+04um H, 7.026e+04um V)
[11/09 21:29:34    301s] (I)       
[11/09 21:29:34    301s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394100e+05um
[11/09 21:29:34    301s] (I)       ============  Phase 1c Route ============
[11/09 21:29:34    301s] (I)       Level2 Grid: 35 x 35
[11/09 21:29:34    301s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:29:34    301s] (I)       Usage: 4647 = (2305 H, 2342 V) = (0.78% H, 0.64% V) = (6.915e+04um H, 7.026e+04um V)
[11/09 21:29:34    301s] (I)       
[11/09 21:29:34    301s] (I)       ============  Phase 1d Route ============
[11/09 21:29:34    301s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:29:34    301s] (I)       Usage: 4647 = (2305 H, 2342 V) = (0.78% H, 0.64% V) = (6.915e+04um H, 7.026e+04um V)
[11/09 21:29:34    301s] (I)       
[11/09 21:29:34    301s] (I)       ============  Phase 1e Route ============
[11/09 21:29:34    301s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:29:34    301s] (I)       Usage: 4647 = (2305 H, 2342 V) = (0.78% H, 0.64% V) = (6.915e+04um H, 7.026e+04um V)
[11/09 21:29:34    301s] (I)       
[11/09 21:29:34    301s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394100e+05um
[11/09 21:29:34    301s] [NR-eGR] 
[11/09 21:29:34    301s] (I)       ============  Phase 1l Route ============
[11/09 21:29:34    301s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:29:34    301s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:29:34    301s] (I)       total 2D Cap : 661401 = (295470 H, 365931 V)
[11/09 21:29:34    301s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:29:34    301s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:29:34    301s] (I)       ============= track Assignment ============
[11/09 21:29:34    301s] (I)       extract Global 3D Wires
[11/09 21:29:34    301s] (I)       Extract Global WL : time=0.00
[11/09 21:29:34    301s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:29:34    301s] (I)       Initialization real time=0.00 seconds
[11/09 21:29:34    301s] (I)       Kernel real time=0.01 seconds
[11/09 21:29:34    301s] (I)       End Greedy Track Assignment
[11/09 21:29:34    301s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2249
[11/09 21:29:34    301s] [NR-eGR] Layer2(metal2)(V) length: 7.390215e+04um, number of vias: 3399
[11/09 21:29:34    301s] [NR-eGR] Layer3(metal3)(H) length: 7.120080e+04um, number of vias: 0
[11/09 21:29:34    301s] [NR-eGR] Total length: 1.451030e+05um, number of vias: 5648
[11/09 21:29:34    301s] [NR-eGR] End Peak syMemory usage = 1333.1 MB
[11/09 21:29:34    301s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/09 21:29:34    301s] Extraction called for design 'layout_lab_design' of instances=691 and nets=704 using extraction engine 'preRoute' .
[11/09 21:29:34    301s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:34    301s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:34    301s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:34    301s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:34    301s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:34    301s]       RC Corner Indexes            0   
[11/09 21:29:34    301s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:34    301s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:34    301s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:34    301s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:34    301s] Shrink Factor                : 1.00000
[11/09 21:29:34    301s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:34    301s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:34    301s] Using capacitance table file ...
[11/09 21:29:34    301s] Updating RC grid for preRoute extraction ...
[11/09 21:29:34    301s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:34    301s] Initializing multi-corner resistance tables ...
[11/09 21:29:34    301s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1333.062M)
[11/09 21:29:34    301s] Compute RC Scale Done ...
[11/09 21:29:34    301s] #################################################################################
[11/09 21:29:34    301s] # Design Stage: PreRoute
[11/09 21:29:34    301s] # Design Name: layout_lab_design
[11/09 21:29:34    301s] # Design Mode: 90nm
[11/09 21:29:34    301s] # Analysis Mode: MMMC OCV 
[11/09 21:29:34    301s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:34    301s] # Signoff Settings: SI Off 
[11/09 21:29:34    301s] #################################################################################
[11/09 21:29:34    301s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:34    301s] Calculate early delays in OCV mode...
[11/09 21:29:34    301s] Calculate late delays in OCV mode...
[11/09 21:29:34    301s] Topological Sorting (CPU = 0:00:00.0, MEM = 1388.3M, InitMEM = 1388.3M)
[11/09 21:29:35    301s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:35    301s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:35    301s] Total number of fetched objects 695
[11/09 21:29:35    301s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:35    301s] End delay calculation. (MEM=1399.57 CPU=0:00:00.3 REAL=0:00:01.0)
[11/09 21:29:35    301s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1399.6M) ***
[11/09 21:29:35    301s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:29:35    301s] Info: 16 io nets excluded
[11/09 21:29:35    301s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:35    301s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:35    301s] ### Creating PhyDesignMc. totSessionCpu=0:05:02 mem=1399.6M
[11/09 21:29:35    301s] Core basic site is core
[11/09 21:29:35    301s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:35    301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:02 mem=1399.6M
[11/09 21:29:35    301s] ### Creating LA Mngr. totSessionCpu=0:05:02 mem=1399.6M
[11/09 21:29:35    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:02 mem=1399.6M
[11/09 21:29:35    301s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:35    301s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:29:35    301s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:35    301s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:29:35    301s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:35    301s] Info: violation cost 0.036978 (cap = 0.036978, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:35    301s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   1.56  |            |           |
[11/09 21:29:35    301s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:35    301s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          2|          0|          0|   1.56  |   0:00:00.0|    1491.1M|
[11/09 21:29:35    301s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:35    301s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   1.56  |   0:00:00.0|    1491.1M|
[11/09 21:29:35    301s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:35    301s] 
[11/09 21:29:35    301s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1491.1M) ***
[11/09 21:29:35    301s] 
[11/09 21:29:35    301s] *** Starting refinePlace (0:05:02 mem=1507.1M) ***
[11/09 21:29:35    301s] Total net bbox length = 1.174e+05 (6.010e+04 5.733e+04) (ext = 4.134e+04)
[11/09 21:29:35    301s] Starting refinePlace ...
[11/09 21:29:35    301s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:35    301s] Move report: legalization moves 29 insts, mean move: 8.11 um, max move: 34.80 um
[11/09 21:29:35    301s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC218_nfifo_empty): (3741.60, 981.00) --> (3746.40, 951.00)
[11/09 21:29:35    301s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1507.1MB) @(0:05:02 - 0:05:02).
[11/09 21:29:35    301s] Move report: Detail placement moves 29 insts, mean move: 8.11 um, max move: 34.80 um
[11/09 21:29:35    301s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC218_nfifo_empty): (3741.60, 981.00) --> (3746.40, 951.00)
[11/09 21:29:35    301s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1507.1MB
[11/09 21:29:35    301s] Statistics of distance of Instance movement in refine placement:
[11/09 21:29:35    301s]   maximum (X+Y) =        34.80 um
[11/09 21:29:35    301s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC218_nfifo_empty) with max move: (3741.6, 981) -> (3746.4, 951)
[11/09 21:29:35    301s]   mean    (X+Y) =         8.11 um
[11/09 21:29:35    301s] Summary Report:
[11/09 21:29:35    301s] Instances move: 29 (out of 669 movable)
[11/09 21:29:35    301s] Instances flipped: 0
[11/09 21:29:35    301s] Mean displacement: 8.11 um
[11/09 21:29:35    301s] Max displacement: 34.80 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC218_nfifo_empty) (3741.6, 981) -> (3746.4, 951)
[11/09 21:29:35    301s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:29:35    301s] Total instances moved : 29
[11/09 21:29:35    301s] Total net bbox length = 1.177e+05 (6.028e+04 5.740e+04) (ext = 4.131e+04)
[11/09 21:29:35    301s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1507.1MB
[11/09 21:29:35    301s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1507.1MB) @(0:05:02 - 0:05:02).
[11/09 21:29:35    301s] *** Finished refinePlace (0:05:02 mem=1507.1M) ***
[11/09 21:29:35    302s] *** maximum move = 34.80 um ***
[11/09 21:29:35    302s] *** Finished re-routing un-routed nets (1507.1M) ***
[11/09 21:29:35    302s] 
[11/09 21:29:35    302s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1507.1M) ***
[11/09 21:29:35    302s] End: GigaOpt postEco DRV Optimization
[11/09 21:29:35    302s] **INFO: Flow update: Design timing is met.
[11/09 21:29:35    302s] **INFO: Flow update: Design timing is met.
[11/09 21:29:35    302s] **INFO: Flow update: Design timing is met.
[11/09 21:29:35    302s] *** Steiner Routed Nets: 2.582%; Threshold: 100; Threshold for Hold: 100
[11/09 21:29:35    302s] Start to check current routing status for nets...
[11/09 21:29:35    302s] Using hname+ instead name for net compare
[11/09 21:29:35    302s] All nets are already routed correctly.
[11/09 21:29:35    302s] End to check current routing status for nets (mem=1488.1M)
[11/09 21:29:35    302s] doiPBLastSyncSlave
[11/09 21:29:35    302s] Extraction called for design 'layout_lab_design' of instances=693 and nets=706 using extraction engine 'preRoute' .
[11/09 21:29:35    302s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:35    302s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:35    302s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:35    302s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:35    302s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:35    302s]       RC Corner Indexes            0   
[11/09 21:29:35    302s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:35    302s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:35    302s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:35    302s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:35    302s] Shrink Factor                : 1.00000
[11/09 21:29:35    302s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:35    302s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:35    302s] Using capacitance table file ...
[11/09 21:29:35    302s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:35    302s] Initializing multi-corner resistance tables ...
[11/09 21:29:35    302s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1331.633M)
[11/09 21:29:35    302s] *** Steiner Routed Nets: 2.582%; Threshold: 100; Threshold for Hold: 100
[11/09 21:29:35    302s] ### Creating LA Mngr. totSessionCpu=0:05:02 mem=1331.6M
[11/09 21:29:35    302s] ### Creating LA Mngr, finished. totSessionCpu=0:05:02 mem=1331.6M
[11/09 21:29:35    302s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:29:35    302s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:29:35    302s] [PSP] Initial Peak syMemory usage = 1331.6 MB
[11/09 21:29:35    302s] (I)       Reading DB...
[11/09 21:29:35    302s] (I)       congestionReportName   : 
[11/09 21:29:35    302s] (I)       layerRangeFor2DCongestion : 
[11/09 21:29:35    302s] (I)       buildTerm2TermWires    : 1
[11/09 21:29:35    302s] (I)       doTrackAssignment      : 1
[11/09 21:29:35    302s] (I)       dumpBookshelfFiles     : 0
[11/09 21:29:35    302s] (I)       numThreads             : 1
[11/09 21:29:35    302s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:29:35    302s] (I)       honorPin               : false
[11/09 21:29:35    302s] (I)       honorPinGuide          : true
[11/09 21:29:35    302s] (I)       honorPartition         : false
[11/09 21:29:35    302s] (I)       allowPartitionCrossover: false
[11/09 21:29:35    302s] (I)       honorSingleEntry       : true
[11/09 21:29:35    302s] (I)       honorSingleEntryStrong : true
[11/09 21:29:35    302s] (I)       handleViaSpacingRule   : false
[11/09 21:29:35    302s] (I)       handleEolSpacingRule   : false
[11/09 21:29:35    302s] (I)       PDConstraint           : none
[11/09 21:29:35    302s] (I)       expBetterNDRHandling   : false
[11/09 21:29:35    302s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:29:35    302s] (I)       routingEffortLevel     : 3
[11/09 21:29:35    302s] (I)       effortLevel            : standard
[11/09 21:29:35    302s] [NR-eGR] minRouteLayer          : 2
[11/09 21:29:35    302s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:29:35    302s] (I)       numRowsPerGCell        : 1
[11/09 21:29:35    302s] (I)       speedUpLargeDesign     : 0
[11/09 21:29:35    302s] (I)       speedUpBlkViolationClean: 1
[11/09 21:29:35    302s] (I)       multiThreadingTA       : 1
[11/09 21:29:35    302s] (I)       blockedPinEscape       : 1
[11/09 21:29:35    302s] (I)       blkAwareLayerSwitching : 1
[11/09 21:29:35    302s] (I)       betterClockWireModeling: 1
[11/09 21:29:35    302s] (I)       congestionCleanMode    : 0
[11/09 21:29:35    302s] (I)       optimizationMode       : false
[11/09 21:29:35    302s] (I)       routeSecondPG          : false
[11/09 21:29:35    302s] (I)       punchThroughDistance   : 500.00
[11/09 21:29:35    302s] (I)       scenicBound            : 1.15
[11/09 21:29:35    302s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:29:35    302s] (I)       source-to-sink ratio   : 0.00
[11/09 21:29:35    302s] (I)       targetCongestionRatioH : 1.00
[11/09 21:29:35    302s] (I)       targetCongestionRatioV : 1.00
[11/09 21:29:35    302s] (I)       layerCongestionRatio   : 0.70
[11/09 21:29:35    302s] (I)       m1CongestionRatio      : 0.10
[11/09 21:29:35    302s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:29:35    302s] (I)       localRouteEffort       : 1.00
[11/09 21:29:35    302s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:29:35    302s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:29:35    302s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:29:35    302s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:29:35    302s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:29:35    302s] (I)       blockTrack             : 
[11/09 21:29:35    302s] (I)       routeVias              : 
[11/09 21:29:35    302s] (I)       readTROption           : true
[11/09 21:29:35    302s] (I)       extraSpacingFactor     : 1.00
[11/09 21:29:35    302s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:29:35    302s] (I)       routeSelectedNetsOnly  : false
[11/09 21:29:35    302s] (I)       before initializing RouteDB syMemory usage = 1331.6 MB
[11/09 21:29:35    302s] (I)       starting read tracks
[11/09 21:29:35    302s] (I)       build grid graph
[11/09 21:29:35    302s] (I)       build grid graph start
[11/09 21:29:35    302s] [NR-eGR] Layer1 has no routable track
[11/09 21:29:35    302s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:29:35    302s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:29:35    302s] (I)       build grid graph end
[11/09 21:29:35    302s] (I)       numViaLayers=2
[11/09 21:29:35    302s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:29:35    302s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:29:35    302s] (I)       end build via table
[11/09 21:29:35    302s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:29:35    302s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:29:35    302s] (I)       readDataFromPlaceDB
[11/09 21:29:35    302s] (I)       Read net information..
[11/09 21:29:35    302s] [NR-eGR] Read numTotalNets=697  numIgnoredNets=16
[11/09 21:29:35    302s] (I)       Read testcase time = 0.000 seconds
[11/09 21:29:35    302s] 
[11/09 21:29:35    302s] (I)       build grid graph start
[11/09 21:29:35    302s] (I)       build grid graph end
[11/09 21:29:35    302s] (I)       Model blockage into capacity
[11/09 21:29:35    302s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:29:35    302s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:29:35    302s] (I)       blocked area on Layer2 : 3128145570000  (11.36%)
[11/09 21:29:35    302s] (I)       blocked area on Layer3 : 1775168010000  (6.45%)
[11/09 21:29:35    302s] (I)       Modeling time = 0.010 seconds
[11/09 21:29:35    302s] 
[11/09 21:29:35    302s] (I)       totalPins=2273  totalGlobalPin=2113 (92.96%)
[11/09 21:29:35    302s] (I)       Number of ignored nets = 16
[11/09 21:29:35    302s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:29:35    302s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:29:35    302s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:29:35    302s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:29:35    302s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:29:35    302s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:29:35    302s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:29:35    302s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:29:35    302s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:29:35    302s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:29:35    302s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1331.6 MB
[11/09 21:29:35    302s] (I)       Layer1  viaCost=200.00
[11/09 21:29:35    302s] (I)       Layer2  viaCost=100.00
[11/09 21:29:35    302s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:29:35    302s] (I)       routing area        :  (0, 0) - (5263200, 5232000)
[11/09 21:29:35    302s] (I)       core area           :  (350400, 351000) - (4912800, 4881000)
[11/09 21:29:35    302s] (I)       Site Width          :  2400  (dbu)
[11/09 21:29:35    302s] (I)       Row Height          : 30000  (dbu)
[11/09 21:29:35    302s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:29:35    302s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:29:35    302s] (I)       grid                :   175   174     3
[11/09 21:29:35    302s] (I)       vertical capacity   :     0 30000     0
[11/09 21:29:35    302s] (I)       horizontal capacity :     0     0 30000
[11/09 21:29:35    302s] (I)       Default wire width  :   900   900  1500
[11/09 21:29:35    302s] (I)       Default wire space  :   900   900   900
[11/09 21:29:35    302s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:29:35    302s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:29:35    302s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:29:35    302s] (I)       Total num of tracks :     0  2193  1744
[11/09 21:29:35    302s] (I)       Num of masks        :     1     1     1
[11/09 21:29:35    302s] (I)       Num of trim masks   :     0     0     0
[11/09 21:29:35    302s] (I)       --------------------------------------------------------
[11/09 21:29:35    302s] 
[11/09 21:29:35    302s] [NR-eGR] ============ Routing rule table ============
[11/09 21:29:35    302s] [NR-eGR] Rule id 0. Nets 681 
[11/09 21:29:35    302s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:29:35    302s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:29:35    302s] [NR-eGR] ========================================
[11/09 21:29:35    302s] [NR-eGR] 
[11/09 21:29:35    302s] (I)       After initializing earlyGlobalRoute syMemory usage = 1331.6 MB
[11/09 21:29:35    302s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:29:35    302s] (I)       ============= Initialization =============
[11/09 21:29:35    302s] (I)       total 2D Cap : 661000 = (295394 H, 365606 V)
[11/09 21:29:35    302s] [NR-eGR] Layer group 1: route 681 net(s) in layer range [2, 3]
[11/09 21:29:35    302s] (I)       ============  Phase 1a Route ============
[11/09 21:29:35    302s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:29:35    302s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:29:35    302s] (I)       Usage: 4651 = (2307 H, 2344 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.032e+04um V)
[11/09 21:29:35    302s] (I)       
[11/09 21:29:35    302s] (I)       ============  Phase 1b Route ============
[11/09 21:29:35    302s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:29:35    302s] (I)       Usage: 4651 = (2307 H, 2344 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.032e+04um V)
[11/09 21:29:35    302s] (I)       
[11/09 21:29:35    302s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.395300e+05um
[11/09 21:29:35    302s] (I)       ============  Phase 1c Route ============
[11/09 21:29:35    302s] (I)       Level2 Grid: 35 x 35
[11/09 21:29:35    302s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:29:35    302s] (I)       Usage: 4651 = (2307 H, 2344 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.032e+04um V)
[11/09 21:29:35    302s] (I)       
[11/09 21:29:35    302s] (I)       ============  Phase 1d Route ============
[11/09 21:29:35    302s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:29:35    302s] (I)       Usage: 4651 = (2307 H, 2344 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.032e+04um V)
[11/09 21:29:35    302s] (I)       
[11/09 21:29:35    302s] (I)       ============  Phase 1e Route ============
[11/09 21:29:35    302s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:29:35    302s] (I)       Usage: 4651 = (2307 H, 2344 V) = (0.78% H, 0.64% V) = (6.921e+04um H, 7.032e+04um V)
[11/09 21:29:35    302s] (I)       
[11/09 21:29:35    302s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.395300e+05um
[11/09 21:29:35    302s] [NR-eGR] 
[11/09 21:29:35    302s] (I)       ============  Phase 1l Route ============
[11/09 21:29:35    302s] (I)       Phase 1l runs 0.01 seconds
[11/09 21:29:35    302s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:29:35    302s] (I)       total 2D Cap : 661401 = (295470 H, 365931 V)
[11/09 21:29:35    302s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:29:35    302s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:29:35    302s] (I)       ============= track Assignment ============
[11/09 21:29:35    302s] (I)       extract Global 3D Wires
[11/09 21:29:35    302s] (I)       Extract Global WL : time=0.00
[11/09 21:29:35    302s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:29:35    302s] (I)       Initialization real time=0.00 seconds
[11/09 21:29:35    302s] (I)       Kernel real time=0.01 seconds
[11/09 21:29:35    302s] (I)       End Greedy Track Assignment
[11/09 21:29:35    302s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2257
[11/09 21:29:35    302s] [NR-eGR] Layer2(metal2)(V) length: 7.396515e+04um, number of vias: 3450
[11/09 21:29:35    302s] [NR-eGR] Layer3(metal3)(H) length: 7.128240e+04um, number of vias: 0
[11/09 21:29:35    302s] [NR-eGR] Total length: 1.452476e+05um, number of vias: 5707
[11/09 21:29:35    302s] [NR-eGR] End Peak syMemory usage = 1331.6 MB
[11/09 21:29:35    302s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:29:35    302s] Extraction called for design 'layout_lab_design' of instances=693 and nets=706 using extraction engine 'preRoute' .
[11/09 21:29:35    302s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:35    302s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:35    302s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:35    302s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:35    302s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:35    302s]       RC Corner Indexes            0   
[11/09 21:29:35    302s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:35    302s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:35    302s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:35    302s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:35    302s] Shrink Factor                : 1.00000
[11/09 21:29:35    302s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:35    302s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:35    302s] Using capacitance table file ...
[11/09 21:29:35    302s] Updating RC grid for preRoute extraction ...
[11/09 21:29:35    302s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:35    302s] Initializing multi-corner resistance tables ...
[11/09 21:29:35    302s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1331.633M)
[11/09 21:29:35    302s] Compute RC Scale Done ...
[11/09 21:29:35    302s] WARN: Correct the flow
[11/09 21:29:35    302s] #################################################################################
[11/09 21:29:35    302s] # Design Stage: PreRoute
[11/09 21:29:35    302s] # Design Name: layout_lab_design
[11/09 21:29:35    302s] # Design Mode: 90nm
[11/09 21:29:35    302s] # Analysis Mode: MMMC OCV 
[11/09 21:29:35    302s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:35    302s] # Signoff Settings: SI Off 
[11/09 21:29:35    302s] #################################################################################
[11/09 21:29:35    302s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:35    302s] Calculate early delays in OCV mode...
[11/09 21:29:35    302s] Calculate late delays in OCV mode...
[11/09 21:29:35    302s] Topological Sorting (CPU = 0:00:00.0, MEM = 1386.9M, InitMEM = 1386.9M)
[11/09 21:29:35    302s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:35    302s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:35    302s] Total number of fetched objects 697
[11/09 21:29:35    302s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:35    302s] End delay calculation. (MEM=1398.88 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:29:35    302s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1398.9M) ***
[11/09 21:29:35    302s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1326.1M, totSessionCpu=0:05:02 **
[11/09 21:29:35    302s] *** Finished optDesign ***
[11/09 21:29:35    302s] 
[11/09 21:29:35    302s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.0 real=0:00:03.9)
[11/09 21:29:35    302s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:29:35    302s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:29:35    302s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:29:35    302s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:29:35    302s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:29:35    302s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:29:35    302s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:29:35    302s] *** Starting "NanoPlace(TM) placement v#1 (mem=1303.9M)" ...
[11/09 21:29:35    302s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:29:35    302s] #std cell=669 (0 fixed + 669 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:29:35    302s] #ioInst=24 #net=697 #term=2305 #term/net=3.31, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:29:35    302s] stdCell: 669 single + 0 double + 0 multi
[11/09 21:29:35    302s] Total standard cell length = 10.7280 (mm), area = 0.3218 (mm^2)
[11/09 21:29:35    302s] Core basic site is core
[11/09 21:29:35    302s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:35    302s] Apply auto density screen in pre-place stage.
[11/09 21:29:35    302s] Auto density screen increases utilization from 0.016 to 0.016
[11/09 21:29:35    302s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.9M
[11/09 21:29:35    302s] Average module density = 0.016.
[11/09 21:29:35    302s] Density for the design = 0.016.
[11/09 21:29:35    302s]        = stdcell_area 4470 sites (321840 um^2) / alloc_area 286156 sites (20603268 um^2).
[11/09 21:29:35    302s] Pin Density = 0.008030.
[11/09 21:29:35    302s]             = total # of pins 2305 / total area 287051.
[11/09 21:29:35    302s] Initial padding reaches pin density 0.410 for top
[11/09 21:29:35    302s] Initial padding increases density from 0.016 to 0.026 for top
[11/09 21:29:35    302s] === lastAutoLevel = 8 
[11/09 21:29:35    302s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:29:35    302s] Iteration  1: Total net bbox = 1.204e+05 (6.40e+04 5.65e+04)
[11/09 21:29:35    302s]               Est.  stn bbox = 1.534e+05 (7.89e+04 7.45e+04)
[11/09 21:29:35    302s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.9M
[11/09 21:29:36    302s] Iteration  8: Total net bbox = 1.029e+05 (5.44e+04 4.85e+04)
[11/09 21:29:36    302s]               Est.  stn bbox = 1.351e+05 (6.90e+04 6.61e+04)
[11/09 21:29:36    302s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1319.9M
[11/09 21:29:36    302s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:29:36    302s] Congestion driven padding in post-place stage.
[11/09 21:29:36    302s] Congestion driven padding increases utilization from 0.026 to 0.026
[11/09 21:29:36    302s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1319.9M
[11/09 21:29:36    302s] Iteration  9: Total net bbox = 1.048e+05 (5.62e+04 4.87e+04)
[11/09 21:29:36    302s]               Est.  stn bbox = 1.371e+05 (7.09e+04 6.63e+04)
[11/09 21:29:36    302s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1319.9M
[11/09 21:29:36    302s] Iteration 10: Total net bbox = 1.048e+05 (5.62e+04 4.87e+04)
[11/09 21:29:36    302s]               Est.  stn bbox = 1.371e+05 (7.09e+04 6.63e+04)
[11/09 21:29:36    302s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1319.9M
[11/09 21:29:37    303s] Iteration 11: Total net bbox = 1.227e+05 (6.35e+04 5.92e+04)
[11/09 21:29:37    303s]               Est.  stn bbox = 1.559e+05 (7.85e+04 7.74e+04)
[11/09 21:29:37    303s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1319.9M
[11/09 21:29:37    303s] Iteration 12: Total net bbox = 1.227e+05 (6.35e+04 5.92e+04)
[11/09 21:29:37    303s]               Est.  stn bbox = 1.559e+05 (7.85e+04 7.74e+04)
[11/09 21:29:37    303s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1319.9M
[11/09 21:29:37    303s] *** cost = 1.227e+05 (6.35e+04 5.92e+04) (cpu for global=0:00:01.2) real=0:00:02.0***
[11/09 21:29:37    303s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[11/09 21:29:37    303s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:29:37    303s] Type 'man IMPSP-9025' for more detail.
[11/09 21:29:37    303s] #spOpts: mergeVia=F 
[11/09 21:29:37    303s] Core basic site is core
[11/09 21:29:37    303s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:37    303s] *** Starting refinePlace (0:05:04 mem=1319.9M) ***
[11/09 21:29:37    303s] Total net bbox length = 1.227e+05 (6.351e+04 5.915e+04) (ext = 4.087e+04)
[11/09 21:29:37    303s] Starting refinePlace ...
[11/09 21:29:37    303s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:37    303s] default core: bins with density >  0.75 =    0 % ( 0 / 256 )
[11/09 21:29:37    303s] Density distribution unevenness ratio = 94.516%
[11/09 21:29:37    303s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:29:37    303s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1319.9MB) @(0:05:04 - 0:05:04).
[11/09 21:29:37    303s] Move report: preRPlace moves 669 insts, mean move: 8.67 um, max move: 22.74 um
[11/09 21:29:37    303s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]): (3598.23, 483.51) --> (3588.00, 471.00)
[11/09 21:29:37    303s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[11/09 21:29:37    303s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:29:37    303s] Placement tweakage begins.
[11/09 21:29:37    303s] wire length = 1.516e+05
[11/09 21:29:37    303s] wire length = 1.469e+05
[11/09 21:29:37    303s] Placement tweakage ends.
[11/09 21:29:37    303s] Move report: tweak moves 112 insts, mean move: 29.51 um, max move: 165.60 um
[11/09 21:29:37    303s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]): (3739.20, 861.00) --> (3844.80, 801.00)
[11/09 21:29:37    303s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:37    303s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1319.9MB) @(0:05:04 - 0:05:04).
[11/09 21:29:37    303s] Move report: Detail placement moves 669 insts, mean move: 12.99 um, max move: 162.28 um
[11/09 21:29:37    303s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]): (3739.05, 857.53) --> (3844.80, 801.00)
[11/09 21:29:37    303s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1319.9MB
[11/09 21:29:37    303s] Statistics of distance of Instance movement in refine placement:
[11/09 21:29:37    303s]   maximum (X+Y) =       162.28 um
[11/09 21:29:37    303s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]) with max move: (3739.05, 857.532) -> (3844.8, 801)
[11/09 21:29:37    303s]   mean    (X+Y) =        12.99 um
[11/09 21:29:37    303s] Total instances flipped for WireLenOpt: 47
[11/09 21:29:37    303s] Summary Report:
[11/09 21:29:37    303s] Instances move: 669 (out of 669 movable)
[11/09 21:29:37    303s] Instances flipped: 0
[11/09 21:29:37    303s] Mean displacement: 12.99 um
[11/09 21:29:37    303s] Max displacement: 162.28 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]) (3739.05, 857.532) -> (3844.8, 801)
[11/09 21:29:37    303s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:29:37    303s] Total instances moved : 669
[11/09 21:29:37    303s] Total net bbox length = 1.198e+05 (6.033e+04 5.949e+04) (ext = 4.069e+04)
[11/09 21:29:37    303s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1319.9MB
[11/09 21:29:37    303s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1319.9MB) @(0:05:04 - 0:05:04).
[11/09 21:29:37    303s] *** Finished refinePlace (0:05:04 mem=1319.9M) ***
[11/09 21:29:37    303s] *** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=1319.9M) ***
[11/09 21:29:37    303s] #spOpts: mergeVia=F 
[11/09 21:29:37    303s] Core basic site is core
[11/09 21:29:37    303s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:37    303s] default core: bins with density >  0.75 =    0 % ( 0 / 256 )
[11/09 21:29:37    303s] Density distribution unevenness ratio = 94.516%
[11/09 21:29:37    303s] *** Finishing placeDesign concurrent flow ***
[11/09 21:29:37    303s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 1281.7M **
[11/09 21:29:37    303s] Command spTest is not supported.
[11/09 21:29:37    303s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:29:37    303s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:29:37    303s] Severity  ID               Count  Summary                                  
[11/09 21:29:37    303s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:29:37    303s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/09 21:29:37    303s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:29:37    303s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:29:37    303s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[11/09 21:29:37    303s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:29:37    303s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:29:37    303s] *** Message Summary: 13 warning(s), 0 error(s)
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s] <CMD> checkPlace
[11/09 21:29:37    303s] Core basic site is core
[11/09 21:29:37    303s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:37    303s] Begin checking placement ... (start mem=1281.7M, init mem=1281.7M)
[11/09 21:29:37    303s] *info: Placed = 669           
[11/09 21:29:37    303s] *info: Unplaced = 0           
[11/09 21:29:37    303s] Placement Density:1.56%(321840/20667672)
[11/09 21:29:37    303s] Placement Density (including fixed std cells):1.56%(321840/20667672)
[11/09 21:29:37    303s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1281.7M)
[11/09 21:29:37    303s] <CMD> sroute
[11/09 21:29:37    303s] #- Begin sroute (date=11/09 21:29:37, mem=1281.7M)
[11/09 21:29:37    303s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:29:37 2019 ***
[11/09 21:29:37    303s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:29:37    303s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s] Begin option processing ...
[11/09 21:29:37    303s] srouteConnectPowerBump set to false
[11/09 21:29:37    303s] routeSpecial set to true
[11/09 21:29:37    303s] srouteConnectConverterPin set to false
[11/09 21:29:37    303s] srouteFollowCorePinEnd set to 3
[11/09 21:29:37    303s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:29:37    303s] sroutePadPinAllPorts set to true
[11/09 21:29:37    303s] sroutePreserveExistingRoutes set to true
[11/09 21:29:37    303s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:29:37    303s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2189.00 megs.
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s] Reading DB technology information...
[11/09 21:29:37    303s] Finished reading DB technology information.
[11/09 21:29:37    303s] Reading floorplan and netlist information...
[11/09 21:29:37    303s] Finished reading floorplan and netlist information.
[11/09 21:29:37    303s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:29:37    303s] Read in 38 macros, 22 used
[11/09 21:29:37    303s] Read in 693 components
[11/09 21:29:37    303s]   669 core components: 0 unplaced, 669 placed, 0 fixed
[11/09 21:29:37    303s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:29:37    303s] Read in 16 logical pins
[11/09 21:29:37    303s] Read in 16 nets
[11/09 21:29:37    303s] Read in 2 special nets, 2 routed
[11/09 21:29:37    303s] Read in 1346 terminals
[11/09 21:29:37    303s] Begin power routing ...
[11/09 21:29:37    303s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:29:37    303s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:29:37    303s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:29:37    303s] CPU time for FollowPin 0 seconds
[11/09 21:29:37    303s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:29:37    303s] CPU time for FollowPin 0 seconds
[11/09 21:29:37    303s]   Number of IO ports routed: 8
[11/09 21:29:37    303s]   Number of Block ports routed: 0
[11/09 21:29:37    303s]   Number of Stripe ports routed: 0
[11/09 21:29:37    303s]   Number of Core ports routed: 304
[11/09 21:29:37    303s]   Number of Pad ports routed: 0
[11/09 21:29:37    303s]   Number of Power Bump ports routed: 0
[11/09 21:29:37    303s]   Number of Followpin connections: 152
[11/09 21:29:37    303s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2189.00 megs.
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s] 
[11/09 21:29:37    303s]  Begin updating DB with routing results ...
[11/09 21:29:37    303s]  Updating DB with 21 via definition ...
[11/09 21:29:37    303s] 
sroute post-processing starts at Sat Nov  9 21:29:37 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:29:37    303s] sroute post-processing ends at Sat Nov  9 21:29:37 2019

sroute post-processing starts at Sat Nov  9 21:29:37 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:29:37    304s] sroute post-processing ends at Sat Nov  9 21:29:37 2019
sroute created 468 wires.
[11/09 21:29:37    304s] ViaGen created 308 vias and deleted 0 via to avoid violation.
[11/09 21:29:37    304s] +--------+----------------+----------------+
[11/09 21:29:37    304s] |  Layer |     Created    |     Deleted    |
[11/09 21:29:37    304s] +--------+----------------+----------------+
[11/09 21:29:37    304s] | metal1 |       466      |       NA       |
[11/09 21:29:37    304s] |   via  |       308      |        0       |
[11/09 21:29:37    304s] | metal2 |        2       |       NA       |
[11/09 21:29:37    304s] +--------+----------------+----------------+
[11/09 21:29:37    304s] #- End sroute (date=11/09 21:29:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1284.0M, current mem=1284.0M)
[11/09 21:29:37    304s] <CMD> trialRoute
[11/09 21:29:37    304s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:29:37    304s] Set wireMPool w/ noThreadCheck
[11/09 21:29:37    304s] *** Starting trialRoute (mem=1281.7M) ***
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Using hname+ instead name for net compare
[11/09 21:29:37    304s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:29:37    304s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:29:37    304s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:29:37    304s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1281.7M)
[11/09 21:29:37    304s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Nr of prerouted/Fixed nets = 16
[11/09 21:29:37    304s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:29:37    304s] routingBox: (1200 1500) (5262000 5230500)
[11/09 21:29:37    304s] coreBox:    (350400 351000) (4912800 4881000)
[11/09 21:29:37    304s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/20
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M):
[11/09 21:29:37    304s] Est net length = 1.419e+05um = 6.954e+04H + 7.233e+04V
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (8.009e+04um 1.294e+05um) = (6633 4312)
[11/09 21:29:37    304s] Obstruct: 1149 = 568 (0.9%H) + 581 (0.9%V)
[11/09 21:29:37    304s] Overflow: 41 = 0 (0.00% H) + 41 (0.06% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M):
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (7.994e+04um 1.294e+05um) = (6621 4312)
[11/09 21:29:37    304s] Overflow: 41 = 0 (0.00% H) + 41 (0.06% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M):
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (7.965e+04um 1.294e+05um) = (6597 4312)
[11/09 21:29:37    304s] Overflow: 31 = 0 (0.00% H) + 31 (0.05% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M):
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (7.970e+04um 1.295e+05um) = (6601 4314)
[11/09 21:29:37    304s] Overflow: 26 = 0 (0.00% H) + 26 (0.04% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1a-1d Overflow: 0.00% H + 0.04% V (0:00:00.0 1283.7M)

[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M):
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (7.973e+04um 1.297e+05um) = (6603 4322)
[11/09 21:29:37    304s] Overflow: 18 = 0 (0.00% H) + 18 (0.03% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M):
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (7.991e+04um 1.300e+05um) = (6618 4331)
[11/09 21:29:37    304s] Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Congestion distribution:
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Remain	cntH		cntV
[11/09 21:29:37    304s] --------------------------------------
[11/09 21:29:37    304s]  -1:	0	 0.00%	9	 0.01%
[11/09 21:29:37    304s] --------------------------------------
[11/09 21:29:37    304s]   0:	0	 0.00%	187	 0.29%
[11/09 21:29:37    304s]   1:	10	 0.02%	240	 0.37%
[11/09 21:29:37    304s]   2:	39	 0.06%	436	 0.68%
[11/09 21:29:37    304s]   3:	90	 0.14%	540	 0.84%
[11/09 21:29:37    304s]   4:	49	 0.08%	780	 1.21%
[11/09 21:29:37    304s]   5:	64374	99.71%	62357	96.60%
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1283.7M)

[11/09 21:29:37    304s] Global route (cpu=0.0s real=0.0s 1283.7M)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] *** After '-updateRemainTrks' operation: 
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Usage: (1.0%H 1.2%V) = (7.991e+04um 1.300e+05um) = (6618 4331)
[11/09 21:29:37    304s] Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1283.7M)

[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Congestion distribution:
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Remain	cntH		cntV
[11/09 21:29:37    304s] --------------------------------------
[11/09 21:29:37    304s]  -1:	0	 0.00%	9	 0.01%
[11/09 21:29:37    304s] --------------------------------------
[11/09 21:29:37    304s]   0:	0	 0.00%	187	 0.29%
[11/09 21:29:37    304s]   1:	10	 0.02%	240	 0.37%
[11/09 21:29:37    304s]   2:	39	 0.06%	436	 0.68%
[11/09 21:29:37    304s]   3:	90	 0.14%	540	 0.84%
[11/09 21:29:37    304s]   4:	49	 0.08%	780	 1.21%
[11/09 21:29:37    304s]   5:	64374	99.71%	62357	96.60%
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1283.7M) ***
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Using trMTFlushLazyWireDel= 1
[11/09 21:29:37    304s] Not using mpools for CRoute
[11/09 21:29:37    304s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:29:37    304s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M)
[11/09 21:29:37    304s] Not using mpools for CRoute
[11/09 21:29:37    304s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M)
[11/09 21:29:37    304s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:29:37    304s] Cleanup real= 0:00:00.0
[11/09 21:29:37    304s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1283.7M)
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Total length: 1.451e+05um, number of vias: 4338
[11/09 21:29:37    304s] M1(H) length: 0.000e+00um, number of vias: 2257
[11/09 21:29:37    304s] M2(V) length: 7.637e+04um, number of vias: 2081
[11/09 21:29:37    304s] M3(H) length: 6.871e+04um
[11/09 21:29:37    304s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1283.7M) ***
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Skipping QALenRecalc
[11/09 21:29:37    304s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:29:37    304s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:29:37    304s] *** Finished all Phases (cpu=0:00:00.1 mem=1283.7M) ***
[11/09 21:29:37    304s] trMTFlushLazyWireDel was already disabled
[11/09 21:29:37    304s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:29:37    304s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:29:37    304s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:29:37    304s] Peak Memory Usage was 1283.7M 
[11/09 21:29:37    304s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.7
[11/09 21:29:37    304s]   TrialRoute full (called 15x) runtime= 0:00:00.7
[11/09 21:29:37    304s]   GlbRouteEst (called 16x) runtime= 0:00:00.1
[11/09 21:29:37    304s] *** Finished trialRoute (cpu=0:00:00.1 mem=1283.7M) ***
[11/09 21:29:37    304s] 
[11/09 21:29:37    304s] Set wireMPool w/ threadCheck
[11/09 21:29:37    304s] <CMD> timeDesign -preCTS
[11/09 21:29:37    304s] Start to check current routing status for nets...
[11/09 21:29:37    304s] Using hname+ instead name for net compare
[11/09 21:29:37    304s] All nets are already routed correctly.
[11/09 21:29:37    304s] End to check current routing status for nets (mem=1281.9M)
[11/09 21:29:37    304s] Extraction called for design 'layout_lab_design' of instances=693 and nets=706 using extraction engine 'preRoute' .
[11/09 21:29:37    304s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:37    304s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:37    304s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:37    304s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:37    304s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:37    304s]       RC Corner Indexes            0   
[11/09 21:29:37    304s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:37    304s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:37    304s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:37    304s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:37    304s] Shrink Factor                : 1.00000
[11/09 21:29:37    304s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:37    304s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:37    304s] Using capacitance table file ...
[11/09 21:29:37    304s] Updating RC grid for preRoute extraction ...
[11/09 21:29:37    304s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:37    304s] Initializing multi-corner resistance tables ...
[11/09 21:29:37    304s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1281.949M)
[11/09 21:29:37    304s] Effort level <high> specified for reg2reg path_group
[11/09 21:29:37    304s] #################################################################################
[11/09 21:29:37    304s] # Design Stage: PreRoute
[11/09 21:29:37    304s] # Design Name: layout_lab_design
[11/09 21:29:37    304s] # Design Mode: 90nm
[11/09 21:29:37    304s] # Analysis Mode: MMMC OCV 
[11/09 21:29:37    304s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:37    304s] # Signoff Settings: SI On 
[11/09 21:29:37    304s] #################################################################################
[11/09 21:29:37    304s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:37    304s] Calculate early delays in OCV mode...
[11/09 21:29:37    304s] Calculate late delays in OCV mode...
[11/09 21:29:37    304s] Topological Sorting (CPU = 0:00:00.0, MEM = 1286.5M, InitMEM = 1286.5M)
[11/09 21:29:37    304s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:37    304s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:37    304s] Total number of fetched objects 697
[11/09 21:29:37    304s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:37    304s] End delay calculation. (MEM=1351.9 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:29:37    304s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1351.9M) ***
[11/09 21:29:37    304s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:04 mem=1351.9M)
[11/09 21:29:38    304s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.275  |  4.275  |  4.531  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.557%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:29:38    304s] Total CPU time: 0.36 sec
[11/09 21:29:38    304s] Total Real time: 1.0 sec
[11/09 21:29:38    304s] Total Memory Usage: 1291.664062 Mbytes
[11/09 21:29:38    304s] <CMD> setOptMode -yieldEffort none
[11/09 21:29:38    304s] <CMD> setOptMode -highEffort
[11/09 21:29:38    304s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:29:38    304s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:29:38    304s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:29:38    304s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:29:38    304s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:29:38    304s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:29:38    304s] <CMD> optDesign -preCTS -drv
[11/09 21:29:38    304s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:29:38    304s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:29:38    304s] #spOpts: mergeVia=F 
[11/09 21:29:38    304s] Core basic site is core
[11/09 21:29:38    304s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:38    304s] #spOpts: mergeVia=F 
[11/09 21:29:38    304s] GigaOpt running with 1 threads.
[11/09 21:29:38    304s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:29:38    304s] #spOpts: mergeVia=F 
[11/09 21:29:38    304s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:29:38    304s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:29:38    304s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:29:38    304s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:29:38    304s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:29:38    304s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:29:38    304s] 	...
[11/09 21:29:38    304s] 	Reporting only the 20 first cells found...
[11/09 21:29:38    304s] 
[11/09 21:29:38    304s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.5M, totSessionCpu=0:05:05 **
[11/09 21:29:38    304s] *** optDesign -preCTS ***
[11/09 21:29:38    304s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:29:38    304s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:29:38    304s] Hold Target Slack: user slack 0
[11/09 21:29:38    304s] Multi-VT timing optimization disabled based on library information.
[11/09 21:29:38    304s] Summary for sequential cells idenfication: 
[11/09 21:29:38    304s] Identified SBFF number: 3
[11/09 21:29:38    304s] Identified MBFF number: 0
[11/09 21:29:38    304s] Not identified SBFF number: 0
[11/09 21:29:38    304s] Not identified MBFF number: 0
[11/09 21:29:38    304s] Number of sequential cells which are not FFs: 1
[11/09 21:29:38    304s] 
[11/09 21:29:38    304s] Start to check current routing status for nets...
[11/09 21:29:38    304s] Using hname+ instead name for net compare
[11/09 21:29:38    304s] All nets are already routed correctly.
[11/09 21:29:38    304s] End to check current routing status for nets (mem=1287.5M)
[11/09 21:29:38    304s] #################################################################################
[11/09 21:29:38    304s] # Design Stage: PreRoute
[11/09 21:29:38    304s] # Design Name: layout_lab_design
[11/09 21:29:38    304s] # Design Mode: 90nm
[11/09 21:29:38    304s] # Analysis Mode: MMMC OCV 
[11/09 21:29:38    304s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:38    304s] # Signoff Settings: SI Off 
[11/09 21:29:38    304s] #################################################################################
[11/09 21:29:38    304s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:38    304s] Calculate early delays in OCV mode...
[11/09 21:29:38    304s] Calculate late delays in OCV mode...
[11/09 21:29:38    304s] Topological Sorting (CPU = 0:00:00.0, MEM = 1285.5M, InitMEM = 1285.5M)
[11/09 21:29:38    304s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:38    304s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:38    304s] Total number of fetched objects 697
[11/09 21:29:38    304s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:38    304s] End delay calculation. (MEM=1350.91 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:29:38    304s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1350.9M) ***
[11/09 21:29:38    304s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:05 mem=1350.9M)
[11/09 21:29:38    304s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.275  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.557%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1291.4M, totSessionCpu=0:05:05 **
[11/09 21:29:38    304s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:29:38    304s] ### Creating PhyDesignMc. totSessionCpu=0:05:05 mem=1291.4M
[11/09 21:29:38    304s] #spOpts: mergeVia=F 
[11/09 21:29:38    304s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:05 mem=1291.4M
[11/09 21:29:38    304s] *** Starting optimizing excluded clock nets MEM= 1291.4M) ***
[11/09 21:29:38    304s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1291.4M) ***
[11/09 21:29:38    304s] Begin: GigaOpt high fanout net optimization
[11/09 21:29:38    304s] Info: 16 io nets excluded
[11/09 21:29:38    304s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:38    304s] Summary for sequential cells idenfication: 
[11/09 21:29:38    304s] Identified SBFF number: 3
[11/09 21:29:38    304s] Identified MBFF number: 0
[11/09 21:29:38    304s] Not identified SBFF number: 0
[11/09 21:29:38    304s] Not identified MBFF number: 0
[11/09 21:29:38    304s] Number of sequential cells which are not FFs: 1
[11/09 21:29:38    304s] 
[11/09 21:29:38    304s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:29:38    304s] ### Creating PhyDesignMc. totSessionCpu=0:05:05 mem=1301.4M
[11/09 21:29:38    304s] #spOpts: mergeVia=F 
[11/09 21:29:38    304s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:05 mem=1301.4M
[11/09 21:29:38    304s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=1301.4M
[11/09 21:29:38    304s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=1317.4M
[11/09 21:29:38    304s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=1369.0M
[11/09 21:29:38    304s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=1369.0M
[11/09 21:29:38    305s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:38    305s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:29:38    305s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:38    305s] |     1.56%|        -|   0.100|   0.000|   0:00:00.0| 1483.4M|
[11/09 21:29:38    305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:38    305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:38    305s] |     1.56%|        -|   0.100|   0.000|   0:00:00.0| 1483.4M|
[11/09 21:29:38    305s] +----------+---------+--------+--------+------------+--------+
[11/09 21:29:38    305s] 
[11/09 21:29:38    305s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.4M) ***
[11/09 21:29:38    305s] End: GigaOpt high fanout net optimization
[11/09 21:29:38    305s] Begin: GigaOpt DRV Optimization
[11/09 21:29:38    305s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:29:38    305s] Info: 16 io nets excluded
[11/09 21:29:38    305s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:38    305s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:29:38    305s] ### Creating PhyDesignMc. totSessionCpu=0:05:05 mem=1464.4M
[11/09 21:29:38    305s] #spOpts: mergeVia=F 
[11/09 21:29:38    305s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:05 mem=1464.4M
[11/09 21:29:38    305s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=1464.4M
[11/09 21:29:38    305s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=1464.4M
[11/09 21:29:38    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:38    305s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:29:38    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:38    305s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:29:38    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:38    305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:38    305s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.27 |          0|          0|          0|   1.56  |            |           |
[11/09 21:29:38    305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:38    305s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.27 |          0|          0|          0|   1.56  |   0:00:00.0|    1483.4M|
[11/09 21:29:38    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:38    305s] 
[11/09 21:29:38    305s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.4M) ***
[11/09 21:29:38    305s] 
[11/09 21:29:38    305s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:29:38    305s] End: GigaOpt DRV Optimization
[11/09 21:29:38    305s] GigaOpt: Cleaning up trial route
[11/09 21:29:38    305s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=1464.4M
[11/09 21:29:38    305s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=1464.4M
[11/09 21:29:38    305s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:29:38    305s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:29:38    305s] [PSP] Initial Peak syMemory usage = 1464.4 MB
[11/09 21:29:38    305s] (I)       Reading DB...
[11/09 21:29:38    305s] (I)       congestionReportName   : 
[11/09 21:29:38    305s] (I)       layerRangeFor2DCongestion : 
[11/09 21:29:38    305s] (I)       buildTerm2TermWires    : 1
[11/09 21:29:38    305s] (I)       doTrackAssignment      : 1
[11/09 21:29:38    305s] (I)       dumpBookshelfFiles     : 0
[11/09 21:29:38    305s] (I)       numThreads             : 1
[11/09 21:29:38    305s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:29:38    305s] (I)       honorPin               : false
[11/09 21:29:38    305s] (I)       honorPinGuide          : true
[11/09 21:29:38    305s] (I)       honorPartition         : false
[11/09 21:29:38    305s] (I)       allowPartitionCrossover: false
[11/09 21:29:38    305s] (I)       honorSingleEntry       : true
[11/09 21:29:38    305s] (I)       honorSingleEntryStrong : true
[11/09 21:29:38    305s] (I)       handleViaSpacingRule   : false
[11/09 21:29:38    305s] (I)       handleEolSpacingRule   : false
[11/09 21:29:38    305s] (I)       PDConstraint           : none
[11/09 21:29:38    305s] (I)       expBetterNDRHandling   : false
[11/09 21:29:38    305s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:29:38    305s] (I)       routingEffortLevel     : 3
[11/09 21:29:38    305s] (I)       effortLevel            : standard
[11/09 21:29:38    305s] [NR-eGR] minRouteLayer          : 2
[11/09 21:29:38    305s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:29:38    305s] (I)       numRowsPerGCell        : 1
[11/09 21:29:38    305s] (I)       speedUpLargeDesign     : 0
[11/09 21:29:38    305s] (I)       speedUpBlkViolationClean: 1
[11/09 21:29:38    305s] (I)       multiThreadingTA       : 1
[11/09 21:29:38    305s] (I)       blockedPinEscape       : 1
[11/09 21:29:38    305s] (I)       blkAwareLayerSwitching : 1
[11/09 21:29:38    305s] (I)       betterClockWireModeling: 1
[11/09 21:29:38    305s] (I)       congestionCleanMode    : 0
[11/09 21:29:38    305s] (I)       optimizationMode       : false
[11/09 21:29:38    305s] (I)       routeSecondPG          : false
[11/09 21:29:38    305s] (I)       punchThroughDistance   : 500.00
[11/09 21:29:38    305s] (I)       scenicBound            : 1.15
[11/09 21:29:38    305s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:29:38    305s] (I)       source-to-sink ratio   : 0.00
[11/09 21:29:38    305s] (I)       targetCongestionRatioH : 1.00
[11/09 21:29:38    305s] (I)       targetCongestionRatioV : 1.00
[11/09 21:29:38    305s] (I)       layerCongestionRatio   : 0.70
[11/09 21:29:38    305s] (I)       m1CongestionRatio      : 0.10
[11/09 21:29:38    305s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:29:38    305s] (I)       localRouteEffort       : 1.00
[11/09 21:29:38    305s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:29:38    305s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:29:38    305s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:29:38    305s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:29:38    305s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:29:38    305s] (I)       blockTrack             : 
[11/09 21:29:38    305s] (I)       routeVias              : 
[11/09 21:29:38    305s] (I)       readTROption           : true
[11/09 21:29:38    305s] (I)       extraSpacingFactor     : 1.00
[11/09 21:29:38    305s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:29:38    305s] (I)       routeSelectedNetsOnly  : false
[11/09 21:29:38    305s] (I)       before initializing RouteDB syMemory usage = 1464.4 MB
[11/09 21:29:38    305s] (I)       starting read tracks
[11/09 21:29:38    305s] (I)       build grid graph
[11/09 21:29:38    305s] (I)       build grid graph start
[11/09 21:29:38    305s] [NR-eGR] Layer1 has no routable track
[11/09 21:29:38    305s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:29:38    305s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:29:38    305s] (I)       build grid graph end
[11/09 21:29:38    305s] (I)       numViaLayers=2
[11/09 21:29:38    305s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:29:38    305s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:29:38    305s] (I)       end build via table
[11/09 21:29:38    305s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=322 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:29:38    305s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:29:38    305s] (I)       readDataFromPlaceDB
[11/09 21:29:38    305s] (I)       Read net information..
[11/09 21:29:38    305s] [NR-eGR] Read numTotalNets=697  numIgnoredNets=16
[11/09 21:29:38    305s] (I)       Read testcase time = 0.000 seconds
[11/09 21:29:38    305s] 
[11/09 21:29:38    305s] (I)       build grid graph start
[11/09 21:29:38    305s] (I)       build grid graph end
[11/09 21:29:38    305s] (I)       Model blockage into capacity
[11/09 21:29:38    305s] (I)       Read numBlocks=1852  numPreroutedWires=0  numCapScreens=0
[11/09 21:29:38    305s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:29:38    305s] (I)       blocked area on Layer2 : 3146896260000  (11.43%)
[11/09 21:29:38    305s] (I)       blocked area on Layer3 : 1775168010000  (6.45%)
[11/09 21:29:38    305s] (I)       Modeling time = 0.010 seconds
[11/09 21:29:38    305s] 
[11/09 21:29:38    305s] (I)       totalPins=2273  totalGlobalPin=2156 (94.85%)
[11/09 21:29:38    305s] (I)       Number of ignored nets = 16
[11/09 21:29:38    305s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:29:38    305s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:29:38    305s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:29:38    305s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:29:38    305s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:29:38    305s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:29:38    305s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:29:38    305s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:29:38    305s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:29:38    305s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:29:38    305s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1464.4 MB
[11/09 21:29:38    305s] (I)       Layer1  viaCost=200.00
[11/09 21:29:38    305s] (I)       Layer2  viaCost=100.00
[11/09 21:29:38    305s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:29:38    305s] (I)       routing area        :  (0, 0) - (5263200, 5232000)
[11/09 21:29:38    305s] (I)       core area           :  (350400, 351000) - (4912800, 4881000)
[11/09 21:29:38    305s] (I)       Site Width          :  2400  (dbu)
[11/09 21:29:38    305s] (I)       Row Height          : 30000  (dbu)
[11/09 21:29:38    305s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:29:38    305s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:29:38    305s] (I)       grid                :   175   174     3
[11/09 21:29:38    305s] (I)       vertical capacity   :     0 30000     0
[11/09 21:29:38    305s] (I)       horizontal capacity :     0     0 30000
[11/09 21:29:38    305s] (I)       Default wire width  :   900   900  1500
[11/09 21:29:38    305s] (I)       Default wire space  :   900   900   900
[11/09 21:29:38    305s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:29:38    305s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:29:38    305s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:29:38    305s] (I)       Total num of tracks :     0  2193  1744
[11/09 21:29:38    305s] (I)       Num of masks        :     1     1     1
[11/09 21:29:38    305s] (I)       Num of trim masks   :     0     0     0
[11/09 21:29:38    305s] (I)       --------------------------------------------------------
[11/09 21:29:38    305s] 
[11/09 21:29:38    305s] [NR-eGR] ============ Routing rule table ============
[11/09 21:29:38    305s] [NR-eGR] Rule id 0. Nets 681 
[11/09 21:29:38    305s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:29:38    305s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:29:38    305s] [NR-eGR] ========================================
[11/09 21:29:38    305s] [NR-eGR] 
[11/09 21:29:38    305s] (I)       After initializing earlyGlobalRoute syMemory usage = 1464.4 MB
[11/09 21:29:38    305s] (I)       Loading and dumping file time : 0.01 seconds
[11/09 21:29:38    305s] (I)       ============= Initialization =============
[11/09 21:29:38    305s] (I)       total 2D Cap : 660986 = (295394 H, 365592 V)
[11/09 21:29:38    305s] [NR-eGR] Layer group 1: route 681 net(s) in layer range [2, 3]
[11/09 21:29:38    305s] (I)       ============  Phase 1a Route ============
[11/09 21:29:38    305s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:29:38    305s] (I)       Usage: 4733 = (2288 H, 2445 V) = (0.77% H, 0.67% V) = (6.864e+04um H, 7.335e+04um V)
[11/09 21:29:38    305s] (I)       
[11/09 21:29:38    305s] (I)       ============  Phase 1b Route ============
[11/09 21:29:38    305s] (I)       Usage: 4733 = (2288 H, 2445 V) = (0.77% H, 0.67% V) = (6.864e+04um H, 7.335e+04um V)
[11/09 21:29:38    305s] (I)       
[11/09 21:29:38    305s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.419900e+05um
[11/09 21:29:38    305s] (I)       ============  Phase 1c Route ============
[11/09 21:29:38    305s] (I)       Usage: 4733 = (2288 H, 2445 V) = (0.77% H, 0.67% V) = (6.864e+04um H, 7.335e+04um V)
[11/09 21:29:38    305s] (I)       
[11/09 21:29:38    305s] (I)       ============  Phase 1d Route ============
[11/09 21:29:38    305s] (I)       Usage: 4733 = (2288 H, 2445 V) = (0.77% H, 0.67% V) = (6.864e+04um H, 7.335e+04um V)
[11/09 21:29:38    305s] (I)       
[11/09 21:29:38    305s] (I)       ============  Phase 1e Route ============
[11/09 21:29:38    305s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:29:38    305s] (I)       Usage: 4733 = (2288 H, 2445 V) = (0.77% H, 0.67% V) = (6.864e+04um H, 7.335e+04um V)
[11/09 21:29:38    305s] (I)       
[11/09 21:29:38    305s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.419900e+05um
[11/09 21:29:38    305s] [NR-eGR] 
[11/09 21:29:38    305s] (I)       ============  Phase 1l Route ============
[11/09 21:29:38    305s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:29:38    305s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:29:38    305s] (I)       total 2D Cap : 661362 = (295470 H, 365892 V)
[11/09 21:29:38    305s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:29:38    305s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:29:38    305s] (I)       ============= track Assignment ============
[11/09 21:29:38    305s] (I)       extract Global 3D Wires
[11/09 21:29:38    305s] (I)       Extract Global WL : time=0.00
[11/09 21:29:38    305s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:29:38    305s] (I)       Initialization real time=0.00 seconds
[11/09 21:29:38    305s] (I)       Kernel real time=0.01 seconds
[11/09 21:29:38    305s] (I)       End Greedy Track Assignment
[11/09 21:29:38    305s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2257
[11/09 21:29:38    305s] [NR-eGR] Layer2(metal2)(V) length: 7.684215e+04um, number of vias: 3408
[11/09 21:29:38    305s] [NR-eGR] Layer3(metal3)(H) length: 7.131360e+04um, number of vias: 0
[11/09 21:29:38    305s] [NR-eGR] Total length: 1.481558e+05um, number of vias: 5665
[11/09 21:29:38    305s] [NR-eGR] End Peak syMemory usage = 1319.5 MB
[11/09 21:29:38    305s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/09 21:29:38    305s] GigaOpt: Cleaning up extraction
[11/09 21:29:38    305s] Extraction called for design 'layout_lab_design' of instances=693 and nets=706 using extraction engine 'preRoute' .
[11/09 21:29:38    305s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:38    305s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:38    305s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:38    305s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:38    305s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:38    305s]       RC Corner Indexes            0   
[11/09 21:29:38    305s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:38    305s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:38    305s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:38    305s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:38    305s] Shrink Factor                : 1.00000
[11/09 21:29:38    305s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:38    305s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:38    305s] Using capacitance table file ...
[11/09 21:29:38    305s] Updating RC grid for preRoute extraction ...
[11/09 21:29:38    305s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:38    305s] Initializing multi-corner resistance tables ...
[11/09 21:29:38    305s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1319.543M)
[11/09 21:29:38    305s] GigaOpt: Cleaning up delay & timing
[11/09 21:29:38    305s] #################################################################################
[11/09 21:29:38    305s] # Design Stage: PreRoute
[11/09 21:29:38    305s] # Design Name: layout_lab_design
[11/09 21:29:38    305s] # Design Mode: 90nm
[11/09 21:29:38    305s] # Analysis Mode: MMMC OCV 
[11/09 21:29:38    305s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:38    305s] # Signoff Settings: SI Off 
[11/09 21:29:38    305s] #################################################################################
[11/09 21:29:38    305s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:38    305s] Calculate early delays in OCV mode...
[11/09 21:29:38    305s] Calculate late delays in OCV mode...
[11/09 21:29:38    305s] Topological Sorting (CPU = 0:00:00.0, MEM = 1317.5M, InitMEM = 1317.5M)
[11/09 21:29:39    305s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:39    305s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:39    305s] Total number of fetched objects 697
[11/09 21:29:39    305s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:39    305s] End delay calculation. (MEM=1382.98 CPU=0:00:00.2 REAL=0:00:01.0)
[11/09 21:29:39    305s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1383.0M) ***
[11/09 21:29:39    305s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:29:39    305s] Info: 16 io nets excluded
[11/09 21:29:39    305s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:39    305s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:29:39    305s] ### Creating PhyDesignMc. totSessionCpu=0:05:05 mem=1383.0M
[11/09 21:29:39    305s] #spOpts: mergeVia=F 
[11/09 21:29:39    305s] Core basic site is core
[11/09 21:29:39    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:39    305s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:05 mem=1383.0M
[11/09 21:29:39    305s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=1383.0M
[11/09 21:29:39    305s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=1383.0M
[11/09 21:29:39    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:39    305s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:29:39    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:39    305s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:29:39    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:39    305s] Info: violation cost 0.002457 (cap = 0.002457, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:39    305s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|   1.56  |            |           |
[11/09 21:29:39    305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:39    305s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          1|          0|          0|   1.56  |   0:00:00.0|    1476.3M|
[11/09 21:29:39    305s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:29:39    305s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|   1.56  |   0:00:00.0|    1476.3M|
[11/09 21:29:39    305s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1476.3M) ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] *** Starting refinePlace (0:05:06 mem=1492.3M) ***
[11/09 21:29:39    305s] Total net bbox length = 1.199e+05 (6.038e+04 5.950e+04) (ext = 4.069e+04)
[11/09 21:29:39    305s] Starting refinePlace ...
[11/09 21:29:39    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:39    305s] default core: bins with density >  0.75 =    0 % ( 0 / 256 )
[11/09 21:29:39    305s] Density distribution unevenness ratio = 94.517%
[11/09 21:29:39    305s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:29:39    305s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1492.3MB) @(0:05:06 - 0:05:06).
[11/09 21:29:39    305s] Move report: preRPlace moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:29:39    305s] 	Max move on inst (I0/LD/T_SR_0/FE_OFC286_n12): (3470.40, 1101.00) --> (3472.80, 1101.00)
[11/09 21:29:39    305s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:29:39    305s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:29:39    305s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:39    305s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1492.3MB) @(0:05:06 - 0:05:06).
[11/09 21:29:39    305s] Move report: Detail placement moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[11/09 21:29:39    305s] 	Max move on inst (I0/LD/T_SR_0/FE_OFC286_n12): (3470.40, 1101.00) --> (3472.80, 1101.00)
[11/09 21:29:39    305s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1492.3MB
[11/09 21:29:39    305s] Statistics of distance of Instance movement in refine placement:
[11/09 21:29:39    305s]   maximum (X+Y) =         2.40 um
[11/09 21:29:39    305s]   inst (I0/LD/T_SR_0/FE_OFC286_n12) with max move: (3470.4, 1101) -> (3472.8, 1101)
[11/09 21:29:39    305s]   mean    (X+Y) =         2.40 um
[11/09 21:29:39    305s] Summary Report:
[11/09 21:29:39    305s] Instances move: 2 (out of 670 movable)
[11/09 21:29:39    305s] Instances flipped: 0
[11/09 21:29:39    305s] Mean displacement: 2.40 um
[11/09 21:29:39    305s] Max displacement: 2.40 um (Instance: I0/LD/T_SR_0/FE_OFC286_n12) (3470.4, 1101) -> (3472.8, 1101)
[11/09 21:29:39    305s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:29:39    305s] Total instances moved : 2
[11/09 21:29:39    305s] Total net bbox length = 1.199e+05 (6.038e+04 5.950e+04) (ext = 4.069e+04)
[11/09 21:29:39    305s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1492.3MB
[11/09 21:29:39    305s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1492.3MB) @(0:05:06 - 0:05:06).
[11/09 21:29:39    305s] *** Finished refinePlace (0:05:06 mem=1492.3M) ***
[11/09 21:29:39    305s] *** maximum move = 2.40 um ***
[11/09 21:29:39    305s] *** Finished re-routing un-routed nets (1492.3M) ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1492.3M) ***
[11/09 21:29:39    305s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:29:39    305s] GigaOpt: Cleaning up delay & timing
[11/09 21:29:39    305s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1358.8M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.227  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.558%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1358.8M, totSessionCpu=0:05:06 **
[11/09 21:29:39    305s] Effort level <high> specified for reg2reg path_group
[11/09 21:29:39    305s] Reported timing to dir ./timingReports
[11/09 21:29:39    305s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1360.8M, totSessionCpu=0:05:06 **
[11/09 21:29:39    305s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.227  |  4.227  |  4.510  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.558%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1358.8M, totSessionCpu=0:05:06 **
[11/09 21:29:39    305s] *** Finished optDesign ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.2 real=0:00:01.5)
[11/09 21:29:39    305s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:29:39    305s] <CMD> clockDesign
[11/09 21:29:39    305s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:29:39    305s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:29:39    305s] <clockDesign CMD> ccopt_design -cts
[11/09 21:29:39    305s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:29:39    305s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:29:39    305s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:29:39    305s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:29:39    305s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:29:39    305s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:29:39    305s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:29:39    305s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:29:39    305s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:29:39    305s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:29:39    305s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:29:39    305s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:29:39    305s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:29:39    305s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:29:39    305s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:29:39    305s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:29:39    305s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:29:39    305s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1306.0M, totSessionCpu=0:05:06 **
[11/09 21:29:39    305s] **ERROR: (IMPCK-9000):	
[11/09 21:29:39    305s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:29:39    305s] Severity  ID               Count  Summary                                  
[11/09 21:29:39    305s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:29:39    305s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:29:39    305s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:29:39    305s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:29:39    305s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:29:39    305s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:29:39    305s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] <CMD> trialRoute
[11/09 21:29:39    305s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:29:39    305s] Set wireMPool w/ noThreadCheck
[11/09 21:29:39    305s] *** Starting trialRoute (mem=1306.0M) ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Using hname+ instead name for net compare
[11/09 21:29:39    305s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:29:39    305s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:29:39    305s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:29:39    305s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1306.0M)
[11/09 21:29:39    305s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Nr of prerouted/Fixed nets = 16
[11/09 21:29:39    305s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:29:39    305s] routingBox: (1200 1500) (5262000 5230500)
[11/09 21:29:39    305s] coreBox:    (350400 351000) (4912800 4881000)
[11/09 21:29:39    305s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/20
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M):
[11/09 21:29:39    305s] Est net length = 1.419e+05um = 6.960e+04H + 7.230e+04V
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (8.016e+04um 1.295e+05um) = (6639 4313)
[11/09 21:29:39    305s] Obstruct: 1149 = 568 (0.9%H) + 581 (0.9%V)
[11/09 21:29:39    305s] Overflow: 41 = 0 (0.00% H) + 41 (0.06% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M):
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (8.001e+04um 1.295e+05um) = (6627 4313)
[11/09 21:29:39    305s] Overflow: 41 = 0 (0.00% H) + 41 (0.06% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M):
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (7.973e+04um 1.295e+05um) = (6603 4313)
[11/09 21:29:39    305s] Overflow: 31 = 0 (0.00% H) + 31 (0.05% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M):
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (7.977e+04um 1.295e+05um) = (6607 4315)
[11/09 21:29:39    305s] Overflow: 26 = 0 (0.00% H) + 26 (0.04% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1a-1d Overflow: 0.00% H + 0.04% V (0:00:00.0 1306.0M)

[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M):
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (7.980e+04um 1.298e+05um) = (6609 4323)
[11/09 21:29:39    305s] Overflow: 18 = 0 (0.00% H) + 18 (0.03% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M):
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (7.998e+04um 1.300e+05um) = (6624 4332)
[11/09 21:29:39    305s] Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Congestion distribution:
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Remain	cntH		cntV
[11/09 21:29:39    305s] --------------------------------------
[11/09 21:29:39    305s]  -1:	0	 0.00%	9	 0.01%
[11/09 21:29:39    305s] --------------------------------------
[11/09 21:29:39    305s]   0:	0	 0.00%	187	 0.29%
[11/09 21:29:39    305s]   1:	10	 0.02%	240	 0.37%
[11/09 21:29:39    305s]   2:	39	 0.06%	436	 0.68%
[11/09 21:29:39    305s]   3:	90	 0.14%	541	 0.84%
[11/09 21:29:39    305s]   4:	49	 0.08%	779	 1.21%
[11/09 21:29:39    305s]   5:	64374	99.71%	62357	96.60%
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1306.0M)

[11/09 21:29:39    305s] Global route (cpu=0.0s real=0.0s 1306.0M)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] *** After '-updateRemainTrks' operation: 
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Usage: (1.0%H 1.2%V) = (7.998e+04um 1.300e+05um) = (6624 4332)
[11/09 21:29:39    305s] Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1306.0M)

[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Congestion distribution:
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Remain	cntH		cntV
[11/09 21:29:39    305s] --------------------------------------
[11/09 21:29:39    305s]  -1:	0	 0.00%	9	 0.01%
[11/09 21:29:39    305s] --------------------------------------
[11/09 21:29:39    305s]   0:	0	 0.00%	187	 0.29%
[11/09 21:29:39    305s]   1:	10	 0.02%	240	 0.37%
[11/09 21:29:39    305s]   2:	39	 0.06%	436	 0.68%
[11/09 21:29:39    305s]   3:	90	 0.14%	541	 0.84%
[11/09 21:29:39    305s]   4:	49	 0.08%	779	 1.21%
[11/09 21:29:39    305s]   5:	64374	99.71%	62357	96.60%
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1306.0M) ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Using trMTFlushLazyWireDel= 1
[11/09 21:29:39    305s] Not using mpools for CRoute
[11/09 21:29:39    305s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:29:39    305s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M)
[11/09 21:29:39    305s] Not using mpools for CRoute
[11/09 21:29:39    305s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M)
[11/09 21:29:39    305s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:29:39    305s] Cleanup real= 0:00:00.0
[11/09 21:29:39    305s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1306.0M)
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Total length: 1.452e+05um, number of vias: 4342
[11/09 21:29:39    305s] M1(H) length: 0.000e+00um, number of vias: 2259
[11/09 21:29:39    305s] M2(V) length: 7.637e+04um, number of vias: 2083
[11/09 21:29:39    305s] M3(H) length: 6.878e+04um
[11/09 21:29:39    305s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1306.0M) ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Skipping QALenRecalc
[11/09 21:29:39    305s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:29:39    305s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:29:39    305s] *** Finished all Phases (cpu=0:00:00.1 mem=1306.0M) ***
[11/09 21:29:39    305s] trMTFlushLazyWireDel was already disabled
[11/09 21:29:39    305s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:29:39    305s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:29:39    305s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:29:39    305s] Peak Memory Usage was 1306.0M 
[11/09 21:29:39    305s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.8
[11/09 21:29:39    305s]   TrialRoute full (called 16x) runtime= 0:00:00.7
[11/09 21:29:39    305s]   GlbRouteEst (called 16x) runtime= 0:00:00.1
[11/09 21:29:39    305s] *** Finished trialRoute (cpu=0:00:00.1 mem=1306.0M) ***
[11/09 21:29:39    305s] 
[11/09 21:29:39    305s] Set wireMPool w/ threadCheck
[11/09 21:29:39    305s] <CMD> timeDesign -postCTS
[11/09 21:29:39    305s] Start to check current routing status for nets...
[11/09 21:29:39    305s] Using hname+ instead name for net compare
[11/09 21:29:39    305s] All nets are already routed correctly.
[11/09 21:29:39    305s] End to check current routing status for nets (mem=1306.0M)
[11/09 21:29:39    305s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:29:39    305s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:39    305s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:39    305s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:39    305s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:39    305s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:39    305s]       RC Corner Indexes            0   
[11/09 21:29:39    305s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:39    305s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:39    305s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:39    305s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:39    305s] Shrink Factor                : 1.00000
[11/09 21:29:39    305s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:39    305s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:39    305s] Using capacitance table file ...
[11/09 21:29:39    305s] Updating RC grid for preRoute extraction ...
[11/09 21:29:39    305s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:39    305s] Initializing multi-corner resistance tables ...
[11/09 21:29:39    305s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1305.977M)
[11/09 21:29:39    305s] Effort level <high> specified for reg2reg path_group
[11/09 21:29:39    305s] #################################################################################
[11/09 21:29:39    305s] # Design Stage: PreRoute
[11/09 21:29:39    305s] # Design Name: layout_lab_design
[11/09 21:29:39    305s] # Design Mode: 90nm
[11/09 21:29:39    305s] # Analysis Mode: MMMC OCV 
[11/09 21:29:39    305s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:39    305s] # Signoff Settings: SI On 
[11/09 21:29:39    305s] #################################################################################
[11/09 21:29:39    305s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:39    305s] Calculate early delays in OCV mode...
[11/09 21:29:39    305s] Calculate late delays in OCV mode...
[11/09 21:29:39    305s] Topological Sorting (CPU = 0:00:00.0, MEM = 1305.0M, InitMEM = 1305.0M)
[11/09 21:29:40    306s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:40    306s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:40    306s] Total number of fetched objects 698
[11/09 21:29:40    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:40    306s] End delay calculation. (MEM=1355.15 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:29:40    306s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1355.1M) ***
[11/09 21:29:40    306s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:05:06 mem=1355.1M)
[11/09 21:29:40    306s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.129  |  2.129  |  3.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.558%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:29:40    306s] Total CPU time: 0.36 sec
[11/09 21:29:40    306s] Total Real time: 1.0 sec
[11/09 21:29:40    306s] Total Memory Usage: 1294.914062 Mbytes
[11/09 21:29:40    306s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:29:40    306s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:29:40    306s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:29:40    306s] <CMD> extractRC -outfile encounter.cap
[11/09 21:29:40    306s] Extraction called for design 'layout_lab_design' of instances=694 and nets=707 using extraction engine 'preRoute' .
[11/09 21:29:40    306s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:29:40    306s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:29:40    306s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:29:40    306s] RC Extraction called in multi-corner(1) mode.
[11/09 21:29:40    306s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:29:40    306s]       RC Corner Indexes            0   
[11/09 21:29:40    306s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:29:40    306s] Resistance Scaling Factor    : 1.00000 
[11/09 21:29:40    306s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:29:40    306s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:29:40    306s] Shrink Factor                : 1.00000
[11/09 21:29:40    306s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:29:40    306s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:29:40    306s] Using capacitance table file ...
[11/09 21:29:40    306s] Updating RC grid for preRoute extraction ...
[11/09 21:29:40    306s] Initializing multi-corner capacitance tables ... 
[11/09 21:29:40    306s] Initializing multi-corner resistance tables ...
[11/09 21:29:40    306s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1294.914M)
[11/09 21:29:40    306s] <CMD> setOptMode -yieldEffort none
[11/09 21:29:40    306s] <CMD> setOptMode -highEffort
[11/09 21:29:40    306s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:29:40    306s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:29:40    306s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:29:40    306s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:29:40    306s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:29:40    306s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:29:40    306s] <CMD> optDesign -postCTS -hold
[11/09 21:29:40    306s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:29:40    306s] GigaOpt running with 1 threads.
[11/09 21:29:40    306s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:29:40    306s] #spOpts: mergeVia=F 
[11/09 21:29:40    306s] Core basic site is core
[11/09 21:29:40    306s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:40    306s] #spOpts: mergeVia=F 
[11/09 21:29:40    306s] #spOpts: mergeVia=F 
[11/09 21:29:40    306s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:29:40    306s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:29:40    306s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:29:40    306s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:29:40    306s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:29:40    306s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:29:40    306s] 	...
[11/09 21:29:40    306s] 	Reporting only the 20 first cells found...
[11/09 21:29:40    306s] 
[11/09 21:29:40    306s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1292.7M, totSessionCpu=0:05:06 **
[11/09 21:29:40    306s] *** optDesign -postCTS ***
[11/09 21:29:40    306s] DRC Margin: user margin 0.0
[11/09 21:29:40    306s] Hold Target Slack: user slack 0
[11/09 21:29:40    306s] Setup Target Slack: user slack 0;
[11/09 21:29:40    306s] Summary for sequential cells idenfication: 
[11/09 21:29:40    306s] Identified SBFF number: 3
[11/09 21:29:40    306s] Identified MBFF number: 0
[11/09 21:29:40    306s] Not identified SBFF number: 0
[11/09 21:29:40    306s] Not identified MBFF number: 0
[11/09 21:29:40    306s] Number of sequential cells which are not FFs: 1
[11/09 21:29:40    306s] 
[11/09 21:29:40    306s] Start to check current routing status for nets...
[11/09 21:29:40    306s] Using hname+ instead name for net compare
[11/09 21:29:40    306s] All nets are already routed correctly.
[11/09 21:29:40    306s] End to check current routing status for nets (mem=1292.7M)
[11/09 21:29:40    306s] ### Creating LA Mngr. totSessionCpu=0:05:06 mem=1359.5M
[11/09 21:29:40    306s] ### Creating LA Mngr, finished. totSessionCpu=0:05:06 mem=1359.5M
[11/09 21:29:40    306s] Compute RC Scale Done ...
[11/09 21:29:40    306s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:29:40    306s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:29:40    306s] *info: ------------------------------------------------------------------
[11/09 21:29:40    306s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:29:40    306s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:29:40    306s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:29:40    306s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:29:40    306s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:29:40    306s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:29:40    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=1406.2M
[11/09 21:29:40    306s] #spOpts: mergeVia=F 
[11/09 21:29:40    306s] Core basic site is core
[11/09 21:29:40    306s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:40    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=1406.2M
[11/09 21:29:40    306s] GigaOpt Hold Optimizer is used
[11/09 21:29:40    306s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:07 mem=1403.8M ***
[11/09 21:29:40    306s] Effort level <high> specified for reg2reg path_group
[11/09 21:29:40    306s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:29:40    306s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:29:40    306s] #################################################################################
[11/09 21:29:40    306s] # Design Stage: PreRoute
[11/09 21:29:40    306s] # Design Name: layout_lab_design
[11/09 21:29:40    306s] # Design Mode: 90nm
[11/09 21:29:40    306s] # Analysis Mode: MMMC OCV 
[11/09 21:29:40    306s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:40    306s] # Signoff Settings: SI On 
[11/09 21:29:40    306s] #################################################################################
[11/09 21:29:40    306s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:40    306s] Calculate late delays in OCV mode...
[11/09 21:29:40    306s] Calculate early delays in OCV mode...
[11/09 21:29:40    306s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:29:40    306s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:40    306s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 696. 
[11/09 21:29:40    306s] Total number of fetched objects 698
[11/09 21:29:40    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:40    306s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 21:29:40    306s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 0.0M) ***
[11/09 21:29:40    306s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:29:40    306s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:29:40    306s] Done building hold timer [1961 node(s), 2343 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:29:41    306s]  
_______________________________________________________________________
[11/09 21:29:41    306s] #################################################################################
[11/09 21:29:41    306s] # Design Stage: PreRoute
[11/09 21:29:41    306s] # Design Name: layout_lab_design
[11/09 21:29:41    306s] # Design Mode: 90nm
[11/09 21:29:41    306s] # Analysis Mode: MMMC OCV 
[11/09 21:29:41    306s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:41    306s] # Signoff Settings: SI On 
[11/09 21:29:41    306s] #################################################################################
[11/09 21:29:41    306s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:41    306s] Calculate early delays in OCV mode...
[11/09 21:29:41    306s] Calculate late delays in OCV mode...
[11/09 21:29:41    306s] Topological Sorting (CPU = 0:00:00.0, MEM = 1401.8M, InitMEM = 1401.8M)
[11/09 21:29:41    306s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:41    306s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:41    306s] Total number of fetched objects 698
[11/09 21:29:41    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:41    306s] End delay calculation. (MEM=1409.96 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:29:41    306s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1410.0M) ***
[11/09 21:29:41    306s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:07 mem=1410.0M)
[11/09 21:29:41    306s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:07 mem=1410.0M ***
[11/09 21:29:41    306s] *info: category slack lower bound [L 0.0] default
[11/09 21:29:41    306s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s]          WNS    reg2regWNS
[11/09 21:29:41    306s]     2.129 ns      2.129 ns
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.129  |  2.129  |  3.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.021  | -0.832  | -8.021  |
|           TNS (ns):|-665.099 | -17.412 |-660.972 |
|    Violating Paths:|   172   |   89    |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.558%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:29:41    306s] Identified SBFF number: 3
[11/09 21:29:41    306s] Identified MBFF number: 0
[11/09 21:29:41    306s] Not identified SBFF number: 0
[11/09 21:29:41    306s] Not identified MBFF number: 0
[11/09 21:29:41    306s] Number of sequential cells which are not FFs: 1
[11/09 21:29:41    306s] 
[11/09 21:29:41    306s] Summary for sequential cells idenfication: 
[11/09 21:29:41    306s] Identified SBFF number: 3
[11/09 21:29:41    306s] Identified MBFF number: 0
[11/09 21:29:41    306s] Not identified SBFF number: 0
[11/09 21:29:41    306s] Not identified MBFF number: 0
[11/09 21:29:41    306s] Number of sequential cells which are not FFs: 1
[11/09 21:29:41    306s] 
[11/09 21:29:41    306s] 
[11/09 21:29:41    306s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:29:41    306s] *Info: worst delay setup view: osu05
[11/09 21:29:41    306s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:29:41    306s] =================================================================
[11/09 21:29:41    306s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:29:41    306s] ------------------------------------------------------------------
[11/09 21:29:41    306s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:29:41    306s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:29:41    306s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:29:41    306s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:29:41    306s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:29:41    306s] =================================================================
[11/09 21:29:41    306s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1341.5M, totSessionCpu=0:05:07 **
[11/09 21:29:41    306s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=1341.5M
[11/09 21:29:41    306s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=1341.5M
[11/09 21:29:41    306s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:29:41    306s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:29:41    306s] Info: 16 io nets excluded
[11/09 21:29:41    306s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s]    Hold Timing Summary  - Initial 
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s]  Target slack: 0.000 ns
[11/09 21:29:41    306s] View: osu05 
[11/09 21:29:41    306s] 	WNS: -3.055 
[11/09 21:29:41    306s] 	TNS: -148.442 
[11/09 21:29:41    306s] 	VP: 101 
[11/09 21:29:41    306s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s]    Setup Timing Summary  - Initial 
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s]  Target slack: 0.000 ns
[11/09 21:29:41    306s] View: osu05 
[11/09 21:29:41    306s] 	WNS: 2.129 
[11/09 21:29:41    306s] 	TNS: 0.000 
[11/09 21:29:41    306s] 	VP: 0 
[11/09 21:29:41    306s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/D 
[11/09 21:29:41    306s] --------------------------------------------------- 
[11/09 21:29:41    306s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:29:41    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=1475.0M
[11/09 21:29:41    306s] #spOpts: mergeVia=F 
[11/09 21:29:41    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=1475.0M
[11/09 21:29:41    306s] 
[11/09 21:29:41    306s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:05:07 mem=1475.0M density=1.558% ***
[11/09 21:29:41    306s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:29:41    306s] 
[11/09 21:29:41    306s] Phase I ......
[11/09 21:29:41    306s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:29:41    306s] *info: Levelized Batch Commit is enabled
[11/09 21:29:41    306s] Executing transform: ECO Safe Resize
[11/09 21:29:41    306s] +-----------------------------------------------------------------------------------------------+
[11/09 21:29:41    306s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:29:41    306s] +-----------------------------------------------------------------------------------------------+
[11/09 21:29:41    306s] Worst hold path end point:
[11/09 21:29:41    306s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:29:41    306s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:29:41    306s] |   0|  -3.055|  -148.44|     101|          0|       0(     0)|     1.56%|   0:00:01.0|  1475.0M|
[11/09 21:29:41    306s] Worst hold path end point:
[11/09 21:29:41    306s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:29:41    306s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:29:41    306s] |   1|  -3.055|  -148.44|     101|          0|       0(     0)|     1.56%|   0:00:01.0|  1475.0M|
[11/09 21:29:41    306s] +-----------------------------------------------------------------------------------------------+
[11/09 21:29:41    306s] Executing transform: AddBuffer + LegalResize
[11/09 21:29:41    306s] +-----------------------------------------------------------------------------------------------+
[11/09 21:29:41    306s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:29:41    306s] +-----------------------------------------------------------------------------------------------+
[11/09 21:29:41    306s] Worst hold path end point:
[11/09 21:29:41    306s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:29:41    306s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:29:41    306s] |   0|  -3.055|  -148.44|     101|          0|       0(     0)|     1.56%|   0:00:01.0|  1475.0M|
[11/09 21:29:42    307s] Worst hold path end point:
[11/09 21:29:42    307s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D
[11/09 21:29:42    307s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133 (nrTerm=2)
[11/09 21:29:42    307s] |   1|  -2.058|   -78.53|      82|         89|       0(     0)|     1.97%|   0:00:02.0|  1476.8M|
[11/09 21:29:42    307s] Worst hold path end point:
[11/09 21:29:42    307s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D
[11/09 21:29:42    307s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133 (nrTerm=2)
[11/09 21:29:42    307s] |   2|  -1.566|   -36.33|      72|         23|       0(     0)|     2.10%|   0:00:02.0|  1476.8M|
[11/09 21:29:42    308s] Worst hold path end point:
[11/09 21:29:42    308s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:29:42    308s]     net: I0/LD/CTRL/FE_PHN365_n94 (nrTerm=2)
[11/09 21:29:42    308s] |   3|  -1.062|    -9.58|      28|         13|       0(     0)|     2.17%|   0:00:02.0|  1476.8M|
[11/09 21:29:43    308s] Worst hold path end point:
[11/09 21:29:43    308s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:29:43    308s]     net: I0/LD/CTRL/FE_PHN365_n94 (nrTerm=2)
[11/09 21:29:43    308s] |   4|  -0.560|    -0.69|       6|          8|       0(     0)|     2.19%|   0:00:03.0|  1476.8M|
[11/09 21:29:43    308s] Worst hold path end point:
[11/09 21:29:43    308s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:29:43    308s]     net: I0/LD/CTRL/FE_PHN365_n94 (nrTerm=2)
[11/09 21:29:43    308s] |   5|  -0.062|    -0.06|       1|          3|       0(     0)|     2.20%|   0:00:03.0|  1476.8M|
[11/09 21:29:43    308s] Worst hold path end point:
[11/09 21:29:43    308s]   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]/D
[11/09 21:29:43    308s]     net: I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2] (nrTerm=3)
[11/09 21:29:43    308s] |   6|   0.004|     0.00|       0|          1|       0(     0)|     2.20%|   0:00:03.0|  1476.8M|
[11/09 21:29:43    308s] +-----------------------------------------------------------------------------------------------+
[11/09 21:29:43    308s] 
[11/09 21:29:43    308s] *info:    Total 137 cells added for Phase I
[11/09 21:29:43    308s] --------------------------------------------------- 
[11/09 21:29:43    308s]    Hold Timing Summary  - Phase I 
[11/09 21:29:43    308s] --------------------------------------------------- 
[11/09 21:29:43    308s]  Target slack: 0.000 ns
[11/09 21:29:43    308s] View: osu05 
[11/09 21:29:43    308s] 	WNS: 0.004 
[11/09 21:29:43    308s] 	TNS: 0.000 
[11/09 21:29:43    308s] 	VP: 0 
[11/09 21:29:43    308s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]/D 
[11/09 21:29:43    308s] --------------------------------------------------- 
[11/09 21:29:43    308s]    Setup Timing Summary  - Phase I 
[11/09 21:29:43    308s] --------------------------------------------------- 
[11/09 21:29:43    308s]  Target slack: 0.000 ns
[11/09 21:29:43    308s] View: osu05 
[11/09 21:29:43    308s] 	WNS: 1.257 
[11/09 21:29:43    308s] 	TNS: 0.000 
[11/09 21:29:43    308s] 	VP: 0 
[11/09 21:29:43    308s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/D 
[11/09 21:29:43    308s] --------------------------------------------------- 
[11/09 21:29:43    308s] 
[11/09 21:29:43    308s] *** Finished Core Fixing (fixHold) cpu=0:00:01.9 real=0:00:03.0 totSessionCpu=0:05:09 mem=1476.8M density=2.197% ***
[11/09 21:29:43    308s] *info:
[11/09 21:29:43    308s] *info: Added a total of 137 cells to fix/reduce hold violation
[11/09 21:29:43    308s] *info:          in which 98 termBuffering
[11/09 21:29:43    308s] *info:
[11/09 21:29:43    308s] *info: Summary: 
[11/09 21:29:43    308s] *info:           27 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:29:43    308s] *info:            1 cell  of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:29:43    308s] *info:            5 cells of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:29:43    308s] *info:           16 cells of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:29:43    308s] *info:           88 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:29:43    308s] *info:
[11/09 21:29:43    308s] *** Starting refinePlace (0:05:09 mem=1492.8M) ***
[11/09 21:29:43    308s] Total net bbox length = 1.352e+05 (7.072e+04 6.448e+04) (ext = 2.816e+04)
[11/09 21:29:43    308s] Starting refinePlace ...
[11/09 21:29:43    308s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:43    308s] default core: bins with density >  0.75 =    0 % ( 0 / 256 )
[11/09 21:29:43    308s] Density distribution unevenness ratio = 89.332%
[11/09 21:29:43    308s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:29:43    308s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1492.8MB) @(0:05:09 - 0:05:09).
[11/09 21:29:43    308s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:43    308s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:29:43    308s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:43    308s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1492.8MB) @(0:05:09 - 0:05:09).
[11/09 21:29:43    308s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:29:43    308s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1492.8MB
[11/09 21:29:43    308s] Statistics of distance of Instance movement in refine placement:
[11/09 21:29:43    308s]   maximum (X+Y) =         0.00 um
[11/09 21:29:43    308s]   mean    (X+Y) =         0.00 um
[11/09 21:29:43    308s] Summary Report:
[11/09 21:29:43    308s] Instances move: 0 (out of 807 movable)
[11/09 21:29:43    308s] Instances flipped: 0
[11/09 21:29:43    308s] Mean displacement: 0.00 um
[11/09 21:29:43    308s] Max displacement: 0.00 um 
[11/09 21:29:43    308s] Total instances moved : 0
[11/09 21:29:43    308s] Total net bbox length = 1.352e+05 (7.072e+04 6.448e+04) (ext = 2.816e+04)
[11/09 21:29:43    308s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1492.8MB
[11/09 21:29:43    308s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1492.8MB) @(0:05:09 - 0:05:09).
[11/09 21:29:43    308s] *** Finished refinePlace (0:05:09 mem=1492.8M) ***
[11/09 21:29:43    308s] *** maximum move = 0.00 um ***
[11/09 21:29:43    308s] *** Finished re-routing un-routed nets (1492.8M) ***
[11/09 21:29:43    308s] 
[11/09 21:29:43    308s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1492.8M) ***
[11/09 21:29:43    308s] *** Finish Post CTS Hold Fixing (cpu=0:00:02.0 real=0:00:03.0 totSessionCpu=0:05:09 mem=1492.8M density=2.197%) ***
[11/09 21:29:43    308s] *** Steiner Routed Nets: 30.419%; Threshold: 100; Threshold for Hold: 100
[11/09 21:29:43    308s] ### Creating LA Mngr. totSessionCpu=0:05:09 mem=1359.2M
[11/09 21:29:43    308s] ### Creating LA Mngr, finished. totSessionCpu=0:05:09 mem=1359.2M
[11/09 21:29:43    308s] Re-routed 0 nets
[11/09 21:29:43    308s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:29:43    308s] Summary for sequential cells idenfication: 
[11/09 21:29:43    308s] Identified SBFF number: 3
[11/09 21:29:43    308s] Identified MBFF number: 0
[11/09 21:29:43    308s] Not identified SBFF number: 0
[11/09 21:29:43    308s] Not identified MBFF number: 0
[11/09 21:29:43    308s] Number of sequential cells which are not FFs: 1
[11/09 21:29:43    308s] 
[11/09 21:29:43    308s] Summary for sequential cells idenfication: 
[11/09 21:29:43    308s] Identified SBFF number: 3
[11/09 21:29:43    308s] Identified MBFF number: 0
[11/09 21:29:43    308s] Not identified SBFF number: 0
[11/09 21:29:43    308s] Not identified MBFF number: 0
[11/09 21:29:43    308s] Number of sequential cells which are not FFs: 1
[11/09 21:29:43    308s] 
[11/09 21:29:43    308s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:29:43    308s] GigaOpt: Skipping postEco optimization
[11/09 21:29:43    308s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:29:43    308s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:29:43    308s] *** Steiner Routed Nets: 30.419%; Threshold: 100; Threshold for Hold: 100
[11/09 21:29:43    308s] ### Creating LA Mngr. totSessionCpu=0:05:09 mem=1359.2M
[11/09 21:29:43    308s] ### Creating LA Mngr, finished. totSessionCpu=0:05:09 mem=1359.2M
[11/09 21:29:43    308s] Re-routed 0 nets
[11/09 21:29:43    308s] Reported timing to dir ./timingReports
[11/09 21:29:43    308s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1353.2M, totSessionCpu=0:05:09 **
[11/09 21:29:43    308s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:29:43    308s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:29:43    308s] #################################################################################
[11/09 21:29:43    308s] # Design Stage: PreRoute
[11/09 21:29:43    308s] # Design Name: layout_lab_design
[11/09 21:29:43    308s] # Design Mode: 90nm
[11/09 21:29:43    308s] # Analysis Mode: MMMC OCV 
[11/09 21:29:43    308s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:43    308s] # Signoff Settings: SI On 
[11/09 21:29:43    308s] #################################################################################
[11/09 21:29:43    308s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:43    308s] Calculate late delays in OCV mode...
[11/09 21:29:43    308s] Calculate early delays in OCV mode...
[11/09 21:29:43    308s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:29:43    308s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:43    308s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 833. 
[11/09 21:29:43    308s] Total number of fetched objects 835
[11/09 21:29:43    308s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:43    308s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:29:43    308s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:29:43    308s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[11/09 21:29:43    308s]  
_______________________________________________________________________
[11/09 21:29:44    308s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.257  |  1.257  |  3.557  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.021  |  0.004  | -8.021  |
|           TNS (ns):|-516.658 |  0.000  |-516.658 |
|    Violating Paths:|   71    |    0    |   71    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.197%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1357.2M
[11/09 21:29:44    308s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1353.2M, totSessionCpu=0:05:09 **
[11/09 21:29:44    308s] *** Finished optDesign ***
[11/09 21:29:44    308s] 
[11/09 21:29:44    308s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.5 real=0:00:03.7)
[11/09 21:29:44    308s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:29:44    308s] <CMD> optDesign -postCTS -drv
[11/09 21:29:44    308s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:29:44    308s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:29:44    308s] Core basic site is core
[11/09 21:29:44    308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:44    308s] #spOpts: mergeVia=F 
[11/09 21:29:44    308s] GigaOpt running with 1 threads.
[11/09 21:29:44    308s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:29:44    308s] #spOpts: mergeVia=F 
[11/09 21:29:44    308s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:29:44    308s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:29:44    308s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:29:44    308s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:29:44    308s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:29:44    308s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:29:44    308s] 	...
[11/09 21:29:44    308s] 	Reporting only the 20 first cells found...
[11/09 21:29:44    308s] 
[11/09 21:29:44    308s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1312.3M, totSessionCpu=0:05:09 **
[11/09 21:29:44    308s] *** optDesign -postCTS ***
[11/09 21:29:44    308s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:29:44    308s] Hold Target Slack: user slack 0
[11/09 21:29:44    308s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:29:44    308s] Multi-VT timing optimization disabled based on library information.
[11/09 21:29:44    308s] Summary for sequential cells idenfication: 
[11/09 21:29:44    308s] Identified SBFF number: 3
[11/09 21:29:44    308s] Identified MBFF number: 0
[11/09 21:29:44    308s] Not identified SBFF number: 0
[11/09 21:29:44    308s] Not identified MBFF number: 0
[11/09 21:29:44    308s] Number of sequential cells which are not FFs: 1
[11/09 21:29:44    308s] 
[11/09 21:29:44    308s] Start to check current routing status for nets...
[11/09 21:29:44    308s] Using hname+ instead name for net compare
[11/09 21:29:44    308s] All nets are already routed correctly.
[11/09 21:29:44    308s] End to check current routing status for nets (mem=1312.3M)
[11/09 21:29:44    309s] #################################################################################
[11/09 21:29:44    309s] # Design Stage: PreRoute
[11/09 21:29:44    309s] # Design Name: layout_lab_design
[11/09 21:29:44    309s] # Design Mode: 90nm
[11/09 21:29:44    309s] # Analysis Mode: MMMC OCV 
[11/09 21:29:44    309s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:29:44    309s] # Signoff Settings: SI Off 
[11/09 21:29:44    309s] #################################################################################
[11/09 21:29:44    309s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:29:44    309s] Calculate early delays in OCV mode...
[11/09 21:29:44    309s] Calculate late delays in OCV mode...
[11/09 21:29:44    309s] Topological Sorting (CPU = 0:00:00.0, MEM = 1310.3M, InitMEM = 1310.3M)
[11/09 21:29:44    309s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:29:44    309s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:29:44    309s] Total number of fetched objects 835
[11/09 21:29:44    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:29:44    309s] End delay calculation. (MEM=1359.71 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:29:44    309s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1359.7M) ***
[11/09 21:29:44    309s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:09 mem=1359.7M)
[11/09 21:29:44    309s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.257  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.197%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1296.5M, totSessionCpu=0:05:09 **
[11/09 21:29:44    309s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:29:44    309s] ### Creating PhyDesignMc. totSessionCpu=0:05:09 mem=1296.5M
[11/09 21:29:44    309s] #spOpts: mergeVia=F 
[11/09 21:29:44    309s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:09 mem=1296.5M
[11/09 21:29:44    309s] *** Starting optimizing excluded clock nets MEM= 1296.5M) ***
[11/09 21:29:44    309s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1296.5M) ***
[11/09 21:29:44    309s] *** Starting optimizing excluded clock nets MEM= 1296.5M) ***
[11/09 21:29:44    309s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1296.5M) ***
[11/09 21:29:44    309s] Effort level <high> specified for reg2reg path_group
[11/09 21:29:44    309s] Reported timing to dir ./timingReports
[11/09 21:29:44    309s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1314.5M, totSessionCpu=0:05:09 **
[11/09 21:29:45    309s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.257  |  1.257  |  3.557  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.197%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1312.5M, totSessionCpu=0:05:09 **
[11/09 21:29:45    309s] *** Finished optDesign ***
[11/09 21:29:45    309s] 
[11/09 21:29:45    309s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.6 real=0:00:00.9)
[11/09 21:29:45    309s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:29:45    309s] <CMD> all_hold_analysis_views
[11/09 21:29:45    309s] <CMD> all_setup_analysis_views
[11/09 21:29:45    309s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:29:45    309s] Checking spec file integrity...
[11/09 21:29:45    309s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:29:45    309s] a) clock tree synthesis is not yet run, or
[11/09 21:29:45    309s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:29:45    309s] c) clock specification file mis-spelled clock name
[11/09 21:29:45    309s] 
[11/09 21:29:45    309s] Please correct above error(s) before running CTS.
[11/09 21:29:45    309s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1290.3M) ***
[11/09 21:29:45    309s] <CMD> addFiller -cell FILL
[11/09 21:29:45    309s] Core basic site is core
[11/09 21:29:45    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:29:45    309s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:29:47    311s] *INFO: Adding fillers to top-module.
[11/09 21:29:47    311s] *INFO:   Added 280744 filler insts (cell FILL / prefix FILLER).
[11/09 21:29:47    311s] *INFO: Total 280744 filler insts added - prefix FILLER (CPU: 0:00:02.5).
[11/09 21:29:47    311s] For 280744 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:29:48    312s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:29:48    312s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:29:48    312s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:29:48    312s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:29:48    312s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:29:48    312s] <CMD> sroute
[11/09 21:29:48    312s] #- Begin sroute (date=11/09 21:29:48, mem=1324.3M)
[11/09 21:29:49    313s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:29:49 2019 ***
[11/09 21:29:49    313s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:29:49    313s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:29:49    313s] 
[11/09 21:29:49    313s] Begin option processing ...
[11/09 21:29:49    313s] srouteConnectPowerBump set to false
[11/09 21:29:49    313s] routeSpecial set to true
[11/09 21:29:49    313s] srouteConnectConverterPin set to false
[11/09 21:29:49    313s] srouteFollowCorePinEnd set to 3
[11/09 21:29:49    313s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:29:49    313s] sroutePadPinAllPorts set to true
[11/09 21:29:49    313s] sroutePreserveExistingRoutes set to true
[11/09 21:29:49    313s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:29:49    313s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2205.00 megs.
[11/09 21:29:49    313s] 
[11/09 21:29:49    313s] Reading DB technology information...
[11/09 21:29:49    313s] Finished reading DB technology information.
[11/09 21:29:49    313s] Reading floorplan and netlist information...
[11/09 21:29:49    313s] Finished reading floorplan and netlist information.
[11/09 21:29:49    313s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:29:49    313s] Read in 38 macros, 26 used
[11/09 21:29:49    313s] Read in 281575 components
[11/09 21:29:49    313s]   281551 core components: 0 unplaced, 281551 placed, 0 fixed
[11/09 21:29:49    313s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:29:49    313s] Read in 16 logical pins
[11/09 21:29:49    313s] Read in 16 nets
[11/09 21:29:49    313s] Read in 2 special nets, 2 routed
[11/09 21:29:49    313s] Read in 563110 terminals
[11/09 21:29:49    313s] Begin power routing ...
[11/09 21:29:50    314s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:29:50    314s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:29:50    314s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:30:03    327s] CPU time for FollowPin 13 seconds
[11/09 21:30:03    327s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:30:17    341s] CPU time for FollowPin 13 seconds
[11/09 21:30:17    341s]   Number of IO ports routed: 0
[11/09 21:30:17    341s]   Number of Block ports routed: 0
[11/09 21:30:17    341s]   Number of Stripe ports routed: 0
[11/09 21:30:17    341s]   Number of Core ports routed: 0
[11/09 21:30:17    341s]   Number of Pad ports routed: 0
[11/09 21:30:17    341s]   Number of Power Bump ports routed: 0
[11/09 21:30:17    341s] End power routing: cpu: 0:00:28, real: 0:00:28, peak: 2332.00 megs.
[11/09 21:30:17    341s] 
[11/09 21:30:17    341s] 
[11/09 21:30:17    341s] 
[11/09 21:30:17    341s]  Begin updating DB with routing results ...
[11/09 21:30:17    341s]  Updating DB with 17 via definition ...
[11/09 21:30:17    341s] sroute created 0 wire.
[11/09 21:30:17    341s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:30:17    341s] #- End sroute (date=11/09 21:30:17, total cpu=0:00:29.6, real=0:00:29.0, peak res=1451.7M, current mem=1451.7M)
[11/09 21:30:17    341s] <CMD> globalDetailRoute
[11/09 21:30:17    341s] 
[11/09 21:30:17    341s] globalDetailRoute
[11/09 21:30:17    341s] 
[11/09 21:30:17    341s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:30:17    341s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:30:17    341s] #Start globalDetailRoute on Sat Nov  9 21:30:17 2019
[11/09 21:30:17    341s] #
[11/09 21:30:18    342s] ### Net info: total nets: 844
[11/09 21:30:18    342s] ### Net info: dirty nets: 238
[11/09 21:30:18    342s] ### Net info: marked as disconnected nets: 0
[11/09 21:30:18    342s] ### Net info: fully routed nets: 0
[11/09 21:30:18    342s] ### Net info: trivial (single pin) nets: 0
[11/09 21:30:18    342s] ### Net info: unrouted nets: 844
[11/09 21:30:18    342s] ### Net info: re-extraction nets: 0
[11/09 21:30:18    342s] ### Net info: ignored nets: 0
[11/09 21:30:18    342s] ### Net info: skip routing nets: 0
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:18    342s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:30:18    342s] #Start routing data preparation.
[11/09 21:30:18    342s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:30:18    342s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:30:18    342s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:30:18    342s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:30:18    342s] #Voltage range [0.000 - 5.000] has 842 nets.
[11/09 21:30:18    342s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:30:18    342s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:30:18    342s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:30:18    342s] #Regenerating Ggrids automatically.
[11/09 21:30:18    342s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:30:18    342s] #Using automatically generated G-grids.
[11/09 21:30:18    342s] #Done routing data preparation.
[11/09 21:30:18    342s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1123.62 (MB), peak = 1179.00 (MB)
[11/09 21:30:18    342s] #Merging special wires...
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Connectivity extraction summary:
[11/09 21:30:19    343s] #820 (97.16%) nets are without wires.
[11/09 21:30:19    343s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:30:19    343s] #Total number of nets = 844.
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Number of eco nets is 0
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Start data preparation...
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Data preparation is done on Sat Nov  9 21:30:19 2019
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Analyzing routing resource...
[11/09 21:30:19    343s] #Routing resource analysis is done on Sat Nov  9 21:30:19 2019
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #  Resource Analysis:
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:30:19    343s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:30:19    343s] #  --------------------------------------------------------------
[11/09 21:30:19    343s] #  Metal 1        H        1692          52       11990     4.93%
[11/09 21:30:19    343s] #  Metal 2        V        2133          60       11990     2.25%
[11/09 21:30:19    343s] #  Metal 3        H        1704          40       11990     2.60%
[11/09 21:30:19    343s] #  --------------------------------------------------------------
[11/09 21:30:19    343s] #  Total                   5530       2.64%       35970     3.26%
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.45 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #start global routing iteration 1...
[11/09 21:30:19    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.86 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #start global routing iteration 2...
[11/09 21:30:19    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.32 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #start global routing iteration 3...
[11/09 21:30:19    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.51 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #start global routing iteration 4...
[11/09 21:30:19    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.54 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:30:19    343s] #Total number of routable nets = 820.
[11/09 21:30:19    343s] #Total number of nets in the design = 844.
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #820 routable nets have only global wires.
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Routed nets constraints summary:
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #        Rules   Unconstrained  
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #      Default             820  
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #        Total             820  
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Routing constraints summary of the whole design:
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #        Rules   Unconstrained  
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #      Default             820  
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #        Total             820  
[11/09 21:30:19    343s] #-----------------------------
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #                 OverCon       OverCon       OverCon       OverCon          
[11/09 21:30:19    343s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:30:19    343s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[11/09 21:30:19    343s] #  --------------------------------------------------------------------------
[11/09 21:30:19    343s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:30:19    343s] #   Metal 2      2(0.02%)      3(0.03%)      0(0.00%)      1(0.01%)   (0.05%)
[11/09 21:30:19    343s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:30:19    343s] #  --------------------------------------------------------------------------
[11/09 21:30:19    343s] #     Total      2(0.01%)      3(0.01%)      0(0.00%)      1(0.00%)   (0.02%)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[11/09 21:30:19    343s] #  Overflow after GR: 0.00% H + 0.05% V
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Complete Global Routing.
[11/09 21:30:19    343s] #Total wire length = 162624 um.
[11/09 21:30:19    343s] #Total half perimeter of net bounding box = 138634 um.
[11/09 21:30:19    343s] #Total wire length on LAYER metal1 = 6336 um.
[11/09 21:30:19    343s] #Total wire length on LAYER metal2 = 82320 um.
[11/09 21:30:19    343s] #Total wire length on LAYER metal3 = 73968 um.
[11/09 21:30:19    343s] #Total number of vias = 3889
[11/09 21:30:19    343s] #Up-Via Summary (total 3889):
[11/09 21:30:19    343s] #           
[11/09 21:30:19    343s] #-----------------------
[11/09 21:30:19    343s] #  Metal 1         2495
[11/09 21:30:19    343s] #  Metal 2         1394
[11/09 21:30:19    343s] #-----------------------
[11/09 21:30:19    343s] #                  3889 
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Max overcon = 8 tracks.
[11/09 21:30:19    343s] #Total overcon = 0.02%.
[11/09 21:30:19    343s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:30:19    343s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1137.96 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #Connectivity extraction summary:
[11/09 21:30:19    343s] #Total number of nets = 0.
[11/09 21:30:19    343s] #
[11/09 21:30:19    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.43 (MB), peak = 1179.00 (MB)
[11/09 21:30:19    343s] #Start Track Assignment.
[11/09 21:30:20    344s] #Done with 941 horizontal wires in 1 hboxes and 1122 vertical wires in 1 hboxes.
[11/09 21:30:20    344s] #Done with 243 horizontal wires in 1 hboxes and 316 vertical wires in 1 hboxes.
[11/09 21:30:20    344s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:30:20    344s] #
[11/09 21:30:20    344s] #Track assignment summary:
[11/09 21:30:20    344s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:30:20    344s] #----------------------------------------------------
[11/09 21:30:20    344s] #M1 	   6291.90 	145.78%  	  0.00%
[11/09 21:30:20    344s] #M2 	  80432.40 	  0.13%  	  0.00%
[11/09 21:30:20    344s] #M3 	  71428.20 	  0.17%  	  0.00%
[11/09 21:30:20    344s] #----------------------------------------------------
[11/09 21:30:20    344s] #All 	 158152.51  	  5.94% 	  0.00%
[11/09 21:30:20    344s] #Complete Track Assignment.
[11/09 21:30:20    344s] #Total wire length = 171537 um.
[11/09 21:30:20    344s] #Total half perimeter of net bounding box = 138634 um.
[11/09 21:30:20    344s] #Total wire length on LAYER metal1 = 14961 um.
[11/09 21:30:20    344s] #Total wire length on LAYER metal2 = 80950 um.
[11/09 21:30:20    344s] #Total wire length on LAYER metal3 = 75626 um.
[11/09 21:30:20    344s] #Total number of vias = 3889
[11/09 21:30:20    344s] #Up-Via Summary (total 3889):
[11/09 21:30:20    344s] #           
[11/09 21:30:20    344s] #-----------------------
[11/09 21:30:20    344s] #  Metal 1         2495
[11/09 21:30:20    344s] #  Metal 2         1394
[11/09 21:30:20    344s] #-----------------------
[11/09 21:30:20    344s] #                  3889 
[11/09 21:30:20    344s] #
[11/09 21:30:20    344s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.20 (MB), peak = 1179.00 (MB)
[11/09 21:30:20    344s] #
[11/09 21:30:20    344s] #Cpu time = 00:00:02
[11/09 21:30:20    344s] #Elapsed time = 00:00:02
[11/09 21:30:20    344s] #Increased memory = 55.58 (MB)
[11/09 21:30:20    344s] #Total memory = 1171.20 (MB)
[11/09 21:30:20    344s] #Peak memory = 1179.00 (MB)
[11/09 21:30:20    344s] #
[11/09 21:30:20    344s] #Connectivity extraction summary:
[11/09 21:30:20    344s] #Total number of nets = 0.
[11/09 21:30:20    344s] #
[11/09 21:30:20    344s] #
[11/09 21:30:20    344s] #Start Detail Routing..
[11/09 21:30:20    344s] #start initial detail routing ...
[11/09 21:30:23    347s] #    number of violations = 0
[11/09 21:30:23    347s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1156.41 (MB), peak = 1179.00 (MB)
[11/09 21:30:23    347s] #start 1st optimization iteration ...
[11/09 21:30:23    347s] #    number of violations = 0
[11/09 21:30:23    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.41 (MB), peak = 1179.00 (MB)
[11/09 21:30:23    347s] #Complete Detail Routing.
[11/09 21:30:23    347s] #Total wire length = 167192 um.
[11/09 21:30:23    347s] #Total half perimeter of net bounding box = 138634 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal2 = 82731 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:23    347s] #Total number of vias = 4479
[11/09 21:30:23    347s] #Up-Via Summary (total 4479):
[11/09 21:30:23    347s] #           
[11/09 21:30:23    347s] #-----------------------
[11/09 21:30:23    347s] #  Metal 1         2633
[11/09 21:30:23    347s] #  Metal 2         1846
[11/09 21:30:23    347s] #-----------------------
[11/09 21:30:23    347s] #                  4479 
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Total number of DRC violations = 0
[11/09 21:30:23    347s] #Cpu time = 00:00:03
[11/09 21:30:23    347s] #Elapsed time = 00:00:03
[11/09 21:30:23    347s] #Increased memory = -47.09 (MB)
[11/09 21:30:23    347s] #Total memory = 1124.12 (MB)
[11/09 21:30:23    347s] #Peak memory = 1179.00 (MB)
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Connectivity extraction summary:
[11/09 21:30:23    347s] #Total number of nets = 0.
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Start Detail Routing..
[11/09 21:30:23    347s] #start initial detail routing ...
[11/09 21:30:23    347s] #    number of violations = 0
[11/09 21:30:23    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.89 (MB), peak = 1179.00 (MB)
[11/09 21:30:23    347s] #start 1st optimization iteration ...
[11/09 21:30:23    347s] #    number of violations = 0
[11/09 21:30:23    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.89 (MB), peak = 1179.00 (MB)
[11/09 21:30:23    347s] #Complete Detail Routing.
[11/09 21:30:23    347s] #Total wire length = 167192 um.
[11/09 21:30:23    347s] #Total half perimeter of net bounding box = 138634 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal2 = 82731 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:23    347s] #Total number of vias = 4479
[11/09 21:30:23    347s] #Up-Via Summary (total 4479):
[11/09 21:30:23    347s] #           
[11/09 21:30:23    347s] #-----------------------
[11/09 21:30:23    347s] #  Metal 1         2633
[11/09 21:30:23    347s] #  Metal 2         1846
[11/09 21:30:23    347s] #-----------------------
[11/09 21:30:23    347s] #                  4479 
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Total number of DRC violations = 0
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #start routing for process antenna violation fix ...
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Connectivity extraction summary:
[11/09 21:30:23    347s] #Total number of nets = 0.
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.12 (MB), peak = 1179.00 (MB)
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Total wire length = 167192 um.
[11/09 21:30:23    347s] #Total half perimeter of net bounding box = 138634 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal2 = 82731 um.
[11/09 21:30:23    347s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:23    347s] #Total number of vias = 4479
[11/09 21:30:23    347s] #Up-Via Summary (total 4479):
[11/09 21:30:23    347s] #           
[11/09 21:30:23    347s] #-----------------------
[11/09 21:30:23    347s] #  Metal 1         2633
[11/09 21:30:23    347s] #  Metal 2         1846
[11/09 21:30:23    347s] #-----------------------
[11/09 21:30:23    347s] #                  4479 
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #Total number of DRC violations = 0
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #detailRoute Statistics:
[11/09 21:30:23    347s] #Cpu time = 00:00:03
[11/09 21:30:23    347s] #Elapsed time = 00:00:03
[11/09 21:30:23    347s] #Increased memory = -46.66 (MB)
[11/09 21:30:23    347s] #Total memory = 1124.54 (MB)
[11/09 21:30:23    347s] #Peak memory = 1179.00 (MB)
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] #globalDetailRoute statistics:
[11/09 21:30:23    347s] #Cpu time = 00:00:06
[11/09 21:30:23    347s] #Elapsed time = 00:00:06
[11/09 21:30:23    347s] #Increased memory = -127.02 (MB)
[11/09 21:30:23    347s] #Total memory = 1051.98 (MB)
[11/09 21:30:23    347s] #Peak memory = 1179.00 (MB)
[11/09 21:30:23    347s] #Number of warnings = 17
[11/09 21:30:23    347s] #Total number of warnings = 396
[11/09 21:30:23    347s] #Number of fails = 0
[11/09 21:30:23    347s] #Total number of fails = 0
[11/09 21:30:23    347s] #Complete globalDetailRoute on Sat Nov  9 21:30:23 2019
[11/09 21:30:23    347s] #
[11/09 21:30:23    347s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:30:23    347s] <CMD> extractRC
[11/09 21:30:23    347s] Extraction called for design 'layout_lab_design' of instances=281575 and nets=844 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:30:23    347s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:30:23    347s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:30:23    347s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:30:23    347s] RC Extraction called in multi-corner(1) mode.
[11/09 21:30:23    347s] Process corner(s) are loaded.
[11/09 21:30:23    347s]  Corner: osu05
[11/09 21:30:23    347s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:30:23    347s] Assumed metal fill uses the following parameters:
[11/09 21:30:23    347s]               Active Spacing      Min. Width
[11/09 21:30:23    347s]                 [microns]         [microns]
[11/09 21:30:23    347s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:30:23    347s]   Layer M1        0.600             0.400 
[11/09 21:30:23    347s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:30:23    347s]   Layer M2        0.600             0.400 
[11/09 21:30:23    347s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:30:23    347s]   Layer M3        0.600             0.400 
[11/09 21:30:23    347s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:30:23    347s]       RC Corner Indexes            0   
[11/09 21:30:23    347s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:30:23    347s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:30:23    347s] Resistance Scaling Factor    : 1.00000 
[11/09 21:30:23    347s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:30:23    347s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:30:23    347s] Shrink Factor                : 1.00000
[11/09 21:30:23    347s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:30:23    347s] Initializing multi-corner capacitance tables ... 
[11/09 21:30:23    347s] Initializing multi-corner resistance tables ...
[11/09 21:30:23    347s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1384.7M)
[11/09 21:30:23    347s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:30:23    347s] Extracted 10.0267% (CPU Time= 0:00:00.0  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 20.0343% (CPU Time= 0:00:00.0  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 40.0305% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 50.0381% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 60.0267% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 70.0343% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 80.0229% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 90.0305% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1460.7M)
[11/09 21:30:23    347s] Number of Extracted Resistors     : 9977
[11/09 21:30:23    347s] Number of Extracted Ground Cap.   : 10780
[11/09 21:30:23    347s] Number of Extracted Coupling Cap. : 11100
[11/09 21:30:23    347s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:23    347s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:30:23    347s]  Corner: osu05
[11/09 21:30:23    347s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1428.7M)
[11/09 21:30:23    347s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:30:23    347s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 835 times net's RC data read were performed.
[11/09 21:30:23    347s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1422.660M)
[11/09 21:30:23    347s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:23    347s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1422.660M)
[11/09 21:30:23    347s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1422.660M)
[11/09 21:30:23    347s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:30:23    347s] <CMD> setOptMode -yieldEffort none
[11/09 21:30:23    347s] <CMD> setOptMode -effort high
[11/09 21:30:23    347s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:30:23    347s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:30:23    347s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:30:23    347s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:30:23    347s] <CMD> setOptMode -usefulSkew false
[11/09 21:30:23    347s] <CMD> optDesign -postRoute -incr
[11/09 21:30:23    347s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:30:23    347s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:30:23    347s] #spOpts: mergeVia=F 
[11/09 21:30:24    347s] Core basic site is core
[11/09 21:30:24    347s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:30:24    348s] Summary for sequential cells idenfication: 
[11/09 21:30:24    348s] Identified SBFF number: 3
[11/09 21:30:24    348s] Identified MBFF number: 0
[11/09 21:30:24    348s] Not identified SBFF number: 0
[11/09 21:30:24    348s] Not identified MBFF number: 0
[11/09 21:30:24    348s] Number of sequential cells which are not FFs: 1
[11/09 21:30:24    348s] 
[11/09 21:30:24    348s] #spOpts: mergeVia=F 
[11/09 21:30:24    348s] GigaOpt running with 1 threads.
[11/09 21:30:24    348s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:30:24    348s] #spOpts: mergeVia=F 
[11/09 21:30:24    348s] Initializing multi-corner capacitance tables ... 
[11/09 21:30:24    348s] Initializing multi-corner resistance tables ...
[11/09 21:30:24    348s] Effort level <high> specified for reg2reg path_group
[11/09 21:30:24    348s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:30:24    348s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:30:24    348s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:30:24    348s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:30:24    348s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:30:24    348s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:30:24    348s] 	...
[11/09 21:30:24    348s] 	Reporting only the 20 first cells found...
[11/09 21:30:24    348s] 
[11/09 21:30:24    348s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1418.7M, totSessionCpu=0:05:48 **
[11/09 21:30:24    348s] **INFO: DRVs not fixed with -incr option
[11/09 21:30:24    348s] #Created 41 library cell signatures
[11/09 21:30:24    348s] #Created 844 NETS and 0 SPECIALNETS signatures
[11/09 21:30:24    348s] #Created 281575 instance signatures
[11/09 21:30:24    348s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.60 (MB), peak = 1179.00 (MB)
[11/09 21:30:24    349s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1058.62 (MB), peak = 1179.00 (MB)
[11/09 21:30:24    349s] Begin checking placement ... (start mem=1418.7M, init mem=1418.7M)
[11/09 21:30:25    349s] *info: Placed = 281551        
[11/09 21:30:25    349s] *info: Unplaced = 0           
[11/09 21:30:25    349s] Placement Density:100.00%(20667672/20667672)
[11/09 21:30:25    349s] Placement Density (including fixed std cells):100.00%(20667672/20667672)
[11/09 21:30:25    349s] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.4; mem=1418.7M)
[11/09 21:30:25    349s]  Initial DC engine is -> aae
[11/09 21:30:25    349s]  
[11/09 21:30:25    349s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:30:25    349s]  
[11/09 21:30:25    349s]  
[11/09 21:30:25    349s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:30:25    349s]  
[11/09 21:30:25    349s] Reset EOS DB
[11/09 21:30:25    349s] Ignoring AAE DB Resetting ...
[11/09 21:30:25    349s]  Set Options for AAE Based Opt flow 
[11/09 21:30:25    349s] *** optDesign -postRoute ***
[11/09 21:30:25    349s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:30:25    349s] Setup Target Slack: user slack 0
[11/09 21:30:25    349s] Hold Target Slack: user slack 0
[11/09 21:30:25    349s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:30:25    349s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:25    349s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1418.7M)
[11/09 21:30:25    349s] Multi-VT timing optimization disabled based on library information.
[11/09 21:30:25    349s] Summary for sequential cells idenfication: 
[11/09 21:30:25    349s] Identified SBFF number: 3
[11/09 21:30:25    349s] Identified MBFF number: 0
[11/09 21:30:25    349s] Not identified SBFF number: 0
[11/09 21:30:25    349s] Not identified MBFF number: 0
[11/09 21:30:25    349s] Number of sequential cells which are not FFs: 1
[11/09 21:30:25    349s] 
[11/09 21:30:25    349s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:30:25    349s] Extraction called for design 'layout_lab_design' of instances=281575 and nets=844 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:30:25    349s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:30:25    349s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:30:25    349s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:30:25    349s] RC Extraction called in multi-corner(1) mode.
[11/09 21:30:25    349s] Process corner(s) are loaded.
[11/09 21:30:25    349s]  Corner: osu05
[11/09 21:30:25    349s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:30:25    349s] Assumed metal fill uses the following parameters:
[11/09 21:30:25    349s]               Active Spacing      Min. Width
[11/09 21:30:25    349s]                 [microns]         [microns]
[11/09 21:30:25    349s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:30:25    349s]   Layer M1        0.600             0.400 
[11/09 21:30:25    349s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:30:25    349s]   Layer M2        0.600             0.400 
[11/09 21:30:25    349s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:30:25    349s]   Layer M3        0.600             0.400 
[11/09 21:30:25    349s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:30:25    349s]       RC Corner Indexes            0   
[11/09 21:30:25    349s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:30:25    349s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:30:25    349s] Resistance Scaling Factor    : 1.00000 
[11/09 21:30:25    349s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:30:25    349s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:30:25    349s] Shrink Factor                : 1.00000
[11/09 21:30:25    349s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:30:25    349s] Initializing multi-corner capacitance tables ... 
[11/09 21:30:25    349s] Initializing multi-corner resistance tables ...
[11/09 21:30:25    349s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1406.9M)
[11/09 21:30:25    349s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:30:25    349s] Extracted 10.0267% (CPU Time= 0:00:00.0  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 20.0343% (CPU Time= 0:00:00.0  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 40.0305% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 50.0381% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 60.0267% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 70.0343% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 80.0229% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 90.0305% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1462.9M)
[11/09 21:30:25    349s] Number of Extracted Resistors     : 9977
[11/09 21:30:25    349s] Number of Extracted Ground Cap.   : 10780
[11/09 21:30:25    349s] Number of Extracted Coupling Cap. : 11100
[11/09 21:30:25    349s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:25    349s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:30:25    349s]  Corner: osu05
[11/09 21:30:25    349s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1424.9M)
[11/09 21:30:25    349s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:30:25    349s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 835 times net's RC data read were performed.
[11/09 21:30:25    349s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1424.879M)
[11/09 21:30:25    349s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:25    349s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1424.879M)
[11/09 21:30:25    349s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1424.879M)
[11/09 21:30:25    349s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:25    349s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1424.9M)
[11/09 21:30:25    349s] Initializing multi-corner capacitance tables ... 
[11/09 21:30:25    349s] Initializing multi-corner resistance tables ...
[11/09 21:30:25    350s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:30:26    350s] #################################################################################
[11/09 21:30:26    350s] # Design Stage: PostRoute
[11/09 21:30:26    350s] # Design Name: layout_lab_design
[11/09 21:30:26    350s] # Design Mode: 90nm
[11/09 21:30:26    350s] # Analysis Mode: MMMC OCV 
[11/09 21:30:26    350s] # Parasitics Mode: SPEF/RCDB
[11/09 21:30:26    350s] # Signoff Settings: SI On 
[11/09 21:30:26    350s] #################################################################################
[11/09 21:30:26    350s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:30:26    350s] Setting infinite Tws ...
[11/09 21:30:26    350s] First Iteration Infinite Tw... 
[11/09 21:30:26    350s] Calculate early delays in OCV mode...
[11/09 21:30:26    350s] Calculate late delays in OCV mode...
[11/09 21:30:26    350s] Topological Sorting (CPU = 0:00:00.0, MEM = 1422.9M, InitMEM = 1422.9M)
[11/09 21:30:26    350s] Total number of fetched objects 835
[11/09 21:30:26    350s] AAE_INFO-618: Total number of nets in the design is 844,  98.8 percent of the nets selected for SI analysis
[11/09 21:30:26    350s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:30:26    350s] End delay calculation. (MEM=1466.26 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:30:26    350s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:30:26    350s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1466.3M) ***
[11/09 21:30:26    350s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1466.3M)
[11/09 21:30:26    350s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:30:26    350s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1466.3M)
[11/09 21:30:26    350s] 
[11/09 21:30:26    350s] Executing IPO callback for view pruning ..
[11/09 21:30:26    350s] Starting SI iteration 2
[11/09 21:30:26    350s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:30:26    350s] Calculate early delays in OCV mode...
[11/09 21:30:26    350s] Calculate late delays in OCV mode...
[11/09 21:30:26    350s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:30:26    350s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 835. 
[11/09 21:30:26    350s] Total number of fetched objects 835
[11/09 21:30:26    350s] AAE_INFO-618: Total number of nets in the design is 844,  0.0 percent of the nets selected for SI analysis
[11/09 21:30:26    350s] End delay calculation. (MEM=1474.3 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:30:26    350s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1474.3M) ***
[11/09 21:30:26    350s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:05:51 mem=1474.3M)
[11/09 21:30:26    350s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.049  | -0.049  |  2.232  |
|           TNS (ns):| -0.049  | -0.049  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.197%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1395.1M, totSessionCpu=0:05:51 **
[11/09 21:30:26    350s] Setting latch borrow mode to budget during optimization.
[11/09 21:30:26    350s] *** Timing NOT met, worst failing slack is -0.049
[11/09 21:30:26    350s] *** Check timing (0:00:00.0)
[11/09 21:30:26    350s] Begin: GigaOpt Optimization in WNS mode
[11/09 21:30:26    350s] Info: 16 io nets excluded
[11/09 21:30:26    350s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:30:26    350s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:30:26    350s] ### Creating PhyDesignMc. totSessionCpu=0:05:51 mem=1395.1M
[11/09 21:30:26    350s] #spOpts: mergeVia=F 
[11/09 21:30:27    351s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:51 mem=1395.1M
[11/09 21:30:27    351s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1395.1M
[11/09 21:30:27    351s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1417.1M
[11/09 21:30:27    351s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1473.3M
[11/09 21:30:27    351s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1473.3M
[11/09 21:30:27    351s] *info: 16 io nets excluded
[11/09 21:30:27    351s] *info: 2 clock nets excluded
[11/09 21:30:27    351s] *info: 2 special nets excluded.
[11/09 21:30:27    351s] *info: 9 no-driver nets excluded.
[11/09 21:30:28    352s] ** GigaOpt Optimizer WNS Slack -0.049 TNS Slack -0.049 Density 100.00
[11/09 21:30:28    352s] Optimizer WNS Pass 0
[11/09 21:30:28    352s] Active Path Group: reg2reg  
[11/09 21:30:28    352s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:30:28    352s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:30:28    352s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:30:28    352s] |  -0.049|   -0.049|  -0.049|   -0.049|   100.00%|   0:00:00.0| 1603.8M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]/D  |
[11/09 21:30:28    352s] |   0.000|    0.004|   0.000|    0.000|   100.00%|   0:00:00.0| 1603.8M|     osu05|       NA| NA                                                 |
[11/09 21:30:28    352s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:30:28    352s] 
[11/09 21:30:28    352s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1603.8M) ***
[11/09 21:30:28    352s] 
[11/09 21:30:28    352s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1603.8M) ***
[11/09 21:30:28    352s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[11/09 21:30:28    352s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:30:28    352s] Re Calculate Delays on 0 Nets
[11/09 21:30:28    352s] 
[11/09 21:30:28    352s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1603.8M) ***
[11/09 21:30:28    352s] *** Starting refinePlace (0:05:53 mem=1584.7M) ***
[11/09 21:30:28    352s] Total net bbox length = 1.352e+05 (7.072e+04 6.447e+04) (ext = 2.816e+04)
[11/09 21:30:28    352s] Starting refinePlace ...
[11/09 21:30:28    352s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[11/09 21:30:28    352s] Type 'man IMPSP-2002' for more detail.
[11/09 21:30:28    352s] Total net bbox length = 1.352e+05 (7.072e+04 6.447e+04) (ext = 2.816e+04)
[11/09 21:30:28    352s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1584.7MB
[11/09 21:30:28    352s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1584.7MB) @(0:05:53 - 0:05:53).
[11/09 21:30:28    352s] *** Finished refinePlace (0:05:53 mem=1584.7M) ***
[11/09 21:30:28    352s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:30:28    352s] End: GigaOpt Optimization in WNS mode
[11/09 21:30:28    352s] GigaOpt: target slack met, skip TNS optimization
[11/09 21:30:28    352s]   Timing/DRV Snapshot: (REF)
[11/09 21:30:28    352s]      Weighted WNS: 0.000
[11/09 21:30:28    352s]       All  PG WNS: 0.000
[11/09 21:30:28    352s]       High PG WNS: 0.000
[11/09 21:30:28    352s]       All  PG TNS: 0.000
[11/09 21:30:28    352s]       High PG TNS: 0.000
[11/09 21:30:28    352s]          Tran DRV: 0
[11/09 21:30:28    352s]           Cap DRV: 0
[11/09 21:30:28    352s]        Fanout DRV: 0
[11/09 21:30:28    352s]            Glitch: 0
[11/09 21:30:28    352s]    Category Slack: { [L, 0.004] [H, 0.004] }
[11/09 21:30:28    352s] 
[11/09 21:30:28    352s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:30:28    352s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:30:28    352s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  2.232  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.197%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1454.1M, totSessionCpu=0:05:53 **
[11/09 21:30:28    352s] -routeWithEco false                      # bool, default=false
[11/09 21:30:28    352s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:30:28    352s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:30:28    352s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:30:28    352s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:30:28    352s] 
[11/09 21:30:28    352s] globalDetailRoute
[11/09 21:30:28    352s] 
[11/09 21:30:28    352s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:30:28    352s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:30:28    352s] #setNanoRouteMode -routeWithEco true
[11/09 21:30:28    352s] #Start globalDetailRoute on Sat Nov  9 21:30:28 2019
[11/09 21:30:28    352s] #
[11/09 21:30:28    352s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 837 times net's RC data read were performed.
[11/09 21:30:29    353s] ### Net info: total nets: 844
[11/09 21:30:29    353s] ### Net info: dirty nets: 0
[11/09 21:30:29    353s] ### Net info: marked as disconnected nets: 0
[11/09 21:30:29    353s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224 connects to NET I0/LD/T_FIFO/IP_FIFO/waddr[2] at location ( 3502.800 748.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:30:29    353s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/waddr[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:30:29    353s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211 at location ( 3500.400 751.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:30:29    353s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:30:29    353s] ### Net info: fully routed nets: 818
[11/09 21:30:29    353s] ### Net info: trivial (single pin) nets: 0
[11/09 21:30:29    353s] ### Net info: unrouted nets: 24
[11/09 21:30:29    353s] ### Net info: re-extraction nets: 2
[11/09 21:30:29    353s] ### Net info: ignored nets: 0
[11/09 21:30:29    353s] ### Net info: skip routing nets: 0
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:29    353s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:30:29    353s] #Loading the last recorded routing design signature
[11/09 21:30:29    354s] #Created 66 NETS and 0 SPECIALNETS new signatures
[11/09 21:30:30    354s] #Summary of the placement changes since last routing:
[11/09 21:30:30    354s] #  Number of instances resized = 1
[11/09 21:30:30    354s] #  Total number of placement changes (moved instances are counted twice) = 1
[11/09 21:30:30    354s] #Start routing data preparation.
[11/09 21:30:30    354s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:30:30    354s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:30:30    354s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:30:30    354s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:30:30    354s] #Voltage range [0.000 - 5.000] has 842 nets.
[11/09 21:30:30    354s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:30:30    354s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:30:30    354s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:30:30    354s] #Regenerating Ggrids automatically.
[11/09 21:30:30    354s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:30:30    354s] #Using automatically generated G-grids.
[11/09 21:30:30    354s] #Done routing data preparation.
[11/09 21:30:30    354s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1199.86 (MB), peak = 1202.99 (MB)
[11/09 21:30:30    354s] #Merging special wires...
[11/09 21:30:30    355s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET I0/LD/T_FIFO/IP_FIFO/waddr[2]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[11/09 21:30:30    355s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 3500.400 754.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:30:30    355s] #
[11/09 21:30:30    355s] #Connectivity extraction summary:
[11/09 21:30:30    355s] #68 routed nets are extracted.
[11/09 21:30:30    355s] #    1 (0.12%) extracted nets are partially routed.
[11/09 21:30:30    355s] #752 routed net(s) are imported.
[11/09 21:30:30    355s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:30:30    355s] #Total number of nets = 844.
[11/09 21:30:30    355s] #
[11/09 21:30:30    355s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:30:30    355s] #Number of eco nets is 1
[11/09 21:30:30    355s] #
[11/09 21:30:30    355s] #Start data preparation...
[11/09 21:30:30    355s] #
[11/09 21:30:30    355s] #Data preparation is done on Sat Nov  9 21:30:30 2019
[11/09 21:30:30    355s] #
[11/09 21:30:30    355s] #Analyzing routing resource...
[11/09 21:30:31    355s] #Routing resource analysis is done on Sat Nov  9 21:30:31 2019
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #  Resource Analysis:
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:30:31    355s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:30:31    355s] #  --------------------------------------------------------------
[11/09 21:30:31    355s] #  Metal 1        H        1692          52       11990     4.93%
[11/09 21:30:31    355s] #  Metal 2        V        2133          60       11990     2.25%
[11/09 21:30:31    355s] #  Metal 3        H        1704          40       11990     2.60%
[11/09 21:30:31    355s] #  --------------------------------------------------------------
[11/09 21:30:31    355s] #  Total                   5530       2.64%       35970     3.26%
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.38 (MB), peak = 1202.99 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #start global routing iteration 1...
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.99 (MB), peak = 1207.00 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:30:31    355s] #Total number of routable nets = 820.
[11/09 21:30:31    355s] #Total number of nets in the design = 844.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #1 routable net has only global wires.
[11/09 21:30:31    355s] #819 routable nets have only detail routed wires.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Routed net constraints summary:
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #        Rules   Unconstrained  
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #      Default               1  
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #        Total               1  
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Routing constraints summary of the whole design:
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #        Rules   Unconstrained  
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #      Default             820  
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #        Total             820  
[11/09 21:30:31    355s] #-----------------------------
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #                 OverCon          
[11/09 21:30:31    355s] #                  #Gcell    %Gcell
[11/09 21:30:31    355s] #     Layer           (1)   OverCon
[11/09 21:30:31    355s] #  --------------------------------
[11/09 21:30:31    355s] #   Metal 1      0(0.00%)   (0.00%)
[11/09 21:30:31    355s] #   Metal 2      0(0.00%)   (0.00%)
[11/09 21:30:31    355s] #   Metal 3      0(0.00%)   (0.00%)
[11/09 21:30:31    355s] #  --------------------------------
[11/09 21:30:31    355s] #     Total      0(0.00%)   (0.00%)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 21:30:31    355s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Complete Global Routing.
[11/09 21:30:31    355s] #Total wire length = 167184 um.
[11/09 21:30:31    355s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal1 = 19316 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal2 = 82731 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:31    355s] #Total number of vias = 4479
[11/09 21:30:31    355s] #Up-Via Summary (total 4479):
[11/09 21:30:31    355s] #           
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #  Metal 1         2633
[11/09 21:30:31    355s] #  Metal 2         1846
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #                  4479 
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Max overcon = 0 track.
[11/09 21:30:31    355s] #Total overcon = 0.00%.
[11/09 21:30:31    355s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.99 (MB), peak = 1207.00 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Connectivity extraction summary:
[11/09 21:30:31    355s] #Total number of nets = 0.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.47 (MB), peak = 1207.00 (MB)
[11/09 21:30:31    355s] #Start Track Assignment.
[11/09 21:30:31    355s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/09 21:30:31    355s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/09 21:30:31    355s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Track assignment summary:
[11/09 21:30:31    355s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:30:31    355s] #----------------------------------------------------
[11/09 21:30:31    355s] #M1 	      0.00 	  0.00%  	  0.00%
[11/09 21:30:31    355s] #M2 	      0.00 	  0.00%  	  0.00%
[11/09 21:30:31    355s] #M3 	      0.00 	  0.00%  	  0.00%
[11/09 21:30:31    355s] #----------------------------------------------------
[11/09 21:30:31    355s] #All 	      0.00  	  0.00% 	  0.00%
[11/09 21:30:31    355s] #Complete Track Assignment.
[11/09 21:30:31    355s] #Total wire length = 167184 um.
[11/09 21:30:31    355s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal1 = 19316 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal2 = 82731 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:31    355s] #Total number of vias = 4479
[11/09 21:30:31    355s] #Up-Via Summary (total 4479):
[11/09 21:30:31    355s] #           
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #  Metal 1         2633
[11/09 21:30:31    355s] #  Metal 2         1846
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #                  4479 
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.85 (MB), peak = 1207.00 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Cpu time = 00:00:01
[11/09 21:30:31    355s] #Elapsed time = 00:00:01
[11/09 21:30:31    355s] #Increased memory = -1.14 (MB)
[11/09 21:30:31    355s] #Total memory = 1201.85 (MB)
[11/09 21:30:31    355s] #Peak memory = 1207.00 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Connectivity extraction summary:
[11/09 21:30:31    355s] #Total number of nets = 0.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Start Detail Routing..
[11/09 21:30:31    355s] #start initial detail routing ...
[11/09 21:30:31    355s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.3% required routing.
[11/09 21:30:31    355s] #    number of violations = 0
[11/09 21:30:31    355s] #1 out of 281575 instances need to be verified(marked ipoed).
[11/09 21:30:31    355s] #0.1% of the total area is being checked for drcs
[11/09 21:30:31    355s] #0.1% of the total area was checked
[11/09 21:30:31    355s] #    number of violations = 0
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.37 (MB), peak = 1219.37 (MB)
[11/09 21:30:31    355s] #start 1st optimization iteration ...
[11/09 21:30:31    355s] #    number of violations = 0
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.37 (MB), peak = 1219.37 (MB)
[11/09 21:30:31    355s] #Complete Detail Routing.
[11/09 21:30:31    355s] #Total wire length = 167195 um.
[11/09 21:30:31    355s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal2 = 82734 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:31    355s] #Total number of vias = 4479
[11/09 21:30:31    355s] #Up-Via Summary (total 4479):
[11/09 21:30:31    355s] #           
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #  Metal 1         2633
[11/09 21:30:31    355s] #  Metal 2         1846
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #                  4479 
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Total number of DRC violations = 0
[11/09 21:30:31    355s] #Cpu time = 00:00:00
[11/09 21:30:31    355s] #Elapsed time = 00:00:00
[11/09 21:30:31    355s] #Increased memory = 0.35 (MB)
[11/09 21:30:31    355s] #Total memory = 1202.20 (MB)
[11/09 21:30:31    355s] #Peak memory = 1219.37 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Connectivity extraction summary:
[11/09 21:30:31    355s] #Total number of nets = 0.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Start Detail Routing..
[11/09 21:30:31    355s] #start initial detail routing ...
[11/09 21:30:31    355s] #    number of violations = 0
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.97 (MB), peak = 1219.37 (MB)
[11/09 21:30:31    355s] #start 1st optimization iteration ...
[11/09 21:30:31    355s] #    number of violations = 0
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.97 (MB), peak = 1219.37 (MB)
[11/09 21:30:31    355s] #Complete Detail Routing.
[11/09 21:30:31    355s] #Total wire length = 167195 um.
[11/09 21:30:31    355s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal2 = 82734 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:31    355s] #Total number of vias = 4479
[11/09 21:30:31    355s] #Up-Via Summary (total 4479):
[11/09 21:30:31    355s] #           
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #  Metal 1         2633
[11/09 21:30:31    355s] #  Metal 2         1846
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #                  4479 
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Total number of DRC violations = 0
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #start routing for process antenna violation fix ...
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Connectivity extraction summary:
[11/09 21:30:31    355s] #Total number of nets = 0.
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.20 (MB), peak = 1219.37 (MB)
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Total wire length = 167195 um.
[11/09 21:30:31    355s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal2 = 82734 um.
[11/09 21:30:31    355s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:31    355s] #Total number of vias = 4479
[11/09 21:30:31    355s] #Up-Via Summary (total 4479):
[11/09 21:30:31    355s] #           
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #  Metal 1         2633
[11/09 21:30:31    355s] #  Metal 2         1846
[11/09 21:30:31    355s] #-----------------------
[11/09 21:30:31    355s] #                  4479 
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #Total number of DRC violations = 0
[11/09 21:30:31    355s] #
[11/09 21:30:31    355s] #detailRoute Statistics:
[11/09 21:30:31    355s] #Cpu time = 00:00:01
[11/09 21:30:31    355s] #Elapsed time = 00:00:01
[11/09 21:30:31    355s] #Increased memory = 0.77 (MB)
[11/09 21:30:31    355s] #Total memory = 1202.62 (MB)
[11/09 21:30:31    355s] #Peak memory = 1219.37 (MB)
[11/09 21:30:31    355s] #Updating routing design signature
[11/09 21:30:31    355s] #Created 41 library cell signatures
[11/09 21:30:31    355s] #Created 844 NETS and 0 SPECIALNETS signatures
[11/09 21:30:31    356s] #Created 281575 instance signatures
[11/09 21:30:31    356s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.39 (MB), peak = 1219.37 (MB)
[11/09 21:30:32    356s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.40 (MB), peak = 1219.37 (MB)
[11/09 21:30:32    356s] #
[11/09 21:30:32    356s] #globalDetailRoute statistics:
[11/09 21:30:32    356s] #Cpu time = 00:00:04
[11/09 21:30:32    356s] #Elapsed time = 00:00:03
[11/09 21:30:32    356s] #Increased memory = -2.96 (MB)
[11/09 21:30:32    356s] #Total memory = 1116.28 (MB)
[11/09 21:30:32    356s] #Peak memory = 1219.37 (MB)
[11/09 21:30:32    356s] #Number of warnings = 23
[11/09 21:30:32    356s] #Total number of warnings = 419
[11/09 21:30:32    356s] #Number of fails = 0
[11/09 21:30:32    356s] #Total number of fails = 0
[11/09 21:30:32    356s] #Complete globalDetailRoute on Sat Nov  9 21:30:32 2019
[11/09 21:30:32    356s] #
[11/09 21:30:32    356s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1453.6M, totSessionCpu=0:05:57 **
[11/09 21:30:32    356s] -routeWithEco false                      # bool, default=false
[11/09 21:30:32    356s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:30:32    356s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:30:32    356s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:30:32    356s] Extraction called for design 'layout_lab_design' of instances=281575 and nets=844 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:30:32    356s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:30:32    356s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:30:32    356s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:30:32    356s] RC Extraction called in multi-corner(1) mode.
[11/09 21:30:32    356s] Process corner(s) are loaded.
[11/09 21:30:32    356s]  Corner: osu05
[11/09 21:30:32    356s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:30:32    356s] Assumed metal fill uses the following parameters:
[11/09 21:30:32    356s]               Active Spacing      Min. Width
[11/09 21:30:32    356s]                 [microns]         [microns]
[11/09 21:30:32    356s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:30:32    356s]   Layer M1        0.600             0.400 
[11/09 21:30:32    356s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:30:32    356s]   Layer M2        0.600             0.400 
[11/09 21:30:32    356s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:30:32    356s]   Layer M3        0.600             0.400 
[11/09 21:30:32    356s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:30:32    356s]       RC Corner Indexes            0   
[11/09 21:30:32    356s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:30:32    356s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:30:32    356s] Resistance Scaling Factor    : 1.00000 
[11/09 21:30:32    356s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:30:32    356s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:30:32    356s] Shrink Factor                : 1.00000
[11/09 21:30:32    356s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:30:32    356s] Initializing multi-corner capacitance tables ... 
[11/09 21:30:32    356s] Initializing multi-corner resistance tables ...
[11/09 21:30:32    356s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1453.6M)
[11/09 21:30:32    356s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:30:32    356s] Extracted 10.0286% (CPU Time= 0:00:00.0  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 20.0381% (CPU Time= 0:00:00.0  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 30.0286% (CPU Time= 0:00:00.0  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 40.0381% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 50.0286% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 60.0381% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 70.0286% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 80.0381% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 90.0286% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1519.6M)
[11/09 21:30:32    356s] Number of Extracted Resistors     : 9977
[11/09 21:30:32    356s] Number of Extracted Ground Cap.   : 10779
[11/09 21:30:32    356s] Number of Extracted Coupling Cap. : 11104
[11/09 21:30:32    356s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:32    356s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:30:32    356s]  Corner: osu05
[11/09 21:30:32    356s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1481.6M)
[11/09 21:30:32    356s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:30:32    356s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 835 times net's RC data read were performed.
[11/09 21:30:32    356s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1475.605M)
[11/09 21:30:32    356s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:32    356s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1475.605M)
[11/09 21:30:32    356s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1475.605M)
[11/09 21:30:32    356s] **optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1447.0M, totSessionCpu=0:05:57 **
[11/09 21:30:32    356s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:30:32    356s] Begin IPO call back ...
[11/09 21:30:32    357s] End IPO call back ...
[11/09 21:30:32    357s] #################################################################################
[11/09 21:30:32    357s] # Design Stage: PostRoute
[11/09 21:30:32    357s] # Design Name: layout_lab_design
[11/09 21:30:32    357s] # Design Mode: 90nm
[11/09 21:30:32    357s] # Analysis Mode: MMMC OCV 
[11/09 21:30:32    357s] # Parasitics Mode: SPEF/RCDB
[11/09 21:30:32    357s] # Signoff Settings: SI On 
[11/09 21:30:32    357s] #################################################################################
[11/09 21:30:32    357s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:30:32    357s] Setting infinite Tws ...
[11/09 21:30:32    357s] First Iteration Infinite Tw... 
[11/09 21:30:32    357s] Calculate early delays in OCV mode...
[11/09 21:30:32    357s] Calculate late delays in OCV mode...
[11/09 21:30:32    357s] Topological Sorting (CPU = 0:00:00.0, MEM = 1448.5M, InitMEM = 1448.5M)
[11/09 21:30:32    357s] Initializing multi-corner capacitance tables ... 
[11/09 21:30:32    357s] Initializing multi-corner resistance tables ...
[11/09 21:30:32    357s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:32    357s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1466.6M)
[11/09 21:30:32    357s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:30:33    357s] Total number of fetched objects 835
[11/09 21:30:33    357s] AAE_INFO-618: Total number of nets in the design is 844,  98.8 percent of the nets selected for SI analysis
[11/09 21:30:33    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:30:33    357s] End delay calculation. (MEM=1512 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:30:33    357s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:30:33    357s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1512.0M) ***
[11/09 21:30:33    357s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1512.0M)
[11/09 21:30:33    357s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:30:33    357s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1512.0M)
[11/09 21:30:33    357s] Starting SI iteration 2
[11/09 21:30:33    357s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:30:33    357s] Calculate early delays in OCV mode...
[11/09 21:30:33    357s] Calculate late delays in OCV mode...
[11/09 21:30:33    357s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:30:33    357s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 835. 
[11/09 21:30:33    357s] Total number of fetched objects 835
[11/09 21:30:33    357s] AAE_INFO-618: Total number of nets in the design is 844,  0.0 percent of the nets selected for SI analysis
[11/09 21:30:33    357s] End delay calculation. (MEM=1520.05 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:30:33    357s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1520.0M) ***
[11/09 21:30:33    357s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:05:58 mem=1520.0M)
[11/09 21:30:33    357s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1446.7M, totSessionCpu=0:05:58 **
[11/09 21:30:33    357s] *** Timing Is met
[11/09 21:30:33    357s] *** Check timing (0:00:00.0)
[11/09 21:30:33    357s] Running postRoute recovery in postEcoRoute mode
[11/09 21:30:33    357s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1446.7M, totSessionCpu=0:05:58 **
[11/09 21:30:33    357s]   Timing/DRV Snapshot: (TGT)
[11/09 21:30:33    357s]      Weighted WNS: 0.000
[11/09 21:30:33    357s]       All  PG WNS: 0.000
[11/09 21:30:33    357s]       High PG WNS: 0.000
[11/09 21:30:33    357s]       All  PG TNS: 0.000
[11/09 21:30:33    357s]       High PG TNS: 0.000
[11/09 21:30:33    357s]          Tran DRV: 0
[11/09 21:30:33    357s]           Cap DRV: 0
[11/09 21:30:33    357s]        Fanout DRV: 0
[11/09 21:30:33    357s]            Glitch: 0
[11/09 21:30:33    357s]    Category Slack: { [L, 0.004] [H, 0.004] }
[11/09 21:30:33    357s] 
[11/09 21:30:33    357s] Checking setup slack degradation ...
[11/09 21:30:33    357s] 
[11/09 21:30:33    357s] Recovery Manager:
[11/09 21:30:33    357s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/09 21:30:33    357s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/09 21:30:33    357s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:30:33    357s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/09 21:30:33    357s] 
[11/09 21:30:33    357s] Checking DRV degradation...
[11/09 21:30:33    357s] 
[11/09 21:30:33    357s] Recovery Manager:
[11/09 21:30:33    357s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:30:33    357s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:30:33    357s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:30:33    357s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:30:33    357s] 
[11/09 21:30:33    357s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:30:33    357s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1446.68M, totSessionCpu=0:05:58).
[11/09 21:30:33    357s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1446.7M, totSessionCpu=0:05:58 **
[11/09 21:30:33    357s] 
[11/09 21:30:33    357s] Latch borrow mode reset to max_borrow
[11/09 21:30:33    357s] Reported timing to dir ./timingReports
[11/09 21:30:33    357s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1446.7M, totSessionCpu=0:05:58 **
[11/09 21:30:33    357s] Begin: glitch net info
[11/09 21:30:33    357s] glitch slack range: number of glitch nets
[11/09 21:30:33    357s] glitch slack < -0.32 : 0
[11/09 21:30:33    357s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:30:33    357s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:30:33    357s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:30:33    357s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:30:33    357s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:30:33    357s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:30:33    357s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:30:33    357s] -0.04 < glitch slack : 0
[11/09 21:30:33    357s] End: glitch net info
[11/09 21:30:34    358s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  2.232  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.197%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1446.7M, totSessionCpu=0:05:58 **
[11/09 21:30:34    358s]  ReSet Options after AAE Based Opt flow 
[11/09 21:30:34    358s] *** Finished optDesign ***
[11/09 21:30:34    358s] 
[11/09 21:30:34    358s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.4 real=0:00:11.0)
[11/09 21:30:34    358s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:30:34    358s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.4 real=0:00:00.6)
[11/09 21:30:34    358s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[11/09 21:30:34    358s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:30:34    358s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:03.8 real=0:00:03.4)
[11/09 21:30:34    358s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[11/09 21:30:34    358s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:30:34    358s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:30:34    358s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:30:34    358s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:30:34    358s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:30:34    358s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 835 times net's RC data read were performed.
[11/09 21:30:34    358s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1446.7M)
[11/09 21:30:34    358s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:30:34    358s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:30:34    358s] Type 'man IMPSP-5217' for more detail.
[11/09 21:30:34    358s] Core basic site is core
[11/09 21:30:34    358s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:30:34    358s]   Signal wire search tree: 9814 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:30:34    358s] *INFO: Adding fillers to top-module.
[11/09 21:30:34    358s] *INFO:   Added 0 filler inst of any cell-type.
[11/09 21:30:34    358s] <CMD> ecoRoute
[11/09 21:30:34    358s] 
[11/09 21:30:34    358s] globalDetailRoute
[11/09 21:30:34    358s] 
[11/09 21:30:34    358s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:30:34    358s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:30:34    358s] #setNanoRouteMode -routeWithEco true
[11/09 21:30:34    358s] #Start globalDetailRoute on Sat Nov  9 21:30:34 2019
[11/09 21:30:34    358s] #
[11/09 21:30:35    359s] ### Net info: total nets: 844
[11/09 21:30:35    359s] ### Net info: dirty nets: 0
[11/09 21:30:35    359s] ### Net info: marked as disconnected nets: 0
[11/09 21:30:35    359s] ### Net info: fully routed nets: 820
[11/09 21:30:35    359s] ### Net info: trivial (single pin) nets: 0
[11/09 21:30:35    359s] ### Net info: unrouted nets: 24
[11/09 21:30:35    359s] ### Net info: re-extraction nets: 0
[11/09 21:30:35    359s] ### Net info: ignored nets: 0
[11/09 21:30:35    359s] ### Net info: skip routing nets: 0
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:30:35    359s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:30:35    359s] #Start routing data preparation.
[11/09 21:30:35    359s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:30:35    359s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:30:35    359s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:30:35    359s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:30:35    359s] #Voltage range [0.000 - 5.000] has 842 nets.
[11/09 21:30:35    359s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:30:35    359s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:30:35    359s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:30:36    360s] #Regenerating Ggrids automatically.
[11/09 21:30:36    360s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:30:36    360s] #Using automatically generated G-grids.
[11/09 21:30:36    360s] #Done routing data preparation.
[11/09 21:30:36    360s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1153.07 (MB), peak = 1219.37 (MB)
[11/09 21:30:36    360s] #Merging special wires...
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Connectivity extraction summary:
[11/09 21:30:36    360s] #Total number of nets = 0.
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Connectivity extraction summary:
[11/09 21:30:36    360s] #Total number of nets = 0.
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Cpu time = 00:00:01
[11/09 21:30:36    360s] #Elapsed time = 00:00:01
[11/09 21:30:36    360s] #Increased memory = 8.13 (MB)
[11/09 21:30:36    360s] #Total memory = 1153.18 (MB)
[11/09 21:30:36    360s] #Peak memory = 1219.37 (MB)
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Connectivity extraction summary:
[11/09 21:30:36    360s] #Total number of nets = 0.
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Start Detail Routing..
[11/09 21:30:36    360s] #start initial detail routing ...
[11/09 21:30:36    360s] #    number of violations = 0
[11/09 21:30:36    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.17 (MB), peak = 1219.37 (MB)
[11/09 21:30:36    360s] #start 1st optimization iteration ...
[11/09 21:30:36    360s] #    number of violations = 0
[11/09 21:30:36    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.27 (MB), peak = 1219.37 (MB)
[11/09 21:30:36    360s] #Complete Detail Routing.
[11/09 21:30:36    360s] #Total wire length = 167195 um.
[11/09 21:30:36    360s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal2 = 82734 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:36    360s] #Total number of vias = 4479
[11/09 21:30:36    360s] #Up-Via Summary (total 4479):
[11/09 21:30:36    360s] #           
[11/09 21:30:36    360s] #-----------------------
[11/09 21:30:36    360s] #  Metal 1         2633
[11/09 21:30:36    360s] #  Metal 2         1846
[11/09 21:30:36    360s] #-----------------------
[11/09 21:30:36    360s] #                  4479 
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Total number of DRC violations = 0
[11/09 21:30:36    360s] #Cpu time = 00:00:00
[11/09 21:30:36    360s] #Elapsed time = 00:00:00
[11/09 21:30:36    360s] #Increased memory = 0.32 (MB)
[11/09 21:30:36    360s] #Total memory = 1153.49 (MB)
[11/09 21:30:36    360s] #Peak memory = 1219.37 (MB)
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Connectivity extraction summary:
[11/09 21:30:36    360s] #Total number of nets = 0.
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Start Detail Routing..
[11/09 21:30:36    360s] #start initial detail routing ...
[11/09 21:30:36    360s] #    number of violations = 0
[11/09 21:30:36    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.30 (MB), peak = 1219.37 (MB)
[11/09 21:30:36    360s] #start 1st optimization iteration ...
[11/09 21:30:36    360s] #    number of violations = 0
[11/09 21:30:36    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.30 (MB), peak = 1219.37 (MB)
[11/09 21:30:36    360s] #Complete Detail Routing.
[11/09 21:30:36    360s] #Total wire length = 167195 um.
[11/09 21:30:36    360s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal2 = 82734 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:36    360s] #Total number of vias = 4479
[11/09 21:30:36    360s] #Up-Via Summary (total 4479):
[11/09 21:30:36    360s] #           
[11/09 21:30:36    360s] #-----------------------
[11/09 21:30:36    360s] #  Metal 1         2633
[11/09 21:30:36    360s] #  Metal 2         1846
[11/09 21:30:36    360s] #-----------------------
[11/09 21:30:36    360s] #                  4479 
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Total number of DRC violations = 0
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #start routing for process antenna violation fix ...
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Connectivity extraction summary:
[11/09 21:30:36    360s] #Total number of nets = 0.
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.53 (MB), peak = 1219.37 (MB)
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Total wire length = 167195 um.
[11/09 21:30:36    360s] #Total half perimeter of net bounding box = 138631 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal1 = 19324 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal2 = 82734 um.
[11/09 21:30:36    360s] #Total wire length on LAYER metal3 = 65137 um.
[11/09 21:30:36    360s] #Total number of vias = 4479
[11/09 21:30:36    360s] #Up-Via Summary (total 4479):
[11/09 21:30:36    360s] #           
[11/09 21:30:36    360s] #-----------------------
[11/09 21:30:36    360s] #  Metal 1         2633
[11/09 21:30:36    360s] #  Metal 2         1846
[11/09 21:30:36    360s] #-----------------------
[11/09 21:30:36    360s] #                  4479 
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #Total number of DRC violations = 0
[11/09 21:30:36    360s] #
[11/09 21:30:36    360s] #detailRoute Statistics:
[11/09 21:30:36    360s] #Cpu time = 00:00:00
[11/09 21:30:36    360s] #Elapsed time = 00:00:00
[11/09 21:30:36    360s] #Increased memory = 0.78 (MB)
[11/09 21:30:36    360s] #Total memory = 1153.95 (MB)
[11/09 21:30:36    360s] #Peak memory = 1219.37 (MB)
[11/09 21:30:37    361s] #
[11/09 21:30:37    361s] #globalDetailRoute statistics:
[11/09 21:30:37    361s] #Cpu time = 00:00:02
[11/09 21:30:37    361s] #Elapsed time = 00:00:02
[11/09 21:30:37    361s] #Increased memory = -64.51 (MB)
[11/09 21:30:37    361s] #Total memory = 1078.97 (MB)
[11/09 21:30:37    361s] #Peak memory = 1219.37 (MB)
[11/09 21:30:37    361s] #Number of warnings = 18
[11/09 21:30:37    361s] #Total number of warnings = 437
[11/09 21:30:37    361s] #Number of fails = 0
[11/09 21:30:37    361s] #Total number of fails = 0
[11/09 21:30:37    361s] #Complete globalDetailRoute on Sat Nov  9 21:30:37 2019
[11/09 21:30:37    361s] #
[11/09 21:30:37    361s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:30:37    361s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:30:37    361s] Start Time: Sat Nov  9 21:30:37 2019
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s] Design Name: layout_lab_design
[11/09 21:30:37    361s] Database Units: 1000
[11/09 21:30:37    361s] Design Boundary: (0.0000, 0.0000) (5263.2000, 5232.0000)
[11/09 21:30:37    361s] Error Limit = 1000; Warning Limit = 50
[11/09 21:30:37    361s] Check all nets
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s] Begin Summary 
[11/09 21:30:37    361s]   Found no problems or warnings.
[11/09 21:30:37    361s] End Summary
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s] End Time: Sat Nov  9 21:30:37 2019
[11/09 21:30:37    361s] Time Elapsed: 0:00:00.0
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:30:37    361s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:30:37    361s]   (CPU Time: 0:00:00.6  MEM: -0.461M)
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s] <CMD> verify_drc
[11/09 21:30:37    361s]  *** Starting Verify DRC (MEM: 1393.5) ***
[11/09 21:30:37    361s] 
[11/09 21:30:37    361s]   VERIFY DRC ...... Starting Verification
[11/09 21:30:37    361s]   VERIFY DRC ...... Initializing
[11/09 21:30:37    361s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:30:37    361s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:30:37    361s]   VERIFY DRC ...... Using new threading
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 1 of 81
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 2 of 81
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 3 of 81
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 4 of 81
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 5 of 81
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 6 of 81
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/09 21:30:37    361s]   VERIFY DRC ...... Sub-Area : 7 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 8 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 9 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 10 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 11 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 12 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 13 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 14 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 15 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 16 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 17 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 18 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 19 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 20 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 21 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 22 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 23 of 81
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/09 21:30:38    362s]   VERIFY DRC ...... Sub-Area : 24 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 25 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 26 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 27 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 28 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 29 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 30 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 31 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 32 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 33 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 34 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 35 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 36 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 37 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 38 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 39 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 40 of 81
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/09 21:30:39    363s]   VERIFY DRC ...... Sub-Area : 41 of 81
[11/09 21:30:40    363s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/09 21:30:40    363s]   VERIFY DRC ...... Sub-Area : 42 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 43 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 44 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 45 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 46 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 47 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 48 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 49 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 50 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 51 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 52 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 53 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 54 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 55 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 56 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 57 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 58 of 81
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/09 21:30:40    364s]   VERIFY DRC ...... Sub-Area : 59 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 60 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 61 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 62 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 63 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 64 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 65 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 66 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 67 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 68 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 69 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 70 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 71 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 72 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 73 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 74 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 75 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 76 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 77 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 78 of 81
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/09 21:30:41    365s]   VERIFY DRC ...... Sub-Area : 79 of 81
[11/09 21:30:42    366s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/09 21:30:42    366s]   VERIFY DRC ...... Sub-Area : 80 of 81
[11/09 21:30:42    366s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/09 21:30:42    366s]   VERIFY DRC ...... Sub-Area : 81 of 81
[11/09 21:30:42    366s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s]   Verification Complete : 0 Viols.
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s]  *** End Verify DRC (CPU: 0:00:04.4  ELAPSED TIME: 5.00  MEM: 24.1M) ***
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:30:42    366s] Parse map file...
[11/09 21:30:42    366s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:30:42    366s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:30:42    366s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:30:42    366s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:30:42    366s] Writing GDSII file ...
[11/09 21:30:42    366s] 	****** db unit per micron = 1000 ******
[11/09 21:30:42    366s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:30:42    366s] 	****** unit scaling factor = 1 ******
[11/09 21:30:42    366s] Output for instance
[11/09 21:30:42    366s] Output for bump
[11/09 21:30:42    366s] Output for physical terminals
[11/09 21:30:42    366s] Output for logical terminals
[11/09 21:30:42    366s] Output for regular nets
[11/09 21:30:42    366s] Output for special nets and metal fills
[11/09 21:30:42    366s] Output for via structure generation
[11/09 21:30:42    366s] Statistics for GDS generated (version 3)
[11/09 21:30:42    366s] ----------------------------------------
[11/09 21:30:42    366s] Stream Out Layer Mapping Information:
[11/09 21:30:42    366s] GDS Layer Number          GDS Layer Name
[11/09 21:30:42    366s] ----------------------------------------
[11/09 21:30:42    366s]     49                            metal1
[11/09 21:30:42    366s]     50                               via
[11/09 21:30:42    366s]     51                            metal2
[11/09 21:30:42    366s]     61                              via2
[11/09 21:30:42    366s]     62                            metal3
[11/09 21:30:42    366s]     49                            metal1
[11/09 21:30:42    366s]     51                            metal2
[11/09 21:30:42    366s]     62                            metal3
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Stream Out Information Processed for GDS version 3:
[11/09 21:30:42    366s] Units: 1000 DBU
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Object                             Count
[11/09 21:30:42    366s] ----------------------------------------
[11/09 21:30:42    366s] Instances                         281575
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Ports/Pins                             0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Nets                                5332
[11/09 21:30:42    366s]     metal layer metal1              1300
[11/09 21:30:42    366s]     metal layer metal2              2911
[11/09 21:30:42    366s]     metal layer metal3              1121
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s]     Via Instances                   4479
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Special Nets                         474
[11/09 21:30:42    366s]     metal layer metal1               469
[11/09 21:30:42    366s]     metal layer metal2                 5
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s]     Via Instances                    316
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Metal Fills                            0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s]     Via Instances                      0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Metal FillOPCs                         0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s]     Via Instances                      0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Text                                  16
[11/09 21:30:42    366s]     metal layer metal1                 1
[11/09 21:30:42    366s]     metal layer metal3                15
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Blockages                              0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Custom Text                            0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Custom Box                             0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Trim Metal                             0
[11/09 21:30:42    366s] 
[11/09 21:30:42    366s] Output for cells
[11/09 21:30:42    366s] **WARN: (IMPOGDS-1176):	There are 196 empty cells. Check innovus.log# for the details.
[11/09 21:30:42    366s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:30:42    366s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:30:43    366s] ######Streamout is finished!
[11/09 21:30:43    366s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:30:43    366s] Writing Netlist "final.v" ...
[11/09 21:30:43    366s] <CMD> rcOut -spf final.dspf
[11/09 21:30:43    366s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:30:43    366s] Type 'man IMPDC-495' for more detail.
[11/09 21:30:43    366s] 
[11/09 21:30:58    370s] <CMD> pan -10.707 -364.061
[11/09 21:31:04    372s] <CMD> pan 688.529 -1098.553
[11/09 21:31:06    373s] <CMD> pan -2405.991 1036.665
[11/09 21:31:08    373s] <CMD> pan 1070.769 -881.810
[11/09 21:32:29    391s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:32:29    391s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:32:29    391s] <CMD> getDrawView
[11/09 21:32:29    391s] <CMD> loadWorkspace -name Physical
[11/09 21:32:29    391s] <CMD> win
[11/09 21:32:29    391s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:32:29    391s] <CMD> set conf_qxconf_file NULL
[11/09 21:32:29    391s] <CMD> set conf_qxlib_file NULL
[11/09 21:32:29    391s] <CMD> set defHierChar /
[11/09 21:32:29    391s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:32:29    391s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:32:29    391s] <CMD> set distributed_client_message_echo 1
[11/09 21:32:29    391s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:32:29    391s] <CMD> set floorplan_default_site core
[11/09 21:32:29    391s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:32:29    391s] <CMD> set init_gnd_net gnd
[11/09 21:32:29    391s] <CMD> set init_io_file innovus.io
[11/09 21:32:29    391s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:32:29    391s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:32:29    391s] <CMD> set init_oa_search_lib {}
[11/09 21:32:29    391s] <CMD> set init_pwr_net vdd
[11/09 21:32:29    391s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:32:29    391s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:32:29    391s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:32:29    391s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:32:29    391s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:32:29    391s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:32:29    391s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:32:29    391s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:32:29    391s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:32:29    391s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:32:29    391s] <CMD> init_design
[11/09 21:32:29    391s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:32:29    391s] 
[11/09 21:32:29    391s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:32:29    391s] Severity  ID               Count  Summary                                  
[11/09 21:32:29    391s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:32:29    391s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:32:29    391s] 
[11/09 21:32:29    391s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:32:29    391s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:32:29    391s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:32:29    391s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:32:29    391s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:32:29    391s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:32:29    391s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:32:29    391s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:32:29    391s] <CMD> unfixAllIos
[11/09 21:32:29    391s] <CMD> legalizePin
[11/09 21:32:29    391s] #- Begin legalizePin (date=11/09 21:32:29, mem=1424.5M)
[11/09 21:32:29    391s] 
[11/09 21:32:29    391s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:32:29    391s] Summary report for top level: [layout_lab_design] 
[11/09 21:32:29    391s] 	Total Pads                         : 16
[11/09 21:32:29    391s] 	Total Pins                         : 0
[11/09 21:32:29    391s] 	Legally Assigned Pins              : 0
[11/09 21:32:29    391s] 	Illegally Assigned Pins            : 0
[11/09 21:32:29    391s] 	Unplaced Pins                      : 0
[11/09 21:32:29    391s] 	Constant/Spl Net Pins              : 0
[11/09 21:32:29    391s] 	Internal Pins                      : 0
[11/09 21:32:29    391s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:32:29    391s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:32:29    391s] End of Summary report
[11/09 21:32:29    391s] End pin legalization for the partition [layout_lab_design].
[11/09 21:32:29    391s] 
[11/09 21:32:29    391s] #- End legalizePin (date=11/09 21:32:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.5M, current mem=1424.5M)
[11/09 21:32:29    391s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:32:29    391s] #- Begin addRing (date=11/09 21:32:29, mem=1424.5M)
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:32:29    391s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:32:29    391s] 
[11/09 21:32:29    391s] Ring generation is complete; vias are now being generated.
[11/09 21:32:29    391s] addRing created 8 wires.
[11/09 21:32:29    391s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:32:29    391s] +--------+----------------+----------------+
[11/09 21:32:29    391s] |  Layer |     Created    |     Deleted    |
[11/09 21:32:29    391s] +--------+----------------+----------------+
[11/09 21:32:29    391s] | metal1 |        4       |       NA       |
[11/09 21:32:29    391s] |   via  |        8       |        0       |
[11/09 21:32:29    391s] | metal2 |        4       |       NA       |
[11/09 21:32:29    391s] +--------+----------------+----------------+
[11/09 21:32:29    391s] #- End addRing (date=11/09 21:32:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.5M, current mem=1424.5M)
[11/09 21:32:29    391s] <CMD> setPlaceMode -congEffort medium
[11/09 21:32:29    391s] <CMD> placeDesign -inPlaceOpt
[11/09 21:32:29    391s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:32:30    392s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:32:30    392s] *** Starting placeDesign concurrent flow ***
[11/09 21:32:30    392s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:32:30    392s] Set Using Default Delay Limit as 101.
[11/09 21:32:30    392s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:32:30    392s] Set Default Net Delay as 0 ps.
[11/09 21:32:30    392s] Set Default Net Load as 0 pF. 
[11/09 21:32:30    392s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:32:30    392s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:32:30    392s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:32:30    392s] Begin IPO call back ...
[11/09 21:32:30    392s] End IPO call back ...
[11/09 21:32:30    392s] #################################################################################
[11/09 21:32:30    392s] # Design Stage: PostRoute
[11/09 21:32:30    392s] # Design Name: layout_lab_design
[11/09 21:32:30    392s] # Design Mode: 90nm
[11/09 21:32:30    392s] # Analysis Mode: MMMC OCV 
[11/09 21:32:30    392s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:30    392s] # Signoff Settings: SI On 
[11/09 21:32:30    392s] #################################################################################
[11/09 21:32:30    392s] Setting infinite Tws ...
[11/09 21:32:30    392s] First Iteration Infinite Tw... 
[11/09 21:32:30    392s] Calculate early delays in OCV mode...
[11/09 21:32:30    392s] Calculate late delays in OCV mode...
[11/09 21:32:30    392s] Topological Sorting (CPU = 0:00:00.0, MEM = 1422.5M, InitMEM = 1422.5M)
[11/09 21:32:30    392s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:32:30    392s] Updating RC grid for preRoute extraction ...
[11/09 21:32:30    392s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:30    392s] Initializing multi-corner resistance tables ...
[11/09 21:32:30    392s] Total number of fetched objects 835
[11/09 21:32:30    392s] AAE_INFO-618: Total number of nets in the design is 844,  98.8 percent of the nets selected for SI analysis
[11/09 21:32:30    392s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:30    392s] End delay calculation. (MEM=1505.48 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:32:30    392s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:32:30    392s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1505.5M) ***
[11/09 21:32:30    392s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1505.5M)
[11/09 21:32:30    392s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:32:30    392s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1505.5M)
[11/09 21:32:30    392s] Starting SI iteration 2
[11/09 21:32:30    392s] Calculate early delays in OCV mode...
[11/09 21:32:30    392s] Calculate late delays in OCV mode...
[11/09 21:32:30    392s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:32:30    392s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:30    392s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 835. 
[11/09 21:32:30    392s] Total number of fetched objects 835
[11/09 21:32:30    392s] AAE_INFO-618: Total number of nets in the design is 844,  0.0 percent of the nets selected for SI analysis
[11/09 21:32:30    392s] End delay calculation. (MEM=1513.52 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:32:30    392s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1513.5M) ***
[11/09 21:32:30    392s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:32:30    392s] Set Using Default Delay Limit as 1000.
[11/09 21:32:30    392s] Set Default Net Delay as 1000 ps.
[11/09 21:32:30    392s] Set Default Net Load as 0.5 pF. 
[11/09 21:32:30    392s] *** Start deleteBufferTree ***
[11/09 21:32:30    392s] Info: Detect buffers to remove automatically.
[11/09 21:32:30    392s] Analyzing netlist ...
[11/09 21:32:30    392s] Updating netlist
[11/09 21:32:30    392s] 
[11/09 21:32:30    392s] *summary: 169 instances (buffers/inverters) removed
[11/09 21:32:30    392s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/09 21:32:30    392s] Deleted 280744 physical insts (cell - / prefix -).
[11/09 21:32:31    393s] *** Starting "NanoPlace(TM) placement v#1 (mem=1491.3M)" ...
[11/09 21:32:31    393s] *** Build Buffered Sizing Timing Model
[11/09 21:32:31    393s] (cpu=0:00:00.0 mem=1491.3M) ***
[11/09 21:32:31    393s] *** Build Virtual Sizing Timing Model
[11/09 21:32:31    393s] (cpu=0:00:00.0 mem=1491.3M) ***
[11/09 21:32:31    393s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[11/09 21:32:31    393s] Scan chains were not defined.
[11/09 21:32:31    393s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:32:31    393s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:32:31    393s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:32:31    393s] Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
[11/09 21:32:31    393s] Core basic site is core
[11/09 21:32:31    393s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:31    393s] Apply auto density screen in pre-place stage.
[11/09 21:32:31    393s] Auto density screen increases utilization from 0.009 to 0.009
[11/09 21:32:31    393s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1491.3M
[11/09 21:32:31    393s] Average module density = 0.009.
[11/09 21:32:31    393s] Density for the design = 0.009.
[11/09 21:32:31    393s]        = stdcell_area 4369 sites (314568 um^2) / alloc_area 476098 sites (34279063 um^2).
[11/09 21:32:31    393s] Pin Density = 0.004687.
[11/09 21:32:31    393s]             = total # of pins 2243 / total area 478530.
[11/09 21:32:31    393s] Initial padding reaches pin density 0.413 for top
[11/09 21:32:31    393s] Initial padding increases density from 0.009 to 0.015 for top
[11/09 21:32:31    393s] === lastAutoLevel = 9 
[11/09 21:32:31    393s] Clock gating cells determined by native netlist tracing.
[11/09 21:32:31    393s] Effort level <high> specified for reg2reg path_group
[11/09 21:32:31    393s] Iteration  1: Total net bbox = 1.499e+05 (6.39e+04 8.60e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.764e+05 (7.71e+04 9.93e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1513.5M
[11/09 21:32:31    393s] Iteration  2: Total net bbox = 1.499e+05 (6.39e+04 8.60e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.764e+05 (7.71e+04 9.93e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1513.5M
[11/09 21:32:31    393s] Iteration  3: Total net bbox = 1.327e+05 (6.98e+04 6.29e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.712e+05 (8.88e+04 8.25e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:31    393s] Total number of setup views is 1.
[11/09 21:32:31    393s] Total number of active setup views is 1.
[11/09 21:32:31    393s] Iteration  4: Total net bbox = 1.188e+05 (6.36e+04 5.52e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.556e+05 (8.10e+04 7.46e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:31    393s] Iteration  5: Total net bbox = 9.524e+04 (5.15e+04 4.38e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.285e+05 (6.56e+04 6.28e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:31    393s] Iteration  6: Total net bbox = 8.770e+04 (4.59e+04 4.18e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.190e+05 (5.83e+04 6.07e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:31    393s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:32:31    393s] Congestion driven padding in post-place stage.
[11/09 21:32:31    393s] Congestion driven padding increases utilization from 0.015 to 0.015
[11/09 21:32:31    393s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:31    393s] Iteration  7: Total net bbox = 9.101e+04 (4.87e+04 4.23e+04)
[11/09 21:32:31    393s]               Est.  stn bbox = 1.223e+05 (6.11e+04 6.11e+04)
[11/09 21:32:31    393s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:31    393s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:32:32    394s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:32:32    394s] Iteration  8: Total net bbox = 9.101e+04 (4.87e+04 4.23e+04)
[11/09 21:32:32    394s]               Est.  stn bbox = 1.223e+05 (6.11e+04 6.11e+04)
[11/09 21:32:32    394s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1529.5M
[11/09 21:32:32    394s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:32:32    394s] Congestion driven padding in post-place stage.
[11/09 21:32:32    394s] Congestion driven padding increases utilization from 0.015 to 0.015
[11/09 21:32:32    394s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:32    394s] Iteration  9: Total net bbox = 1.035e+05 (5.72e+04 4.62e+04)
[11/09 21:32:32    394s]               Est.  stn bbox = 1.390e+05 (7.32e+04 6.58e+04)
[11/09 21:32:32    394s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:32    394s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:32:32    394s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:32:32    394s] Iteration 10: Total net bbox = 1.035e+05 (5.72e+04 4.62e+04)
[11/09 21:32:32    394s]               Est.  stn bbox = 1.390e+05 (7.32e+04 6.58e+04)
[11/09 21:32:32    394s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:32    394s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:32:32    394s] Congestion driven padding in post-place stage.
[11/09 21:32:32    394s] Congestion driven padding increases utilization from 0.015 to 0.015
[11/09 21:32:32    394s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:33    395s] Iteration 11: Total net bbox = 1.165e+05 (6.30e+04 5.34e+04)
[11/09 21:32:33    395s]               Est.  stn bbox = 1.558e+05 (8.10e+04 7.48e+04)
[11/09 21:32:33    395s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1529.5M
[11/09 21:32:33    395s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:32:33    395s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:32:33    395s] Iteration 12: Total net bbox = 1.165e+05 (6.30e+04 5.34e+04)
[11/09 21:32:33    395s]               Est.  stn bbox = 1.558e+05 (8.10e+04 7.48e+04)
[11/09 21:32:33    395s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:34    396s] Iteration 13: Total net bbox = 1.378e+05 (7.43e+04 6.36e+04)
[11/09 21:32:34    396s]               Est.  stn bbox = 1.781e+05 (9.26e+04 8.55e+04)
[11/09 21:32:34    396s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1529.5M
[11/09 21:32:34    396s] Iteration 14: Total net bbox = 1.378e+05 (7.43e+04 6.36e+04)
[11/09 21:32:34    396s]               Est.  stn bbox = 1.781e+05 (9.26e+04 8.55e+04)
[11/09 21:32:34    396s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:34    396s] Iteration 15: Total net bbox = 1.378e+05 (7.43e+04 6.36e+04)
[11/09 21:32:34    396s]               Est.  stn bbox = 1.781e+05 (9.26e+04 8.55e+04)
[11/09 21:32:34    396s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[11/09 21:32:34    396s] *** cost = 1.378e+05 (7.43e+04 6.36e+04) (cpu for global=0:00:03.3) real=0:00:03.0***
[11/09 21:32:34    396s] Info: 1 clock gating cells identified, 0 (on average) moved
[11/09 21:32:35    396s] Core Placement runtime cpu: 0:00:02.7 real: 0:00:02.0
[11/09 21:32:35    396s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:32:35    396s] Type 'man IMPSP-9025' for more detail.
[11/09 21:32:35    396s] #spOpts: mergeVia=F 
[11/09 21:32:35    396s] Core basic site is core
[11/09 21:32:35    396s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:35    397s] *** Starting refinePlace (0:06:37 mem=1395.8M) ***
[11/09 21:32:35    397s] Total net bbox length = 1.378e+05 (7.429e+04 6.355e+04) (ext = 5.477e+04)
[11/09 21:32:35    397s] Starting refinePlace ...
[11/09 21:32:35    397s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:35    397s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[11/09 21:32:35    397s] Density distribution unevenness ratio = 96.206%
[11/09 21:32:35    397s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:32:35    397s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1395.8MB) @(0:06:37 - 0:06:37).
[11/09 21:32:35    397s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:35    397s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:32:35    397s] Placement tweakage begins.
[11/09 21:32:35    397s] wire length = 1.638e+05
[11/09 21:32:35    397s] wire length = 1.593e+05
[11/09 21:32:35    397s] Placement tweakage ends.
[11/09 21:32:35    397s] Move report: tweak moves 16 insts, mean move: 38.87 um, max move: 47.80 um
[11/09 21:32:35    397s] 	Max move on inst (I0/LD/CTRL/U85): (4443.51, 1030.62) --> (4408.31, 1018.02)
[11/09 21:32:35    397s] Move report: legalization moves 638 insts, mean move: 15.87 um, max move: 37.22 um
[11/09 21:32:35    397s] 	Max move on inst (I0/LD/CTRL/U59): (4444.83, 1278.59) --> (4435.20, 1251.00)
[11/09 21:32:35    397s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1395.8MB) @(0:06:37 - 0:06:37).
[11/09 21:32:35    397s] Move report: Detail placement moves 638 insts, mean move: 16.56 um, max move: 71.10 um
[11/09 21:32:35    397s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15): (4082.12, 649.82) --> (4094.40, 591.00)
[11/09 21:32:35    397s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1395.8MB
[11/09 21:32:35    397s] Statistics of distance of Instance movement in refine placement:
[11/09 21:32:35    397s]   maximum (X+Y) =        71.10 um
[11/09 21:32:35    397s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15) with max move: (4082.12, 649.821) -> (4094.4, 591)
[11/09 21:32:35    397s]   mean    (X+Y) =        16.56 um
[11/09 21:32:35    397s] Total instances flipped for WireLenOpt: 41
[11/09 21:32:35    397s] Summary Report:
[11/09 21:32:35    397s] Instances move: 638 (out of 638 movable)
[11/09 21:32:35    397s] Instances flipped: 0
[11/09 21:32:35    397s] Mean displacement: 16.56 um
[11/09 21:32:35    397s] Max displacement: 71.10 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15) (4082.12, 649.821) -> (4094.4, 591)
[11/09 21:32:35    397s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AOI22X1
[11/09 21:32:35    397s] Total instances moved : 638
[11/09 21:32:35    397s] Total net bbox length = 1.346e+05 (7.074e+04 6.387e+04) (ext = 5.473e+04)
[11/09 21:32:35    397s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1395.8MB
[11/09 21:32:35    397s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1395.8MB) @(0:06:37 - 0:06:37).
[11/09 21:32:35    397s] *** Finished refinePlace (0:06:37 mem=1395.8M) ***
[11/09 21:32:35    397s] *** End of Placement (cpu=0:00:03.8, real=0:00:04.0, mem=1395.8M) ***
[11/09 21:32:35    397s] #spOpts: mergeVia=F 
[11/09 21:32:35    397s] Core basic site is core
[11/09 21:32:35    397s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:35    397s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[11/09 21:32:35    397s] Density distribution unevenness ratio = 96.467%
[11/09 21:32:35    397s] *** Free Virtual Timing Model ...(mem=1395.8M)
[11/09 21:32:35    397s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:32:35    397s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:32:35    397s] Core basic site is core
[11/09 21:32:35    397s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:35    397s] #spOpts: mergeVia=F 
[11/09 21:32:35    397s] GigaOpt running with 1 threads.
[11/09 21:32:35    397s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:32:35    397s] #spOpts: mergeVia=F 
[11/09 21:32:35    397s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:32:35    397s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:32:35    397s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:32:35    397s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:32:35    397s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:32:35    397s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:32:35    397s] 	...
[11/09 21:32:35    397s] 	Reporting only the 20 first cells found...
[11/09 21:32:35    397s] 
[11/09 21:32:35    397s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1401.8M, totSessionCpu=0:06:37 **
[11/09 21:32:35    397s] *** optDesign -preCTS ***
[11/09 21:32:35    397s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:32:35    397s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:32:35    397s] Hold Target Slack: user slack 0
[11/09 21:32:35    397s] Summary for sequential cells idenfication: 
[11/09 21:32:35    397s] Identified SBFF number: 3
[11/09 21:32:35    397s] Identified MBFF number: 0
[11/09 21:32:35    397s] Not identified SBFF number: 0
[11/09 21:32:35    397s] Not identified MBFF number: 0
[11/09 21:32:35    397s] Number of sequential cells which are not FFs: 1
[11/09 21:32:35    397s] 
[11/09 21:32:35    397s] Start to check current routing status for nets...
[11/09 21:32:35    397s] Using hname+ instead name for net compare
[11/09 21:32:35    397s] All nets will be re-routed.
[11/09 21:32:35    397s] End to check current routing status for nets (mem=1401.8M)
[11/09 21:32:35    397s] ### Creating LA Mngr. totSessionCpu=0:06:37 mem=1401.8M
[11/09 21:32:35    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:37 mem=1401.8M
[11/09 21:32:35    397s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:32:35    397s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:32:35    397s] [PSP] Initial Peak syMemory usage = 1401.8 MB
[11/09 21:32:35    397s] (I)       Reading DB...
[11/09 21:32:35    397s] (I)       congestionReportName   : 
[11/09 21:32:35    397s] (I)       layerRangeFor2DCongestion : 
[11/09 21:32:35    397s] (I)       buildTerm2TermWires    : 1
[11/09 21:32:35    397s] (I)       doTrackAssignment      : 1
[11/09 21:32:35    397s] (I)       dumpBookshelfFiles     : 0
[11/09 21:32:35    397s] (I)       numThreads             : 1
[11/09 21:32:35    397s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:32:35    397s] (I)       honorPin               : false
[11/09 21:32:35    397s] (I)       honorPinGuide          : true
[11/09 21:32:35    397s] (I)       honorPartition         : false
[11/09 21:32:35    397s] (I)       allowPartitionCrossover: false
[11/09 21:32:35    397s] (I)       honorSingleEntry       : true
[11/09 21:32:35    397s] (I)       honorSingleEntryStrong : true
[11/09 21:32:35    397s] (I)       handleViaSpacingRule   : false
[11/09 21:32:35    397s] (I)       handleEolSpacingRule   : false
[11/09 21:32:35    397s] (I)       PDConstraint           : none
[11/09 21:32:35    397s] (I)       expBetterNDRHandling   : false
[11/09 21:32:35    397s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:32:35    397s] (I)       routingEffortLevel     : 3
[11/09 21:32:35    397s] (I)       effortLevel            : standard
[11/09 21:32:35    397s] [NR-eGR] minRouteLayer          : 2
[11/09 21:32:35    397s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:32:35    397s] (I)       numRowsPerGCell        : 1
[11/09 21:32:35    397s] (I)       speedUpLargeDesign     : 0
[11/09 21:32:35    397s] (I)       speedUpBlkViolationClean: 1
[11/09 21:32:35    397s] (I)       multiThreadingTA       : 1
[11/09 21:32:35    397s] (I)       blockedPinEscape       : 1
[11/09 21:32:35    397s] (I)       blkAwareLayerSwitching : 1
[11/09 21:32:35    397s] (I)       betterClockWireModeling: 1
[11/09 21:32:35    397s] (I)       congestionCleanMode    : 0
[11/09 21:32:35    397s] (I)       optimizationMode       : false
[11/09 21:32:35    397s] (I)       routeSecondPG          : false
[11/09 21:32:35    397s] (I)       punchThroughDistance   : 500.00
[11/09 21:32:35    397s] (I)       scenicBound            : 1.15
[11/09 21:32:35    397s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:32:35    397s] (I)       source-to-sink ratio   : 0.00
[11/09 21:32:35    397s] (I)       targetCongestionRatioH : 1.00
[11/09 21:32:35    397s] (I)       targetCongestionRatioV : 1.00
[11/09 21:32:35    397s] (I)       layerCongestionRatio   : 0.70
[11/09 21:32:35    397s] (I)       m1CongestionRatio      : 0.10
[11/09 21:32:35    397s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:32:35    397s] (I)       localRouteEffort       : 1.00
[11/09 21:32:35    397s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:32:35    397s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:32:35    397s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:32:35    397s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:32:35    397s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:32:35    397s] (I)       blockTrack             : 
[11/09 21:32:35    397s] (I)       routeVias              : 
[11/09 21:32:35    397s] (I)       readTROption           : true
[11/09 21:32:35    397s] (I)       extraSpacingFactor     : 1.00
[11/09 21:32:35    397s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:32:35    397s] (I)       routeSelectedNetsOnly  : false
[11/09 21:32:35    397s] (I)       before initializing RouteDB syMemory usage = 1401.8 MB
[11/09 21:32:35    397s] (I)       starting read tracks
[11/09 21:32:35    397s] (I)       build grid graph
[11/09 21:32:35    397s] (I)       build grid graph start
[11/09 21:32:35    397s] [NR-eGR] Layer1 has no routable track
[11/09 21:32:35    397s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:32:35    397s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:32:35    397s] (I)       build grid graph end
[11/09 21:32:35    397s] (I)       numViaLayers=2
[11/09 21:32:35    397s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:32:35    397s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:32:35    397s] (I)       end build via table
[11/09 21:32:35    397s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:32:35    397s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:32:35    397s] (I)       readDataFromPlaceDB
[11/09 21:32:35    397s] (I)       Read net information..
[11/09 21:32:35    397s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:32:35    397s] (I)       Read testcase time = 0.000 seconds
[11/09 21:32:35    397s] 
[11/09 21:32:35    397s] (I)       build grid graph start
[11/09 21:32:35    397s] (I)       build grid graph end
[11/09 21:32:35    397s] (I)       Model blockage into capacity
[11/09 21:32:35    397s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:32:35    397s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:32:35    397s] (I)       blocked area on Layer2 : 3194673570000  (7.40%)
[11/09 21:32:35    397s] (I)       blocked area on Layer3 : 1775168010000  (4.11%)
[11/09 21:32:35    397s] (I)       Modeling time = 0.000 seconds
[11/09 21:32:35    397s] 
[11/09 21:32:35    397s] (I)       totalPins=2211  totalGlobalPin=2104 (95.16%)
[11/09 21:32:35    397s] (I)       Number of ignored nets = 16
[11/09 21:32:35    397s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:32:35    397s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:32:35    397s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:32:35    397s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:32:35    397s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:32:35    397s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:32:35    397s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:32:35    397s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:32:35    397s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:32:35    397s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:32:35    397s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1401.8 MB
[11/09 21:32:35    397s] (I)       Layer1  viaCost=200.00
[11/09 21:32:35    397s] (I)       Layer2  viaCost=100.00
[11/09 21:32:35    397s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:32:35    397s] (I)       routing area        :  (0, 0) - (6590400, 6552000)
[11/09 21:32:35    397s] (I)       core area           :  (350400, 351000) - (6240000, 6201000)
[11/09 21:32:35    397s] (I)       Site Width          :  2400  (dbu)
[11/09 21:32:35    397s] (I)       Row Height          : 30000  (dbu)
[11/09 21:32:35    397s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:32:35    397s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:32:35    397s] (I)       grid                :   219   218     3
[11/09 21:32:35    397s] (I)       vertical capacity   :     0 30000     0
[11/09 21:32:35    397s] (I)       horizontal capacity :     0     0 30000
[11/09 21:32:35    397s] (I)       Default wire width  :   900   900  1500
[11/09 21:32:35    397s] (I)       Default wire space  :   900   900   900
[11/09 21:32:35    397s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:32:35    397s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:32:35    397s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:32:35    397s] (I)       Total num of tracks :     0  2746  2184
[11/09 21:32:35    397s] (I)       Num of masks        :     1     1     1
[11/09 21:32:35    397s] (I)       Num of trim masks   :     0     0     0
[11/09 21:32:35    397s] (I)       --------------------------------------------------------
[11/09 21:32:35    397s] 
[11/09 21:32:35    397s] [NR-eGR] ============ Routing rule table ============
[11/09 21:32:35    397s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:32:35    397s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:32:35    397s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:32:35    397s] [NR-eGR] ========================================
[11/09 21:32:35    397s] [NR-eGR] 
[11/09 21:32:35    397s] (I)       After initializing earlyGlobalRoute syMemory usage = 1401.8 MB
[11/09 21:32:35    397s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:32:35    397s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:32:35    397s] (I)       ============= Initialization =============
[11/09 21:32:35    397s] (I)       total 2D Cap : 1050631 = (468607 H, 582024 V)
[11/09 21:32:35    397s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:32:35    397s] (I)       ============  Phase 1a Route ============
[11/09 21:32:35    397s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:32:35    397s] (I)       Usage: 5136 = (2696 H, 2440 V) = (0.58% H, 0.42% V) = (8.088e+04um H, 7.320e+04um V)
[11/09 21:32:35    397s] (I)       
[11/09 21:32:35    397s] (I)       ============  Phase 1b Route ============
[11/09 21:32:35    397s] (I)       Usage: 5136 = (2696 H, 2440 V) = (0.58% H, 0.42% V) = (8.088e+04um H, 7.320e+04um V)
[11/09 21:32:35    397s] (I)       
[11/09 21:32:35    397s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.540800e+05um
[11/09 21:32:35    397s] (I)       ============  Phase 1c Route ============
[11/09 21:32:35    397s] (I)       Usage: 5136 = (2696 H, 2440 V) = (0.58% H, 0.42% V) = (8.088e+04um H, 7.320e+04um V)
[11/09 21:32:35    397s] (I)       
[11/09 21:32:35    397s] (I)       ============  Phase 1d Route ============
[11/09 21:32:35    397s] (I)       Usage: 5136 = (2696 H, 2440 V) = (0.58% H, 0.42% V) = (8.088e+04um H, 7.320e+04um V)
[11/09 21:32:35    397s] (I)       
[11/09 21:32:35    397s] (I)       ============  Phase 1e Route ============
[11/09 21:32:35    397s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:32:35    397s] (I)       Usage: 5136 = (2696 H, 2440 V) = (0.58% H, 0.42% V) = (8.088e+04um H, 7.320e+04um V)
[11/09 21:32:35    397s] (I)       
[11/09 21:32:35    397s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.540800e+05um
[11/09 21:32:35    397s] [NR-eGR] 
[11/09 21:32:35    397s] (I)       ============  Phase 1l Route ============
[11/09 21:32:35    397s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:32:35    397s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:32:35    397s] (I)       total 2D Cap : 1051002 = (468683 H, 582319 V)
[11/09 21:32:35    397s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:32:35    397s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:32:35    397s] (I)       ============= track Assignment ============
[11/09 21:32:35    397s] (I)       extract Global 3D Wires
[11/09 21:32:35    397s] (I)       Extract Global WL : time=0.00
[11/09 21:32:35    397s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:32:35    397s] (I)       Initialization real time=0.00 seconds
[11/09 21:32:35    397s] (I)       Kernel real time=0.01 seconds
[11/09 21:32:35    397s] (I)       End Greedy Track Assignment
[11/09 21:32:35    397s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:32:35    397s] [NR-eGR] Layer2(metal2)(V) length: 7.686990e+04um, number of vias: 3304
[11/09 21:32:35    397s] [NR-eGR] Layer3(metal3)(H) length: 8.350080e+04um, number of vias: 0
[11/09 21:32:35    397s] [NR-eGR] Total length: 1.603707e+05um, number of vias: 5499
[11/09 21:32:35    397s] [NR-eGR] End Peak syMemory usage = 1395.8 MB
[11/09 21:32:35    397s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/09 21:32:35    397s] ### Creating LA Mngr. totSessionCpu=0:06:37 mem=1395.8M
[11/09 21:32:35    397s] Updating RC grid for preRoute extraction ...
[11/09 21:32:35    397s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:35    397s] Initializing multi-corner resistance tables ...
[11/09 21:32:35    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:37 mem=1395.8M
[11/09 21:32:35    397s] Extraction called for design 'layout_lab_design' of instances=662 and nets=676 using extraction engine 'preRoute' .
[11/09 21:32:35    397s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:35    397s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:35    397s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:35    397s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:35    397s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:35    397s]       RC Corner Indexes            0   
[11/09 21:32:35    397s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:35    397s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:35    397s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:35    397s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:35    397s] Shrink Factor                : 1.00000
[11/09 21:32:35    397s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:35    397s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:35    397s] Using capacitance table file ...
[11/09 21:32:35    397s] Updating RC grid for preRoute extraction ...
[11/09 21:32:35    397s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:35    397s] Initializing multi-corner resistance tables ...
[11/09 21:32:35    397s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1395.824M)
[11/09 21:32:35    397s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:32:35    397s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:35    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1395.8M
[11/09 21:32:35    397s] #spOpts: mergeVia=F 
[11/09 21:32:35    397s] Core basic site is core
[11/09 21:32:35    397s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:35    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1395.8M
[11/09 21:32:35    397s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:35    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1395.8M
[11/09 21:32:35    397s] #spOpts: mergeVia=F 
[11/09 21:32:35    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1395.8M
[11/09 21:32:35    397s] *** Starting optimizing excluded clock nets MEM= 1395.8M) ***
[11/09 21:32:35    397s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1397.6M) ***
[11/09 21:32:35    397s] #################################################################################
[11/09 21:32:35    397s] # Design Stage: PreRoute
[11/09 21:32:35    397s] # Design Name: layout_lab_design
[11/09 21:32:35    397s] # Design Mode: 90nm
[11/09 21:32:35    397s] # Analysis Mode: MMMC OCV 
[11/09 21:32:35    397s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:35    397s] # Signoff Settings: SI Off 
[11/09 21:32:35    397s] #################################################################################
[11/09 21:32:35    397s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:35    397s] Calculate early delays in OCV mode...
[11/09 21:32:35    397s] Calculate late delays in OCV mode...
[11/09 21:32:35    397s] Topological Sorting (CPU = 0:00:00.0, MEM = 1397.6M, InitMEM = 1397.6M)
[11/09 21:32:35    397s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:35    397s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:35    397s] Total number of fetched objects 666
[11/09 21:32:35    397s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:35    397s] End delay calculation. (MEM=1465.02 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:32:35    397s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1465.0M) ***
[11/09 21:32:35    397s] The useful skew maximum allowed delay is: 0.3
[11/09 21:32:35    397s] Begin: GigaOpt high fanout net optimization
[11/09 21:32:35    397s] Info: 16 io nets excluded
[11/09 21:32:35    397s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:35    397s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:35    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1481.0M
[11/09 21:32:35    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1481.0M
[11/09 21:32:35    397s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1481.0M
[11/09 21:32:35    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1481.0M
[11/09 21:32:35    397s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1488.8M
[11/09 21:32:35    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1488.8M
[11/09 21:32:36    398s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:36    398s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:32:36    398s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:36    398s] |     0.91%|        -|   0.100|   0.000|   0:00:00.0| 1603.3M|
[11/09 21:32:36    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:36    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:36    398s] |     0.91%|        -|   0.100|   0.000|   0:00:00.0| 1603.3M|
[11/09 21:32:36    398s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1603.3M) ***
[11/09 21:32:36    398s] End: GigaOpt high fanout net optimization
[11/09 21:32:36    398s] Begin: GigaOpt DRV Optimization
[11/09 21:32:36    398s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:32:36    398s] Info: 16 io nets excluded
[11/09 21:32:36    398s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:36    398s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:36    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1584.2M
[11/09 21:32:36    398s] #spOpts: mergeVia=F 
[11/09 21:32:36    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1584.2M
[11/09 21:32:36    398s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1584.2M
[11/09 21:32:36    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1584.2M
[11/09 21:32:36    398s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:36    398s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:32:36    398s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:36    398s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:32:36    398s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:36    398s] Info: violation cost 29.795784 (cap = 29.795784, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:36    398s] |     0   |     0   |    35   |     35  |     0   |     0   |     0   |     0   | 2.27 |          0|          0|          0|   0.91  |            |           |
[11/09 21:32:36    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:36    398s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.27 |         33|          2|          1|   0.94  |   0:00:00.0|    1603.3M|
[11/09 21:32:36    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:36    398s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.27 |          0|          0|          0|   0.94  |   0:00:00.0|    1603.3M|
[11/09 21:32:36    398s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1603.3M) ***
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:32:36    398s] End: GigaOpt DRV Optimization
[11/09 21:32:36    398s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1460.9M, totSessionCpu=0:06:38 **
[11/09 21:32:36    398s] Begin: GigaOpt Global Optimization
[11/09 21:32:36    398s] *info: use new DP (enabled)
[11/09 21:32:36    398s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:32:36    398s] Info: 16 io nets excluded
[11/09 21:32:36    398s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:36    398s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:32:36    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1460.9M
[11/09 21:32:36    398s] #spOpts: mergeVia=F 
[11/09 21:32:36    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1460.9M
[11/09 21:32:36    398s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1460.9M
[11/09 21:32:36    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1460.9M
[11/09 21:32:36    398s] *info: 16 io nets excluded
[11/09 21:32:36    398s] *info: 2 clock nets excluded
[11/09 21:32:36    398s] *info: 2 special nets excluded.
[11/09 21:32:36    398s] *info: 10 no-driver nets excluded.
[11/09 21:32:36    398s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:32:36    398s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:32:36    398s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:32:36    398s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:32:36    398s] |   0.000|   0.000|     0.94%|   0:00:00.0| 1610.5M|     osu05|       NA| NA                                                 |
[11/09 21:32:36    398s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.5M) ***
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.5M) ***
[11/09 21:32:36    398s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:32:36    398s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:32:36    398s] End: GigaOpt Global Optimization
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] Active setup views:
[11/09 21:32:36    398s]  osu05
[11/09 21:32:36    398s]   Dominating endpoints: 0
[11/09 21:32:36    398s]   Dominating TNS: -0.000
[11/09 21:32:36    398s] 
[11/09 21:32:36    398s] *** Timing Is met
[11/09 21:32:36    398s] *** Check timing (0:00:00.0)
[11/09 21:32:36    398s] Info: 16 io nets excluded
[11/09 21:32:36    398s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:36    398s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=1474.9M
[11/09 21:32:36    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=1474.9M
[11/09 21:32:36    398s] **INFO: Flow update: Design is easy to close.
[11/09 21:32:36    398s] *** Timing Is met
[11/09 21:32:36    398s] *** Check timing (0:00:00.0)
[11/09 21:32:36    398s] *** Timing Is met
[11/09 21:32:36    398s] *** Check timing (0:00:00.0)
[11/09 21:32:36    398s] Info: 16 io nets excluded
[11/09 21:32:36    398s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:36    398s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=1470.8M
[11/09 21:32:36    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=1470.8M
[11/09 21:32:36    398s] Begin: Area Reclaim Optimization
[11/09 21:32:37    399s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:37    399s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=1608.3M
[11/09 21:32:37    399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:39 mem=1608.3M
[11/09 21:32:37    399s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=1608.3M
[11/09 21:32:37    399s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=1608.3M
[11/09 21:32:37    399s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.94
[11/09 21:32:37    399s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:37    399s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:32:37    399s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:37    399s] |     0.94%|        -|   0.000|   0.000|   0:00:00.0| 1608.3M|
[11/09 21:32:37    399s] |     0.94%|        0|   0.000|   0.000|   0:00:00.0| 1608.3M|
[11/09 21:32:37    399s] |     0.94%|        0|   0.000|   0.000|   0:00:00.0| 1608.3M|
[11/09 21:32:37    399s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:37    399s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.94
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 21:32:37    399s] --------------------------------------------------------------
[11/09 21:32:37    399s] |                                   | Total     | Sequential |
[11/09 21:32:37    399s] --------------------------------------------------------------
[11/09 21:32:37    399s] | Num insts resized                 |       0  |       0    |
[11/09 21:32:37    399s] | Num insts undone                  |       0  |       0    |
[11/09 21:32:37    399s] | Num insts Downsized               |       0  |       0    |
[11/09 21:32:37    399s] | Num insts Samesized               |       0  |       0    |
[11/09 21:32:37    399s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:32:37    399s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:32:37    399s] --------------------------------------------------------------
[11/09 21:32:37    399s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
[11/09 21:32:37    399s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1474.80M, totSessionCpu=0:06:39).
[11/09 21:32:37    399s] *** Steiner Routed Nets: 12.268%; Threshold: 100; Threshold for Hold: 100
[11/09 21:32:37    399s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=1474.8M
[11/09 21:32:37    399s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=1474.8M
[11/09 21:32:37    399s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:32:37    399s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:32:37    399s] [NR-eGR] Initial Peak syMemory usage = 1474.8 MB
[11/09 21:32:37    399s] (I)       Reading DB...
[11/09 21:32:37    399s] (I)       congestionReportName   : 
[11/09 21:32:37    399s] (I)       layerRangeFor2DCongestion : 
[11/09 21:32:37    399s] (I)       buildTerm2TermWires    : 1
[11/09 21:32:37    399s] (I)       doTrackAssignment      : 1
[11/09 21:32:37    399s] (I)       dumpBookshelfFiles     : 0
[11/09 21:32:37    399s] (I)       numThreads             : 1
[11/09 21:32:37    399s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:32:37    399s] (I)       honorPin               : false
[11/09 21:32:37    399s] (I)       honorPinGuide          : true
[11/09 21:32:37    399s] (I)       honorPartition         : false
[11/09 21:32:37    399s] (I)       allowPartitionCrossover: false
[11/09 21:32:37    399s] (I)       honorSingleEntry       : true
[11/09 21:32:37    399s] (I)       honorSingleEntryStrong : true
[11/09 21:32:37    399s] (I)       handleViaSpacingRule   : false
[11/09 21:32:37    399s] (I)       handleEolSpacingRule   : false
[11/09 21:32:37    399s] (I)       PDConstraint           : none
[11/09 21:32:37    399s] (I)       expBetterNDRHandling   : false
[11/09 21:32:37    399s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:32:37    399s] (I)       routingEffortLevel     : 3
[11/09 21:32:37    399s] (I)       effortLevel            : standard
[11/09 21:32:37    399s] [NR-eGR] minRouteLayer          : 2
[11/09 21:32:37    399s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:32:37    399s] (I)       numRowsPerGCell        : 1
[11/09 21:32:37    399s] (I)       speedUpLargeDesign     : 0
[11/09 21:32:37    399s] (I)       speedUpBlkViolationClean: 1
[11/09 21:32:37    399s] (I)       multiThreadingTA       : 1
[11/09 21:32:37    399s] (I)       blockedPinEscape       : 1
[11/09 21:32:37    399s] (I)       blkAwareLayerSwitching : 1
[11/09 21:32:37    399s] (I)       betterClockWireModeling: 1
[11/09 21:32:37    399s] (I)       congestionCleanMode    : 0
[11/09 21:32:37    399s] (I)       optimizationMode       : false
[11/09 21:32:37    399s] (I)       routeSecondPG          : false
[11/09 21:32:37    399s] (I)       punchThroughDistance   : 500.00
[11/09 21:32:37    399s] (I)       scenicBound            : 1.15
[11/09 21:32:37    399s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:32:37    399s] (I)       source-to-sink ratio   : 0.00
[11/09 21:32:37    399s] (I)       targetCongestionRatioH : 1.00
[11/09 21:32:37    399s] (I)       targetCongestionRatioV : 1.00
[11/09 21:32:37    399s] (I)       layerCongestionRatio   : 0.70
[11/09 21:32:37    399s] (I)       m1CongestionRatio      : 0.10
[11/09 21:32:37    399s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:32:37    399s] (I)       localRouteEffort       : 1.00
[11/09 21:32:37    399s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:32:37    399s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:32:37    399s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:32:37    399s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:32:37    399s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:32:37    399s] (I)       blockTrack             : 
[11/09 21:32:37    399s] (I)       routeVias              : 
[11/09 21:32:37    399s] (I)       readTROption           : true
[11/09 21:32:37    399s] (I)       extraSpacingFactor     : 1.00
[11/09 21:32:37    399s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:32:37    399s] (I)       routeSelectedNetsOnly  : false
[11/09 21:32:37    399s] (I)       before initializing RouteDB syMemory usage = 1474.8 MB
[11/09 21:32:37    399s] (I)       starting read tracks
[11/09 21:32:37    399s] (I)       build grid graph
[11/09 21:32:37    399s] (I)       build grid graph start
[11/09 21:32:37    399s] [NR-eGR] Layer1 has no routable track
[11/09 21:32:37    399s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:32:37    399s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:32:37    399s] (I)       build grid graph end
[11/09 21:32:37    399s] (I)       numViaLayers=2
[11/09 21:32:37    399s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:32:37    399s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:32:37    399s] (I)       end build via table
[11/09 21:32:37    399s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:32:37    399s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:32:37    399s] (I)       readDataFromPlaceDB
[11/09 21:32:37    399s] (I)       Read net information..
[11/09 21:32:37    399s] [NR-eGR] Read numTotalNets=701  numIgnoredNets=18
[11/09 21:32:37    399s] (I)       Read testcase time = 0.000 seconds
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] (I)       build grid graph start
[11/09 21:32:37    399s] (I)       build grid graph end
[11/09 21:32:37    399s] (I)       Model blockage into capacity
[11/09 21:32:37    399s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:32:37    399s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:32:37    399s] (I)       blocked area on Layer2 : 3194673570000  (7.40%)
[11/09 21:32:37    399s] (I)       blocked area on Layer3 : 1775168010000  (4.11%)
[11/09 21:32:37    399s] (I)       Modeling time = 0.010 seconds
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] (I)       totalPins=2277  totalGlobalPin=2112 (92.75%)
[11/09 21:32:37    399s] (I)       Number of ignored nets = 18
[11/09 21:32:37    399s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:32:37    399s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:32:37    399s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:32:37    399s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:32:37    399s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:32:37    399s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:32:37    399s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:32:37    399s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:32:37    399s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:32:37    399s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:32:37    399s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1474.8 MB
[11/09 21:32:37    399s] (I)       Layer1  viaCost=200.00
[11/09 21:32:37    399s] (I)       Layer2  viaCost=100.00
[11/09 21:32:37    399s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:32:37    399s] (I)       routing area        :  (0, 0) - (6590400, 6552000)
[11/09 21:32:37    399s] (I)       core area           :  (350400, 351000) - (6240000, 6201000)
[11/09 21:32:37    399s] (I)       Site Width          :  2400  (dbu)
[11/09 21:32:37    399s] (I)       Row Height          : 30000  (dbu)
[11/09 21:32:37    399s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:32:37    399s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:32:37    399s] (I)       grid                :   219   218     3
[11/09 21:32:37    399s] (I)       vertical capacity   :     0 30000     0
[11/09 21:32:37    399s] (I)       horizontal capacity :     0     0 30000
[11/09 21:32:37    399s] (I)       Default wire width  :   900   900  1500
[11/09 21:32:37    399s] (I)       Default wire space  :   900   900   900
[11/09 21:32:37    399s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:32:37    399s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:32:37    399s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:32:37    399s] (I)       Total num of tracks :     0  2746  2184
[11/09 21:32:37    399s] (I)       Num of masks        :     1     1     1
[11/09 21:32:37    399s] (I)       Num of trim masks   :     0     0     0
[11/09 21:32:37    399s] (I)       --------------------------------------------------------
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] [NR-eGR] ============ Routing rule table ============
[11/09 21:32:37    399s] [NR-eGR] Rule id 0. Nets 683 
[11/09 21:32:37    399s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:32:37    399s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:32:37    399s] [NR-eGR] ========================================
[11/09 21:32:37    399s] [NR-eGR] 
[11/09 21:32:37    399s] (I)       After initializing earlyGlobalRoute syMemory usage = 1476.7 MB
[11/09 21:32:37    399s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:32:37    399s] (I)       ============= Initialization =============
[11/09 21:32:37    399s] (I)       total 2D Cap : 1050631 = (468607 H, 582024 V)
[11/09 21:32:37    399s] [NR-eGR] Layer group 1: route 683 net(s) in layer range [2, 3]
[11/09 21:32:37    399s] (I)       ============  Phase 1a Route ============
[11/09 21:32:37    399s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:32:37    399s] (I)       Usage: 5135 = (2700 H, 2435 V) = (0.58% H, 0.42% V) = (8.100e+04um H, 7.305e+04um V)
[11/09 21:32:37    399s] (I)       
[11/09 21:32:37    399s] (I)       ============  Phase 1b Route ============
[11/09 21:32:37    399s] (I)       Usage: 5135 = (2700 H, 2435 V) = (0.58% H, 0.42% V) = (8.100e+04um H, 7.305e+04um V)
[11/09 21:32:37    399s] (I)       
[11/09 21:32:37    399s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.540500e+05um
[11/09 21:32:37    399s] (I)       ============  Phase 1c Route ============
[11/09 21:32:37    399s] (I)       Usage: 5135 = (2700 H, 2435 V) = (0.58% H, 0.42% V) = (8.100e+04um H, 7.305e+04um V)
[11/09 21:32:37    399s] (I)       
[11/09 21:32:37    399s] (I)       ============  Phase 1d Route ============
[11/09 21:32:37    399s] (I)       Usage: 5135 = (2700 H, 2435 V) = (0.58% H, 0.42% V) = (8.100e+04um H, 7.305e+04um V)
[11/09 21:32:37    399s] (I)       
[11/09 21:32:37    399s] (I)       ============  Phase 1e Route ============
[11/09 21:32:37    399s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:32:37    399s] (I)       Usage: 5135 = (2700 H, 2435 V) = (0.58% H, 0.42% V) = (8.100e+04um H, 7.305e+04um V)
[11/09 21:32:37    399s] (I)       
[11/09 21:32:37    399s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.540500e+05um
[11/09 21:32:37    399s] [NR-eGR] 
[11/09 21:32:37    399s] (I)       ============  Phase 1l Route ============
[11/09 21:32:37    399s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:32:37    399s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:32:37    399s] (I)       total 2D Cap : 1051002 = (468683 H, 582319 V)
[11/09 21:32:37    399s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:32:37    399s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:32:37    399s] (I)       ============= track Assignment ============
[11/09 21:32:37    399s] (I)       extract Global 3D Wires
[11/09 21:32:37    399s] (I)       Extract Global WL : time=0.00
[11/09 21:32:37    399s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:32:37    399s] (I)       Initialization real time=0.00 seconds
[11/09 21:32:37    399s] (I)       Kernel real time=0.01 seconds
[11/09 21:32:37    399s] (I)       End Greedy Track Assignment
[11/09 21:32:37    399s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2261
[11/09 21:32:37    399s] [NR-eGR] Layer2(metal2)(V) length: 7.676790e+04um, number of vias: 3310
[11/09 21:32:37    399s] [NR-eGR] Layer3(metal3)(H) length: 8.363280e+04um, number of vias: 0
[11/09 21:32:37    399s] [NR-eGR] Total length: 1.604007e+05um, number of vias: 5571
[11/09 21:32:37    399s] [NR-eGR] End Peak syMemory usage = 1451.0 MB
[11/09 21:32:37    399s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[11/09 21:32:37    399s] Extraction called for design 'layout_lab_design' of instances=697 and nets=711 using extraction engine 'preRoute' .
[11/09 21:32:37    399s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:37    399s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:37    399s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:37    399s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:37    399s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:37    399s]       RC Corner Indexes            0   
[11/09 21:32:37    399s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:37    399s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:37    399s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:37    399s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:37    399s] Shrink Factor                : 1.00000
[11/09 21:32:37    399s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:37    399s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:37    399s] Using capacitance table file ...
[11/09 21:32:37    399s] Updating RC grid for preRoute extraction ...
[11/09 21:32:37    399s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:37    399s] Initializing multi-corner resistance tables ...
[11/09 21:32:37    399s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1450.992M)
[11/09 21:32:37    399s] Compute RC Scale Done ...
[11/09 21:32:37    399s] #################################################################################
[11/09 21:32:37    399s] # Design Stage: PreRoute
[11/09 21:32:37    399s] # Design Name: layout_lab_design
[11/09 21:32:37    399s] # Design Mode: 90nm
[11/09 21:32:37    399s] # Analysis Mode: MMMC OCV 
[11/09 21:32:37    399s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:37    399s] # Signoff Settings: SI Off 
[11/09 21:32:37    399s] #################################################################################
[11/09 21:32:37    399s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:37    399s] Calculate early delays in OCV mode...
[11/09 21:32:37    399s] Calculate late delays in OCV mode...
[11/09 21:32:37    399s] Topological Sorting (CPU = 0:00:00.0, MEM = 1506.2M, InitMEM = 1506.2M)
[11/09 21:32:37    399s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:37    399s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:37    399s] Total number of fetched objects 701
[11/09 21:32:37    399s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:37    399s] End delay calculation. (MEM=1498.42 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:32:37    399s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1498.4M) ***
[11/09 21:32:37    399s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:32:37    399s] Info: 16 io nets excluded
[11/09 21:32:37    399s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:37    399s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:37    399s] ### Creating PhyDesignMc. totSessionCpu=0:06:40 mem=1498.4M
[11/09 21:32:37    399s] Core basic site is core
[11/09 21:32:37    399s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:37    399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:40 mem=1498.4M
[11/09 21:32:37    399s] ### Creating LA Mngr. totSessionCpu=0:06:40 mem=1498.4M
[11/09 21:32:37    399s] ### Creating LA Mngr, finished. totSessionCpu=0:06:40 mem=1498.4M
[11/09 21:32:37    399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:37    399s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:32:37    399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:37    399s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:32:37    399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:37    399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:37    399s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   0.94  |            |           |
[11/09 21:32:37    399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:37    399s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.26 |          0|          0|          0|   0.94  |   0:00:00.0|    1590.0M|
[11/09 21:32:37    399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1590.0M) ***
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] End: GigaOpt postEco DRV Optimization
[11/09 21:32:37    399s] **INFO: Flow update: Design timing is met.
[11/09 21:32:37    399s] **INFO: Flow update: Design timing is met.
[11/09 21:32:37    399s] **INFO: Flow update: Design timing is met.
[11/09 21:32:37    399s] *** Steiner Routed Nets: 2.568%; Threshold: 100; Threshold for Hold: 100
[11/09 21:32:37    399s] Start to check current routing status for nets...
[11/09 21:32:37    399s] Using hname+ instead name for net compare
[11/09 21:32:37    399s] All nets are already routed correctly.
[11/09 21:32:37    399s] End to check current routing status for nets (mem=1570.9M)
[11/09 21:32:37    399s] doiPBLastSyncSlave
[11/09 21:32:37    399s] Extraction called for design 'layout_lab_design' of instances=697 and nets=711 using extraction engine 'preRoute' .
[11/09 21:32:37    399s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:37    399s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:37    399s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:37    399s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:37    399s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:37    399s]       RC Corner Indexes            0   
[11/09 21:32:37    399s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:37    399s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:37    399s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:37    399s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:37    399s] Shrink Factor                : 1.00000
[11/09 21:32:37    399s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:37    399s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:37    399s] Using capacitance table file ...
[11/09 21:32:37    399s] Updating RC grid for preRoute extraction ...
[11/09 21:32:37    399s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:37    399s] Initializing multi-corner resistance tables ...
[11/09 21:32:37    399s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1434.246M)
[11/09 21:32:37    399s] #################################################################################
[11/09 21:32:37    399s] # Design Stage: PreRoute
[11/09 21:32:37    399s] # Design Name: layout_lab_design
[11/09 21:32:37    399s] # Design Mode: 90nm
[11/09 21:32:37    399s] # Analysis Mode: MMMC OCV 
[11/09 21:32:37    399s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:37    399s] # Signoff Settings: SI Off 
[11/09 21:32:37    399s] #################################################################################
[11/09 21:32:37    399s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:37    399s] Calculate early delays in OCV mode...
[11/09 21:32:37    399s] Calculate late delays in OCV mode...
[11/09 21:32:37    399s] Topological Sorting (CPU = 0:00:00.0, MEM = 1432.2M, InitMEM = 1432.2M)
[11/09 21:32:37    399s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:37    399s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:37    399s] Total number of fetched objects 701
[11/09 21:32:37    399s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:37    399s] End delay calculation. (MEM=1498.42 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:32:37    399s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1498.4M) ***
[11/09 21:32:37    399s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1441.2M, totSessionCpu=0:06:40 **
[11/09 21:32:37    399s] *** Finished optDesign ***
[11/09 21:32:37    399s] 
[11/09 21:32:37    399s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.9 real=0:00:03.9)
[11/09 21:32:37    399s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:32:37    399s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.2)
[11/09 21:32:37    399s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[11/09 21:32:37    399s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:32:38    400s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:32:38    400s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:32:38    400s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:32:38    400s] *** Starting "NanoPlace(TM) placement v#1 (mem=1417.0M)" ...
[11/09 21:32:38    400s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:32:38    400s] #std cell=673 (0 fixed + 673 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:32:38    400s] #ioInst=24 #net=701 #term=2313 #term/net=3.30, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:32:38    400s] stdCell: 673 single + 0 double + 0 multi
[11/09 21:32:38    400s] Total standard cell length = 10.7496 (mm), area = 0.3225 (mm^2)
[11/09 21:32:38    400s] Core basic site is core
[11/09 21:32:38    400s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:38    400s] Apply auto density screen in pre-place stage.
[11/09 21:32:38    400s] Auto density screen increases utilization from 0.009 to 0.009
[11/09 21:32:38    400s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.0M
[11/09 21:32:38    400s] Average module density = 0.009.
[11/09 21:32:38    400s] Density for the design = 0.009.
[11/09 21:32:38    400s]        = stdcell_area 4479 sites (322488 um^2) / alloc_area 476208 sites (34286969 um^2).
[11/09 21:32:38    400s] Pin Density = 0.004834.
[11/09 21:32:38    400s]             = total # of pins 2313 / total area 478530.
[11/09 21:32:38    400s] Initial padding reaches pin density 0.410 for top
[11/09 21:32:38    400s] Initial padding increases density from 0.009 to 0.016 for top
[11/09 21:32:38    400s] === lastAutoLevel = 9 
[11/09 21:32:38    400s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:32:38    400s] Iteration  1: Total net bbox = 1.381e+05 (7.48e+04 6.33e+04)
[11/09 21:32:38    400s]               Est.  stn bbox = 1.778e+05 (9.28e+04 8.50e+04)
[11/09 21:32:38    400s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.0M
[11/09 21:32:38    400s] Iteration  8: Total net bbox = 1.192e+05 (6.38e+04 5.54e+04)
[11/09 21:32:38    400s]               Est.  stn bbox = 1.577e+05 (8.13e+04 7.64e+04)
[11/09 21:32:38    400s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1433.0M
[11/09 21:32:38    400s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:32:38    400s] Congestion driven padding in post-place stage.
[11/09 21:32:38    400s] Congestion driven padding increases utilization from 0.016 to 0.016
[11/09 21:32:38    400s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.0M
[11/09 21:32:38    400s] Iteration  9: Total net bbox = 1.206e+05 (6.48e+04 5.58e+04)
[11/09 21:32:38    400s]               Est.  stn bbox = 1.595e+05 (8.26e+04 7.70e+04)
[11/09 21:32:38    400s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1433.0M
[11/09 21:32:38    400s] Iteration 10: Total net bbox = 1.206e+05 (6.48e+04 5.58e+04)
[11/09 21:32:38    400s]               Est.  stn bbox = 1.595e+05 (8.26e+04 7.70e+04)
[11/09 21:32:38    400s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.0M
[11/09 21:32:40    402s] Iteration 11: Total net bbox = 1.392e+05 (7.50e+04 6.42e+04)
[11/09 21:32:40    402s]               Est.  stn bbox = 1.792e+05 (9.34e+04 8.58e+04)
[11/09 21:32:40    402s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1433.0M
[11/09 21:32:40    402s] Iteration 12: Total net bbox = 1.405e+05 (7.60e+04 6.44e+04)
[11/09 21:32:40    402s]               Est.  stn bbox = 1.805e+05 (9.45e+04 8.60e+04)
[11/09 21:32:40    402s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1433.0M
[11/09 21:32:40    402s] Iteration 13: Total net bbox = 1.405e+05 (7.60e+04 6.44e+04)
[11/09 21:32:40    402s]               Est.  stn bbox = 1.805e+05 (9.45e+04 8.60e+04)
[11/09 21:32:40    402s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.0M
[11/09 21:32:40    402s] Iteration 14: Total net bbox = 1.405e+05 (7.60e+04 6.44e+04)
[11/09 21:32:40    402s]               Est.  stn bbox = 1.805e+05 (9.45e+04 8.60e+04)
[11/09 21:32:40    402s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.0M
[11/09 21:32:40    402s] *** cost = 1.405e+05 (7.60e+04 6.44e+04) (cpu for global=0:00:02.1) real=0:00:02.0***
[11/09 21:32:40    402s] Core Placement runtime cpu: 0:00:02.1 real: 0:00:02.0
[11/09 21:32:40    402s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:32:40    402s] Type 'man IMPSP-9025' for more detail.
[11/09 21:32:40    402s] #spOpts: mergeVia=F 
[11/09 21:32:40    402s] Core basic site is core
[11/09 21:32:40    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:40    402s] *** Starting refinePlace (0:06:42 mem=1433.0M) ***
[11/09 21:32:40    402s] Total net bbox length = 1.405e+05 (7.605e+04 6.443e+04) (ext = 5.081e+04)
[11/09 21:32:40    402s] Starting refinePlace ...
[11/09 21:32:40    402s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:40    402s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[11/09 21:32:40    402s] Density distribution unevenness ratio = 95.508%
[11/09 21:32:40    402s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:32:40    402s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1433.0MB) @(0:06:42 - 0:06:42).
[11/09 21:32:40    402s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:40    402s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:32:40    402s] Placement tweakage begins.
[11/09 21:32:40    402s] wire length = 1.659e+05
[11/09 21:32:40    402s] wire length = 1.606e+05
[11/09 21:32:40    402s] Placement tweakage ends.
[11/09 21:32:40    402s] Move report: tweak moves 36 insts, mean move: 41.82 um, max move: 67.70 um
[11/09 21:32:40    402s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1]): (4708.18, 960.42) --> (4687.42, 1007.36)
[11/09 21:32:40    402s] Move report: legalization moves 673 insts, mean move: 15.20 um, max move: 39.47 um
[11/09 21:32:40    402s] 	Max move on inst (I0/LD/T_SR_0/U36): (4144.76, 920.82) --> (4154.40, 891.00)
[11/09 21:32:40    402s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1433.0MB) @(0:06:42 - 0:06:42).
[11/09 21:32:40    402s] Move report: Detail placement moves 673 insts, mean move: 16.93 um, max move: 79.84 um
[11/09 21:32:40    402s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]): (4848.04, 883.20) --> (4790.40, 861.00)
[11/09 21:32:40    402s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1433.0MB
[11/09 21:32:40    402s] Statistics of distance of Instance movement in refine placement:
[11/09 21:32:40    402s]   maximum (X+Y) =        79.84 um
[11/09 21:32:40    402s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]) with max move: (4848.04, 883.202) -> (4790.4, 861)
[11/09 21:32:40    402s]   mean    (X+Y) =        16.93 um
[11/09 21:32:40    402s] Total instances flipped for WireLenOpt: 43
[11/09 21:32:40    402s] Summary Report:
[11/09 21:32:40    402s] Instances move: 673 (out of 673 movable)
[11/09 21:32:40    402s] Instances flipped: 0
[11/09 21:32:40    402s] Mean displacement: 16.93 um
[11/09 21:32:40    402s] Max displacement: 79.84 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0]) (4848.04, 883.202) -> (4790.4, 861)
[11/09 21:32:40    402s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:32:40    402s] Total instances moved : 673
[11/09 21:32:40    402s] Total net bbox length = 1.370e+05 (7.198e+04 6.500e+04) (ext = 5.071e+04)
[11/09 21:32:40    402s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1433.0MB
[11/09 21:32:40    402s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1433.0MB) @(0:06:42 - 0:06:42).
[11/09 21:32:40    402s] *** Finished refinePlace (0:06:42 mem=1433.0M) ***
[11/09 21:32:40    402s] *** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=1433.0M) ***
[11/09 21:32:40    402s] #spOpts: mergeVia=F 
[11/09 21:32:40    402s] Core basic site is core
[11/09 21:32:40    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:40    402s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[11/09 21:32:40    402s] Density distribution unevenness ratio = 95.591%
[11/09 21:32:40    402s] *** Finishing placeDesign concurrent flow ***
[11/09 21:32:40    402s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:10, mem = 1401.6M **
[11/09 21:32:40    402s] Command spTest is not supported.
[11/09 21:32:40    402s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:32:40    402s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:32:40    402s] Severity  ID               Count  Summary                                  
[11/09 21:32:40    402s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:32:40    402s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/09 21:32:40    402s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:32:40    402s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:32:40    402s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/09 21:32:40    402s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:32:40    402s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:32:40    402s] *** Message Summary: 11 warning(s), 0 error(s)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] <CMD> checkPlace
[11/09 21:32:40    402s] Core basic site is core
[11/09 21:32:40    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:40    402s] Begin checking placement ... (start mem=1401.6M, init mem=1401.6M)
[11/09 21:32:40    402s] *info: Placed = 673           
[11/09 21:32:40    402s] *info: Unplaced = 0           
[11/09 21:32:40    402s] Placement Density:0.94%(322488/34454160)
[11/09 21:32:40    402s] Placement Density (including fixed std cells):0.94%(322488/34454160)
[11/09 21:32:40    402s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1401.6M)
[11/09 21:32:40    402s] <CMD> sroute
[11/09 21:32:40    402s] #- Begin sroute (date=11/09 21:32:40, mem=1401.6M)
[11/09 21:32:40    402s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:32:40 2019 ***
[11/09 21:32:40    402s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:32:40    402s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Begin option processing ...
[11/09 21:32:40    402s] srouteConnectPowerBump set to false
[11/09 21:32:40    402s] routeSpecial set to true
[11/09 21:32:40    402s] srouteConnectConverterPin set to false
[11/09 21:32:40    402s] srouteFollowCorePinEnd set to 3
[11/09 21:32:40    402s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:32:40    402s] sroutePadPinAllPorts set to true
[11/09 21:32:40    402s] sroutePreserveExistingRoutes set to true
[11/09 21:32:40    402s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:32:40    402s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2332.00 megs.
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Reading DB technology information...
[11/09 21:32:40    402s] Finished reading DB technology information.
[11/09 21:32:40    402s] Reading floorplan and netlist information...
[11/09 21:32:40    402s] Finished reading floorplan and netlist information.
[11/09 21:32:40    402s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:32:40    402s] Read in 38 macros, 23 used
[11/09 21:32:40    402s] Read in 697 components
[11/09 21:32:40    402s]   673 core components: 0 unplaced, 673 placed, 0 fixed
[11/09 21:32:40    402s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:32:40    402s] Read in 16 logical pins
[11/09 21:32:40    402s] Read in 16 nets
[11/09 21:32:40    402s] Read in 2 special nets, 2 routed
[11/09 21:32:40    402s] Read in 1354 terminals
[11/09 21:32:40    402s] Begin power routing ...
[11/09 21:32:40    402s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:32:40    402s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:32:40    402s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:32:40    402s] CPU time for FollowPin 0 seconds
[11/09 21:32:40    402s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:32:40    402s] CPU time for FollowPin 0 seconds
[11/09 21:32:40    402s]   Number of IO ports routed: 8
[11/09 21:32:40    402s]   Number of Block ports routed: 0
[11/09 21:32:40    402s]   Number of Stripe ports routed: 0
[11/09 21:32:40    402s]   Number of Core ports routed: 392
[11/09 21:32:40    402s]   Number of Pad ports routed: 0
[11/09 21:32:40    402s]   Number of Power Bump ports routed: 0
[11/09 21:32:40    402s]   Number of Followpin connections: 196
[11/09 21:32:40    402s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2332.00 megs.
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s]  Begin updating DB with routing results ...
[11/09 21:32:40    402s]  Updating DB with 24 via definition ...
[11/09 21:32:40    402s] 
sroute post-processing starts at Sat Nov  9 21:32:40 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:32:40    402s] sroute post-processing ends at Sat Nov  9 21:32:40 2019

sroute post-processing starts at Sat Nov  9 21:32:40 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:32:40    402s] sroute post-processing ends at Sat Nov  9 21:32:40 2019
sroute created 602 wires.
[11/09 21:32:40    402s] ViaGen created 400 vias and deleted 0 via to avoid violation.
[11/09 21:32:40    402s] +--------+----------------+----------------+
[11/09 21:32:40    402s] |  Layer |     Created    |     Deleted    |
[11/09 21:32:40    402s] +--------+----------------+----------------+
[11/09 21:32:40    402s] | metal1 |       598      |       NA       |
[11/09 21:32:40    402s] |   via  |       398      |        0       |
[11/09 21:32:40    402s] | metal2 |        3       |       NA       |
[11/09 21:32:40    402s] |  via2  |        2       |        0       |
[11/09 21:32:40    402s] | metal3 |        1       |       NA       |
[11/09 21:32:40    402s] +--------+----------------+----------------+
[11/09 21:32:40    402s] #- End sroute (date=11/09 21:32:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1403.9M, current mem=1403.9M)
[11/09 21:32:40    402s] <CMD> trialRoute
[11/09 21:32:40    402s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:32:40    402s] Set wireMPool w/ noThreadCheck
[11/09 21:32:40    402s] *** Starting trialRoute (mem=1401.6M) ***
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Using hname+ instead name for net compare
[11/09 21:32:40    402s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:32:40    402s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:32:40    402s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:32:40    402s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1401.6M)
[11/09 21:32:40    402s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Nr of prerouted/Fixed nets = 16
[11/09 21:32:40    402s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:32:40    402s] routingBox: (1200 1500) (6589200 6550500)
[11/09 21:32:40    402s] coreBox:    (350400 351000) (6240000 6201000)
[11/09 21:32:40    402s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/14
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M):
[11/09 21:32:40    402s] Est net length = 1.550e+05um = 8.201e+04H + 7.296e+04V
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.251e+04um 1.320e+05um) = (7657 4398)
[11/09 21:32:40    402s] Obstruct: 1161 = 576 (0.5%H) + 585 (0.6%V)
[11/09 21:32:40    402s] Overflow: 28 = 0 (0.00% H) + 28 (0.03% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M):
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.233e+04um 1.320e+05um) = (7642 4398)
[11/09 21:32:40    402s] Overflow: 27 = 0 (0.00% H) + 27 (0.03% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M):
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.222e+04um 1.322e+05um) = (7633 4405)
[11/09 21:32:40    402s] Overflow: 29 = 0 (0.00% H) + 29 (0.03% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M):
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.223e+04um 1.322e+05um) = (7634 4406)
[11/09 21:32:40    402s] Overflow: 26 = 0 (0.00% H) + 26 (0.03% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1407.2M)

[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M):
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.222e+04um 1.323e+05um) = (7633 4408)
[11/09 21:32:40    402s] Overflow: 18 = 0 (0.00% H) + 18 (0.02% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M):
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.235e+04um 1.324e+05um) = (7644 4410)
[11/09 21:32:40    402s] Overflow: 12 = 0 (0.00% H) + 12 (0.01% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Congestion distribution:
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Remain	cntH		cntV
[11/09 21:32:40    402s] --------------------------------------
[11/09 21:32:40    402s]  -1:	0	 0.00%	12	 0.01%
[11/09 21:32:40    402s] --------------------------------------
[11/09 21:32:40    402s]   0:	0	 0.00%	186	 0.18%
[11/09 21:32:40    402s]   1:	0	 0.00%	189	 0.18%
[11/09 21:32:40    402s]   2:	28	 0.03%	400	 0.38%
[11/09 21:32:40    402s]   3:	79	 0.08%	584	 0.56%
[11/09 21:32:40    402s]   4:	58	 0.06%	989	 0.94%
[11/09 21:32:40    402s]   5:	104759	99.84%	102555	97.75%
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1407.2M)

[11/09 21:32:40    402s] Global route (cpu=0.0s real=0.0s 1407.2M)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] *** After '-updateRemainTrks' operation: 
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Usage: (0.7%H 0.8%V) = (9.235e+04um 1.324e+05um) = (7644 4410)
[11/09 21:32:40    402s] Overflow: 12 = 0 (0.00% H) + 12 (0.01% V)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1407.2M)

[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Congestion distribution:
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Remain	cntH		cntV
[11/09 21:32:40    402s] --------------------------------------
[11/09 21:32:40    402s]  -1:	0	 0.00%	12	 0.01%
[11/09 21:32:40    402s] --------------------------------------
[11/09 21:32:40    402s]   0:	0	 0.00%	186	 0.18%
[11/09 21:32:40    402s]   1:	0	 0.00%	189	 0.18%
[11/09 21:32:40    402s]   2:	28	 0.03%	400	 0.38%
[11/09 21:32:40    402s]   3:	79	 0.08%	584	 0.56%
[11/09 21:32:40    402s]   4:	58	 0.06%	989	 0.94%
[11/09 21:32:40    402s]   5:	104759	99.84%	102555	97.75%
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1407.2M) ***
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Using trMTFlushLazyWireDel= 1
[11/09 21:32:40    402s] Not using mpools for CRoute
[11/09 21:32:40    402s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:32:40    402s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M)
[11/09 21:32:40    402s] Not using mpools for CRoute
[11/09 21:32:40    402s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M)
[11/09 21:32:40    402s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:32:40    402s] Cleanup real= 0:00:00.0
[11/09 21:32:40    402s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1407.2M)
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Total length: 1.583e+05um, number of vias: 4411
[11/09 21:32:40    402s] M1(H) length: 0.000e+00um, number of vias: 2265
[11/09 21:32:40    402s] M2(V) length: 7.712e+04um, number of vias: 2146
[11/09 21:32:40    402s] M3(H) length: 8.114e+04um
[11/09 21:32:40    402s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1407.2M) ***
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Skipping QALenRecalc
[11/09 21:32:40    402s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:32:40    402s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:32:40    402s] *** Finished all Phases (cpu=0:00:00.1 mem=1407.2M) ***
[11/09 21:32:40    402s] trMTFlushLazyWireDel was already disabled
[11/09 21:32:40    402s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:32:40    402s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:32:40    402s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:32:40    402s] Peak Memory Usage was 1407.2M 
[11/09 21:32:40    402s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.9
[11/09 21:32:40    402s]   TrialRoute full (called 17x) runtime= 0:00:00.8
[11/09 21:32:40    402s]   GlbRouteEst (called 20x) runtime= 0:00:00.1
[11/09 21:32:40    402s] *** Finished trialRoute (cpu=0:00:00.1 mem=1407.2M) ***
[11/09 21:32:40    402s] 
[11/09 21:32:40    402s] Set wireMPool w/ threadCheck
[11/09 21:32:40    402s] <CMD> timeDesign -preCTS
[11/09 21:32:40    402s] Start to check current routing status for nets...
[11/09 21:32:40    402s] Using hname+ instead name for net compare
[11/09 21:32:40    402s] All nets are already routed correctly.
[11/09 21:32:40    402s] End to check current routing status for nets (mem=1404.0M)
[11/09 21:32:40    402s] Extraction called for design 'layout_lab_design' of instances=697 and nets=711 using extraction engine 'preRoute' .
[11/09 21:32:40    402s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:40    402s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:40    402s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:40    402s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:40    402s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:40    402s]       RC Corner Indexes            0   
[11/09 21:32:40    402s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:40    402s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:40    402s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:40    402s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:40    402s] Shrink Factor                : 1.00000
[11/09 21:32:40    402s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:40    402s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:40    402s] Using capacitance table file ...
[11/09 21:32:40    402s] Updating RC grid for preRoute extraction ...
[11/09 21:32:40    402s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:40    402s] Initializing multi-corner resistance tables ...
[11/09 21:32:40    402s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1404.012M)
[11/09 21:32:40    402s] Effort level <high> specified for reg2reg path_group
[11/09 21:32:40    402s] #################################################################################
[11/09 21:32:40    402s] # Design Stage: PreRoute
[11/09 21:32:40    402s] # Design Name: layout_lab_design
[11/09 21:32:40    402s] # Design Mode: 90nm
[11/09 21:32:40    402s] # Analysis Mode: MMMC OCV 
[11/09 21:32:40    402s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:40    402s] # Signoff Settings: SI On 
[11/09 21:32:40    402s] #################################################################################
[11/09 21:32:40    402s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:40    402s] Calculate early delays in OCV mode...
[11/09 21:32:40    402s] Calculate late delays in OCV mode...
[11/09 21:32:40    402s] Topological Sorting (CPU = 0:00:00.0, MEM = 1405.0M, InitMEM = 1405.0M)
[11/09 21:32:40    402s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:40    402s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:40    402s] Total number of fetched objects 701
[11/09 21:32:40    402s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:40    402s] End delay calculation. (MEM=1468.45 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:32:40    402s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1468.4M) ***
[11/09 21:32:40    402s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:43 mem=1468.4M)
[11/09 21:32:41    402s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.379  |  4.379  |  5.151  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.936%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:32:41    402s] Total CPU time: 0.43 sec
[11/09 21:32:41    402s] Total Real time: 1.0 sec
[11/09 21:32:41    402s] Total Memory Usage: 1410.210938 Mbytes
[11/09 21:32:41    402s] <CMD> setOptMode -yieldEffort none
[11/09 21:32:41    402s] <CMD> setOptMode -highEffort
[11/09 21:32:41    402s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:32:41    402s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:32:41    402s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:32:41    402s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:32:41    402s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:32:41    402s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:32:41    402s] <CMD> optDesign -preCTS -drv
[11/09 21:32:41    402s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:32:41    402s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:32:41    402s] #spOpts: mergeVia=F 
[11/09 21:32:41    402s] Core basic site is core
[11/09 21:32:41    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:41    402s] #spOpts: mergeVia=F 
[11/09 21:32:41    402s] GigaOpt running with 1 threads.
[11/09 21:32:41    402s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:32:41    402s] #spOpts: mergeVia=F 
[11/09 21:32:41    403s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:32:41    403s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:32:41    403s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:32:41    403s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:32:41    403s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:32:41    403s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:32:41    403s] 	...
[11/09 21:32:41    403s] 	Reporting only the 20 first cells found...
[11/09 21:32:41    403s] 
[11/09 21:32:41    403s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1408.0M, totSessionCpu=0:06:43 **
[11/09 21:32:41    403s] *** optDesign -preCTS ***
[11/09 21:32:41    403s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:32:41    403s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:32:41    403s] Hold Target Slack: user slack 0
[11/09 21:32:41    403s] Multi-VT timing optimization disabled based on library information.
[11/09 21:32:41    403s] Summary for sequential cells idenfication: 
[11/09 21:32:41    403s] Identified SBFF number: 3
[11/09 21:32:41    403s] Identified MBFF number: 0
[11/09 21:32:41    403s] Not identified SBFF number: 0
[11/09 21:32:41    403s] Not identified MBFF number: 0
[11/09 21:32:41    403s] Number of sequential cells which are not FFs: 1
[11/09 21:32:41    403s] 
[11/09 21:32:41    403s] Start to check current routing status for nets...
[11/09 21:32:41    403s] Using hname+ instead name for net compare
[11/09 21:32:41    403s] All nets are already routed correctly.
[11/09 21:32:41    403s] End to check current routing status for nets (mem=1408.0M)
[11/09 21:32:41    403s] #################################################################################
[11/09 21:32:41    403s] # Design Stage: PreRoute
[11/09 21:32:41    403s] # Design Name: layout_lab_design
[11/09 21:32:41    403s] # Design Mode: 90nm
[11/09 21:32:41    403s] # Analysis Mode: MMMC OCV 
[11/09 21:32:41    403s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:41    403s] # Signoff Settings: SI Off 
[11/09 21:32:41    403s] #################################################################################
[11/09 21:32:41    403s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:41    403s] Calculate early delays in OCV mode...
[11/09 21:32:41    403s] Calculate late delays in OCV mode...
[11/09 21:32:41    403s] Topological Sorting (CPU = 0:00:00.0, MEM = 1406.0M, InitMEM = 1406.0M)
[11/09 21:32:41    403s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:41    403s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:41    403s] Total number of fetched objects 701
[11/09 21:32:41    403s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:41    403s] End delay calculation. (MEM=1471.46 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:32:41    403s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1471.5M) ***
[11/09 21:32:41    403s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:43 mem=1471.5M)
[11/09 21:32:41    403s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.379  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.936%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1408.2M, totSessionCpu=0:06:43 **
[11/09 21:32:41    403s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:32:41    403s] ### Creating PhyDesignMc. totSessionCpu=0:06:43 mem=1408.2M
[11/09 21:32:41    403s] #spOpts: mergeVia=F 
[11/09 21:32:41    403s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:43 mem=1408.2M
[11/09 21:32:41    403s] *** Starting optimizing excluded clock nets MEM= 1408.2M) ***
[11/09 21:32:41    403s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1408.2M) ***
[11/09 21:32:41    403s] Begin: GigaOpt high fanout net optimization
[11/09 21:32:41    403s] Info: 16 io nets excluded
[11/09 21:32:41    403s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:41    403s] Summary for sequential cells idenfication: 
[11/09 21:32:41    403s] Identified SBFF number: 3
[11/09 21:32:41    403s] Identified MBFF number: 0
[11/09 21:32:41    403s] Not identified SBFF number: 0
[11/09 21:32:41    403s] Not identified MBFF number: 0
[11/09 21:32:41    403s] Number of sequential cells which are not FFs: 1
[11/09 21:32:41    403s] 
[11/09 21:32:41    403s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:32:41    403s] ### Creating PhyDesignMc. totSessionCpu=0:06:43 mem=1418.2M
[11/09 21:32:41    403s] #spOpts: mergeVia=F 
[11/09 21:32:41    403s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:43 mem=1418.2M
[11/09 21:32:41    403s] ### Creating LA Mngr. totSessionCpu=0:06:43 mem=1418.2M
[11/09 21:32:41    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:43 mem=1434.2M
[11/09 21:32:41    403s] ### Creating LA Mngr. totSessionCpu=0:06:43 mem=1490.5M
[11/09 21:32:41    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:43 mem=1490.5M
[11/09 21:32:41    403s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:41    403s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:32:41    403s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:41    403s] |     0.94%|        -|   0.100|   0.000|   0:00:00.0| 1604.9M|
[11/09 21:32:41    403s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:41    403s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:41    403s] |     0.94%|        -|   0.100|   0.000|   0:00:00.0| 1604.9M|
[11/09 21:32:41    403s] +----------+---------+--------+--------+------------+--------+
[11/09 21:32:41    403s] 
[11/09 21:32:41    403s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1604.9M) ***
[11/09 21:32:41    403s] End: GigaOpt high fanout net optimization
[11/09 21:32:41    403s] Begin: GigaOpt DRV Optimization
[11/09 21:32:41    403s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:32:41    403s] Info: 16 io nets excluded
[11/09 21:32:41    403s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:41    403s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:32:41    403s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1585.9M
[11/09 21:32:41    403s] #spOpts: mergeVia=F 
[11/09 21:32:41    403s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1585.9M
[11/09 21:32:41    403s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1585.9M
[11/09 21:32:41    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1585.9M
[11/09 21:32:41    403s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:41    403s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:32:41    403s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:41    403s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:32:41    403s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:42    403s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:42    403s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|   0.94  |            |           |
[11/09 21:32:42    403s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:42    403s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.38 |          0|          0|          0|   0.94  |   0:00:00.0|    1604.9M|
[11/09 21:32:42    403s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:42    403s] 
[11/09 21:32:42    403s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1604.9M) ***
[11/09 21:32:42    403s] 
[11/09 21:32:42    403s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:32:42    403s] End: GigaOpt DRV Optimization
[11/09 21:32:42    403s] GigaOpt: Cleaning up trial route
[11/09 21:32:42    403s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1585.9M
[11/09 21:32:42    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1585.9M
[11/09 21:32:42    403s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:32:42    403s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:32:42    403s] [PSP] Initial Peak syMemory usage = 1585.9 MB
[11/09 21:32:42    403s] (I)       Reading DB...
[11/09 21:32:42    403s] (I)       congestionReportName   : 
[11/09 21:32:42    403s] (I)       layerRangeFor2DCongestion : 
[11/09 21:32:42    403s] (I)       buildTerm2TermWires    : 1
[11/09 21:32:42    403s] (I)       doTrackAssignment      : 1
[11/09 21:32:42    403s] (I)       dumpBookshelfFiles     : 0
[11/09 21:32:42    403s] (I)       numThreads             : 1
[11/09 21:32:42    403s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:32:42    403s] (I)       honorPin               : false
[11/09 21:32:42    403s] (I)       honorPinGuide          : true
[11/09 21:32:42    403s] (I)       honorPartition         : false
[11/09 21:32:42    403s] (I)       allowPartitionCrossover: false
[11/09 21:32:42    403s] (I)       honorSingleEntry       : true
[11/09 21:32:42    403s] (I)       honorSingleEntryStrong : true
[11/09 21:32:42    403s] (I)       handleViaSpacingRule   : false
[11/09 21:32:42    403s] (I)       handleEolSpacingRule   : false
[11/09 21:32:42    403s] (I)       PDConstraint           : none
[11/09 21:32:42    403s] (I)       expBetterNDRHandling   : false
[11/09 21:32:42    403s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:32:42    403s] (I)       routingEffortLevel     : 3
[11/09 21:32:42    403s] (I)       effortLevel            : standard
[11/09 21:32:42    403s] [NR-eGR] minRouteLayer          : 2
[11/09 21:32:42    403s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:32:42    403s] (I)       numRowsPerGCell        : 1
[11/09 21:32:42    403s] (I)       speedUpLargeDesign     : 0
[11/09 21:32:42    403s] (I)       speedUpBlkViolationClean: 1
[11/09 21:32:42    403s] (I)       multiThreadingTA       : 1
[11/09 21:32:42    403s] (I)       blockedPinEscape       : 1
[11/09 21:32:42    403s] (I)       blkAwareLayerSwitching : 1
[11/09 21:32:42    403s] (I)       betterClockWireModeling: 1
[11/09 21:32:42    403s] (I)       congestionCleanMode    : 0
[11/09 21:32:42    403s] (I)       optimizationMode       : false
[11/09 21:32:42    403s] (I)       routeSecondPG          : false
[11/09 21:32:42    403s] (I)       punchThroughDistance   : 500.00
[11/09 21:32:42    403s] (I)       scenicBound            : 1.15
[11/09 21:32:42    403s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:32:42    403s] (I)       source-to-sink ratio   : 0.00
[11/09 21:32:42    403s] (I)       targetCongestionRatioH : 1.00
[11/09 21:32:42    403s] (I)       targetCongestionRatioV : 1.00
[11/09 21:32:42    403s] (I)       layerCongestionRatio   : 0.70
[11/09 21:32:42    403s] (I)       m1CongestionRatio      : 0.10
[11/09 21:32:42    403s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:32:42    403s] (I)       localRouteEffort       : 1.00
[11/09 21:32:42    403s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:32:42    403s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:32:42    403s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:32:42    403s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:32:42    403s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:32:42    403s] (I)       blockTrack             : 
[11/09 21:32:42    403s] (I)       routeVias              : 
[11/09 21:32:42    403s] (I)       readTROption           : true
[11/09 21:32:42    403s] (I)       extraSpacingFactor     : 1.00
[11/09 21:32:42    403s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:32:42    403s] (I)       routeSelectedNetsOnly  : false
[11/09 21:32:42    403s] (I)       before initializing RouteDB syMemory usage = 1585.9 MB
[11/09 21:32:42    403s] (I)       starting read tracks
[11/09 21:32:42    403s] (I)       build grid graph
[11/09 21:32:42    403s] (I)       build grid graph start
[11/09 21:32:42    403s] [NR-eGR] Layer1 has no routable track
[11/09 21:32:42    403s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:32:42    403s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:32:42    403s] (I)       build grid graph end
[11/09 21:32:42    403s] (I)       numViaLayers=2
[11/09 21:32:42    403s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:32:42    403s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:32:42    403s] (I)       end build via table
[11/09 21:32:42    403s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=418 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:32:42    403s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:32:42    403s] (I)       readDataFromPlaceDB
[11/09 21:32:42    403s] (I)       Read net information..
[11/09 21:32:42    403s] [NR-eGR] Read numTotalNets=701  numIgnoredNets=16
[11/09 21:32:42    403s] (I)       Read testcase time = 0.000 seconds
[11/09 21:32:42    403s] 
[11/09 21:32:42    403s] (I)       build grid graph start
[11/09 21:32:42    403s] (I)       build grid graph end
[11/09 21:32:42    403s] (I)       Model blockage into capacity
[11/09 21:32:42    403s] (I)       Read numBlocks=1948  numPreroutedWires=0  numCapScreens=0
[11/09 21:32:42    403s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:32:42    403s] (I)       blocked area on Layer2 : 3217555260000  (7.45%)
[11/09 21:32:42    403s] (I)       blocked area on Layer3 : 1775441115000  (4.11%)
[11/09 21:32:42    403s] (I)       Modeling time = 0.010 seconds
[11/09 21:32:42    403s] 
[11/09 21:32:42    403s] (I)       totalPins=2281  totalGlobalPin=2182 (95.66%)
[11/09 21:32:42    403s] (I)       Number of ignored nets = 16
[11/09 21:32:42    403s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:32:42    403s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:32:42    403s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:32:42    403s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:32:42    403s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:32:42    403s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:32:42    403s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:32:42    403s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:32:42    403s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:32:42    403s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:32:42    403s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1585.9 MB
[11/09 21:32:42    403s] (I)       Layer1  viaCost=200.00
[11/09 21:32:42    403s] (I)       Layer2  viaCost=100.00
[11/09 21:32:42    403s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:32:42    403s] (I)       routing area        :  (0, 0) - (6590400, 6552000)
[11/09 21:32:42    403s] (I)       core area           :  (350400, 351000) - (6240000, 6201000)
[11/09 21:32:42    403s] (I)       Site Width          :  2400  (dbu)
[11/09 21:32:42    403s] (I)       Row Height          : 30000  (dbu)
[11/09 21:32:42    403s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:32:42    403s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:32:42    403s] (I)       grid                :   219   218     3
[11/09 21:32:42    403s] (I)       vertical capacity   :     0 30000     0
[11/09 21:32:42    403s] (I)       horizontal capacity :     0     0 30000
[11/09 21:32:42    403s] (I)       Default wire width  :   900   900  1500
[11/09 21:32:42    403s] (I)       Default wire space  :   900   900   900
[11/09 21:32:42    403s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:32:42    403s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:32:42    403s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:32:42    403s] (I)       Total num of tracks :     0  2746  2184
[11/09 21:32:42    403s] (I)       Num of masks        :     1     1     1
[11/09 21:32:42    403s] (I)       Num of trim masks   :     0     0     0
[11/09 21:32:42    403s] (I)       --------------------------------------------------------
[11/09 21:32:42    403s] 
[11/09 21:32:42    403s] [NR-eGR] ============ Routing rule table ============
[11/09 21:32:42    403s] [NR-eGR] Rule id 0. Nets 685 
[11/09 21:32:42    403s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:32:42    403s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:32:42    403s] [NR-eGR] ========================================
[11/09 21:32:42    403s] [NR-eGR] 
[11/09 21:32:42    403s] (I)       After initializing earlyGlobalRoute syMemory usage = 1585.9 MB
[11/09 21:32:42    403s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:32:42    403s] (I)       ============= Initialization =============
[11/09 21:32:42    403s] (I)       total 2D Cap : 1050569 = (468605 H, 581964 V)
[11/09 21:32:42    403s] [NR-eGR] Layer group 1: route 685 net(s) in layer range [2, 3]
[11/09 21:32:42    403s] (I)       ============  Phase 1a Route ============
[11/09 21:32:42    403s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:32:42    403s] (I)       Usage: 5177 = (2713 H, 2464 V) = (0.58% H, 0.42% V) = (8.139e+04um H, 7.392e+04um V)
[11/09 21:32:42    403s] (I)       
[11/09 21:32:42    403s] (I)       ============  Phase 1b Route ============
[11/09 21:32:42    403s] (I)       Usage: 5177 = (2713 H, 2464 V) = (0.58% H, 0.42% V) = (8.139e+04um H, 7.392e+04um V)
[11/09 21:32:42    403s] (I)       
[11/09 21:32:42    403s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.553100e+05um
[11/09 21:32:42    403s] (I)       ============  Phase 1c Route ============
[11/09 21:32:42    403s] (I)       Usage: 5177 = (2713 H, 2464 V) = (0.58% H, 0.42% V) = (8.139e+04um H, 7.392e+04um V)
[11/09 21:32:42    403s] (I)       
[11/09 21:32:42    403s] (I)       ============  Phase 1d Route ============
[11/09 21:32:42    403s] (I)       Usage: 5177 = (2713 H, 2464 V) = (0.58% H, 0.42% V) = (8.139e+04um H, 7.392e+04um V)
[11/09 21:32:42    403s] (I)       
[11/09 21:32:42    403s] (I)       ============  Phase 1e Route ============
[11/09 21:32:42    403s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:32:42    403s] (I)       Usage: 5177 = (2713 H, 2464 V) = (0.58% H, 0.42% V) = (8.139e+04um H, 7.392e+04um V)
[11/09 21:32:42    403s] (I)       
[11/09 21:32:42    403s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.553100e+05um
[11/09 21:32:42    403s] [NR-eGR] 
[11/09 21:32:42    403s] (I)       ============  Phase 1l Route ============
[11/09 21:32:42    403s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:32:42    403s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/09 21:32:42    403s] (I)       total 2D Cap : 1050966 = (468681 H, 582285 V)
[11/09 21:32:42    403s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:32:42    403s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:32:42    403s] (I)       ============= track Assignment ============
[11/09 21:32:42    403s] (I)       extract Global 3D Wires
[11/09 21:32:42    403s] (I)       Extract Global WL : time=0.00
[11/09 21:32:42    403s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:32:42    403s] (I)       Initialization real time=0.00 seconds
[11/09 21:32:42    403s] (I)       Kernel real time=0.01 seconds
[11/09 21:32:42    403s] (I)       End Greedy Track Assignment
[11/09 21:32:42    403s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2265
[11/09 21:32:42    403s] [NR-eGR] Layer2(metal2)(V) length: 7.751790e+04um, number of vias: 3395
[11/09 21:32:42    403s] [NR-eGR] Layer3(metal3)(H) length: 8.381280e+04um, number of vias: 0
[11/09 21:32:42    403s] [NR-eGR] Total length: 1.613307e+05um, number of vias: 5660
[11/09 21:32:42    403s] [NR-eGR] End Peak syMemory usage = 1436.6 MB
[11/09 21:32:42    403s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[11/09 21:32:42    403s] GigaOpt: Cleaning up extraction
[11/09 21:32:42    403s] Extraction called for design 'layout_lab_design' of instances=697 and nets=711 using extraction engine 'preRoute' .
[11/09 21:32:42    403s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:42    403s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:42    403s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:42    403s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:42    403s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:42    403s]       RC Corner Indexes            0   
[11/09 21:32:42    403s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:42    403s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:42    403s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:42    403s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:42    403s] Shrink Factor                : 1.00000
[11/09 21:32:42    403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:42    403s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:42    403s] Using capacitance table file ...
[11/09 21:32:42    403s] Updating RC grid for preRoute extraction ...
[11/09 21:32:42    403s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:42    403s] Initializing multi-corner resistance tables ...
[11/09 21:32:42    403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1436.598M)
[11/09 21:32:42    403s] GigaOpt: Cleaning up delay & timing
[11/09 21:32:42    403s] #################################################################################
[11/09 21:32:42    403s] # Design Stage: PreRoute
[11/09 21:32:42    403s] # Design Name: layout_lab_design
[11/09 21:32:42    403s] # Design Mode: 90nm
[11/09 21:32:42    403s] # Analysis Mode: MMMC OCV 
[11/09 21:32:42    403s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:42    403s] # Signoff Settings: SI Off 
[11/09 21:32:42    403s] #################################################################################
[11/09 21:32:42    403s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:42    403s] Calculate early delays in OCV mode...
[11/09 21:32:42    403s] Calculate late delays in OCV mode...
[11/09 21:32:42    403s] Topological Sorting (CPU = 0:00:00.0, MEM = 1434.6M, InitMEM = 1434.6M)
[11/09 21:32:42    404s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:42    404s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:42    404s] Total number of fetched objects 701
[11/09 21:32:42    404s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:42    404s] End delay calculation. (MEM=1500.03 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:32:42    404s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1500.0M) ***
[11/09 21:32:42    404s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:32:42    404s] Info: 16 io nets excluded
[11/09 21:32:42    404s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:42    404s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:32:42    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1500.0M
[11/09 21:32:42    404s] #spOpts: mergeVia=F 
[11/09 21:32:42    404s] Core basic site is core
[11/09 21:32:42    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:42    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1500.0M
[11/09 21:32:42    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1500.0M
[11/09 21:32:42    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1500.0M
[11/09 21:32:42    404s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:42    404s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:32:42    404s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:42    404s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:32:42    404s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:42    404s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:42    404s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   0.94  |            |           |
[11/09 21:32:42    404s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:32:42    404s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.31 |          0|          0|          0|   0.94  |   0:00:00.0|    1591.6M|
[11/09 21:32:42    404s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:32:42    404s] 
[11/09 21:32:42    404s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1591.6M) ***
[11/09 21:32:42    404s] 
[11/09 21:32:42    404s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:32:42    404s] GigaOpt: Cleaning up delay & timing
[11/09 21:32:42    404s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1458.1M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.308  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.936%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1458.1M, totSessionCpu=0:06:44 **
[11/09 21:32:42    404s] Effort level <high> specified for reg2reg path_group
[11/09 21:32:42    404s] Reported timing to dir ./timingReports
[11/09 21:32:42    404s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1460.1M, totSessionCpu=0:06:44 **
[11/09 21:32:42    404s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.308  |  4.308  |  5.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.936%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1458.1M, totSessionCpu=0:06:44 **
[11/09 21:32:42    404s] *** Finished optDesign ***
[11/09 21:32:42    404s] 
[11/09 21:32:42    404s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:01.6)
[11/09 21:32:42    404s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:32:43    404s] <CMD> clockDesign
[11/09 21:32:43    404s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:32:43    404s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:32:43    404s] <clockDesign CMD> ccopt_design -cts
[11/09 21:32:43    404s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:32:43    404s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:32:43    404s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:32:43    404s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:32:43    404s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:32:43    404s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:32:43    404s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:32:43    404s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:32:43    404s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:32:43    404s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:32:43    404s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:32:43    404s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:32:43    404s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:32:43    404s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:32:43    404s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:32:43    404s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:32:43    404s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:32:43    404s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1402.2M, totSessionCpu=0:06:44 **
[11/09 21:32:43    404s] **ERROR: (IMPCK-9000):	
[11/09 21:32:43    404s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:32:43    404s] Severity  ID               Count  Summary                                  
[11/09 21:32:43    404s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:32:43    404s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:32:43    404s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:32:43    404s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:32:43    404s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:32:43    404s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:32:43    404s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] <CMD> trialRoute
[11/09 21:32:43    404s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:32:43    404s] Set wireMPool w/ noThreadCheck
[11/09 21:32:43    404s] *** Starting trialRoute (mem=1402.2M) ***
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Using hname+ instead name for net compare
[11/09 21:32:43    404s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:32:43    404s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:32:43    404s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:32:43    404s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1402.2M)
[11/09 21:32:43    404s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Nr of prerouted/Fixed nets = 16
[11/09 21:32:43    404s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:32:43    404s] routingBox: (1200 1500) (6589200 6550500)
[11/09 21:32:43    404s] coreBox:    (350400 351000) (6240000 6201000)
[11/09 21:32:43    404s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/14
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M):
[11/09 21:32:43    404s] Est net length = 1.550e+05um = 8.201e+04H + 7.296e+04V
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.251e+04um 1.320e+05um) = (7657 4398)
[11/09 21:32:43    404s] Obstruct: 1161 = 576 (0.5%H) + 585 (0.6%V)
[11/09 21:32:43    404s] Overflow: 28 = 0 (0.00% H) + 28 (0.03% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M):
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.233e+04um 1.320e+05um) = (7642 4398)
[11/09 21:32:43    404s] Overflow: 27 = 0 (0.00% H) + 27 (0.03% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M):
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.222e+04um 1.322e+05um) = (7633 4405)
[11/09 21:32:43    404s] Overflow: 29 = 0 (0.00% H) + 29 (0.03% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M):
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.223e+04um 1.322e+05um) = (7634 4406)
[11/09 21:32:43    404s] Overflow: 26 = 0 (0.00% H) + 26 (0.03% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1a-1d Overflow: 0.00% H + 0.03% V (0:00:00.0 1407.8M)

[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M):
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.222e+04um 1.323e+05um) = (7633 4408)
[11/09 21:32:43    404s] Overflow: 18 = 0 (0.00% H) + 18 (0.02% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M):
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.235e+04um 1.324e+05um) = (7644 4410)
[11/09 21:32:43    404s] Overflow: 12 = 0 (0.00% H) + 12 (0.01% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Congestion distribution:
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Remain	cntH		cntV
[11/09 21:32:43    404s] --------------------------------------
[11/09 21:32:43    404s]  -1:	0	 0.00%	12	 0.01%
[11/09 21:32:43    404s] --------------------------------------
[11/09 21:32:43    404s]   0:	0	 0.00%	186	 0.18%
[11/09 21:32:43    404s]   1:	0	 0.00%	189	 0.18%
[11/09 21:32:43    404s]   2:	28	 0.03%	400	 0.38%
[11/09 21:32:43    404s]   3:	79	 0.08%	584	 0.56%
[11/09 21:32:43    404s]   4:	58	 0.06%	989	 0.94%
[11/09 21:32:43    404s]   5:	104759	99.84%	102555	97.75%
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1407.8M)

[11/09 21:32:43    404s] Global route (cpu=0.0s real=0.0s 1407.8M)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] *** After '-updateRemainTrks' operation: 
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Usage: (0.7%H 0.8%V) = (9.235e+04um 1.324e+05um) = (7644 4410)
[11/09 21:32:43    404s] Overflow: 12 = 0 (0.00% H) + 12 (0.01% V)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1407.8M)

[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Congestion distribution:
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Remain	cntH		cntV
[11/09 21:32:43    404s] --------------------------------------
[11/09 21:32:43    404s]  -1:	0	 0.00%	12	 0.01%
[11/09 21:32:43    404s] --------------------------------------
[11/09 21:32:43    404s]   0:	0	 0.00%	186	 0.18%
[11/09 21:32:43    404s]   1:	0	 0.00%	189	 0.18%
[11/09 21:32:43    404s]   2:	28	 0.03%	400	 0.38%
[11/09 21:32:43    404s]   3:	79	 0.08%	584	 0.56%
[11/09 21:32:43    404s]   4:	58	 0.06%	989	 0.94%
[11/09 21:32:43    404s]   5:	104759	99.84%	102555	97.75%
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.0 1407.8M) ***
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Using trMTFlushLazyWireDel= 1
[11/09 21:32:43    404s] Not using mpools for CRoute
[11/09 21:32:43    404s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:32:43    404s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M)
[11/09 21:32:43    404s] Not using mpools for CRoute
[11/09 21:32:43    404s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M)
[11/09 21:32:43    404s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:32:43    404s] Cleanup real= 0:00:00.0
[11/09 21:32:43    404s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1407.8M)
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Total length: 1.583e+05um, number of vias: 4411
[11/09 21:32:43    404s] M1(H) length: 0.000e+00um, number of vias: 2265
[11/09 21:32:43    404s] M2(V) length: 7.712e+04um, number of vias: 2146
[11/09 21:32:43    404s] M3(H) length: 8.114e+04um
[11/09 21:32:43    404s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1407.8M) ***
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Skipping QALenRecalc
[11/09 21:32:43    404s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:32:43    404s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:32:43    404s] *** Finished all Phases (cpu=0:00:00.1 mem=1407.8M) ***
[11/09 21:32:43    404s] trMTFlushLazyWireDel was already disabled
[11/09 21:32:43    404s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:32:43    404s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:32:43    404s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:32:43    404s] Peak Memory Usage was 1407.8M 
[11/09 21:32:43    404s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:01.0
[11/09 21:32:43    404s]   TrialRoute full (called 18x) runtime= 0:00:00.9
[11/09 21:32:43    404s]   GlbRouteEst (called 20x) runtime= 0:00:00.1
[11/09 21:32:43    404s] *** Finished trialRoute (cpu=0:00:00.1 mem=1407.8M) ***
[11/09 21:32:43    404s] 
[11/09 21:32:43    404s] Set wireMPool w/ threadCheck
[11/09 21:32:43    404s] <CMD> timeDesign -postCTS
[11/09 21:32:43    404s] Start to check current routing status for nets...
[11/09 21:32:43    404s] Using hname+ instead name for net compare
[11/09 21:32:43    404s] All nets are already routed correctly.
[11/09 21:32:43    404s] End to check current routing status for nets (mem=1404.6M)
[11/09 21:32:43    404s] Extraction called for design 'layout_lab_design' of instances=697 and nets=711 using extraction engine 'preRoute' .
[11/09 21:32:43    404s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:43    404s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:43    404s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:43    404s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:43    404s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:43    404s]       RC Corner Indexes            0   
[11/09 21:32:43    404s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:43    404s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:43    404s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:43    404s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:43    404s] Shrink Factor                : 1.00000
[11/09 21:32:43    404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:43    404s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:43    404s] Using capacitance table file ...
[11/09 21:32:43    404s] Updating RC grid for preRoute extraction ...
[11/09 21:32:43    404s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:43    404s] Initializing multi-corner resistance tables ...
[11/09 21:32:43    404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1404.574M)
[11/09 21:32:43    404s] Effort level <high> specified for reg2reg path_group
[11/09 21:32:43    404s] #################################################################################
[11/09 21:32:43    404s] # Design Stage: PreRoute
[11/09 21:32:43    404s] # Design Name: layout_lab_design
[11/09 21:32:43    404s] # Design Mode: 90nm
[11/09 21:32:43    404s] # Analysis Mode: MMMC OCV 
[11/09 21:32:43    404s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:43    404s] # Signoff Settings: SI On 
[11/09 21:32:43    404s] #################################################################################
[11/09 21:32:43    404s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:43    404s] Calculate early delays in OCV mode...
[11/09 21:32:43    404s] Calculate late delays in OCV mode...
[11/09 21:32:43    404s] Topological Sorting (CPU = 0:00:00.0, MEM = 1405.6M, InitMEM = 1405.6M)
[11/09 21:32:43    404s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:43    404s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:43    404s] Total number of fetched objects 701
[11/09 21:32:43    404s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:43    404s] End delay calculation. (MEM=1471.75 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:32:43    404s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1471.8M) ***
[11/09 21:32:43    404s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:45 mem=1471.8M)
[11/09 21:32:43    404s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.520  |  0.520  |  1.675  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.936%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:32:43    404s] Total CPU time: 0.39 sec
[11/09 21:32:43    404s] Total Real time: 0.0 sec
[11/09 21:32:43    404s] Total Memory Usage: 1411.515625 Mbytes
[11/09 21:32:43    404s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:32:43    404s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:32:43    404s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:32:43    404s] <CMD> extractRC -outfile encounter.cap
[11/09 21:32:43    404s] Extraction called for design 'layout_lab_design' of instances=697 and nets=711 using extraction engine 'preRoute' .
[11/09 21:32:43    404s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:32:43    404s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:32:43    404s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:32:43    404s] RC Extraction called in multi-corner(1) mode.
[11/09 21:32:43    404s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:32:43    404s]       RC Corner Indexes            0   
[11/09 21:32:43    404s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:32:43    404s] Resistance Scaling Factor    : 1.00000 
[11/09 21:32:43    404s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:32:43    404s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:32:43    404s] Shrink Factor                : 1.00000
[11/09 21:32:43    404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:32:43    404s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:32:43    404s] Using capacitance table file ...
[11/09 21:32:43    404s] Updating RC grid for preRoute extraction ...
[11/09 21:32:43    404s] Initializing multi-corner capacitance tables ... 
[11/09 21:32:43    404s] Initializing multi-corner resistance tables ...
[11/09 21:32:43    404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1411.516M)
[11/09 21:32:43    404s] <CMD> setOptMode -yieldEffort none
[11/09 21:32:43    404s] <CMD> setOptMode -highEffort
[11/09 21:32:43    404s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:32:43    404s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:32:43    404s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:32:43    404s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:32:43    404s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:32:43    404s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:32:43    404s] <CMD> optDesign -postCTS -hold
[11/09 21:32:43    404s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:32:43    404s] GigaOpt running with 1 threads.
[11/09 21:32:43    404s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:32:43    404s] #spOpts: mergeVia=F 
[11/09 21:32:43    404s] Core basic site is core
[11/09 21:32:43    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:43    404s] #spOpts: mergeVia=F 
[11/09 21:32:43    404s] #spOpts: mergeVia=F 
[11/09 21:32:44    405s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:32:44    405s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:32:44    405s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:32:44    405s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:32:44    405s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:32:44    405s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:32:44    405s] 	...
[11/09 21:32:44    405s] 	Reporting only the 20 first cells found...
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1409.3M, totSessionCpu=0:06:45 **
[11/09 21:32:44    405s] *** optDesign -postCTS ***
[11/09 21:32:44    405s] DRC Margin: user margin 0.0
[11/09 21:32:44    405s] Hold Target Slack: user slack 0
[11/09 21:32:44    405s] Setup Target Slack: user slack 0;
[11/09 21:32:44    405s] Summary for sequential cells idenfication: 
[11/09 21:32:44    405s] Identified SBFF number: 3
[11/09 21:32:44    405s] Identified MBFF number: 0
[11/09 21:32:44    405s] Not identified SBFF number: 0
[11/09 21:32:44    405s] Not identified MBFF number: 0
[11/09 21:32:44    405s] Number of sequential cells which are not FFs: 1
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] Start to check current routing status for nets...
[11/09 21:32:44    405s] Using hname+ instead name for net compare
[11/09 21:32:44    405s] All nets are already routed correctly.
[11/09 21:32:44    405s] End to check current routing status for nets (mem=1409.3M)
[11/09 21:32:44    405s] ### Creating LA Mngr. totSessionCpu=0:06:45 mem=1476.1M
[11/09 21:32:44    405s] ### Creating LA Mngr, finished. totSessionCpu=0:06:45 mem=1476.1M
[11/09 21:32:44    405s] Compute RC Scale Done ...
[11/09 21:32:44    405s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:32:44    405s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:32:44    405s] *info: ------------------------------------------------------------------
[11/09 21:32:44    405s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:32:44    405s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:32:44    405s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:32:44    405s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:32:44    405s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:32:44    405s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:32:44    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:45 mem=1524.4M
[11/09 21:32:44    405s] #spOpts: mergeVia=F 
[11/09 21:32:44    405s] Core basic site is core
[11/09 21:32:44    405s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:44    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=1524.4M
[11/09 21:32:44    405s] GigaOpt Hold Optimizer is used
[11/09 21:32:44    405s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:45 mem=1524.4M ***
[11/09 21:32:44    405s] Effort level <high> specified for reg2reg path_group
[11/09 21:32:44    405s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:32:44    405s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:32:44    405s] #################################################################################
[11/09 21:32:44    405s] # Design Stage: PreRoute
[11/09 21:32:44    405s] # Design Name: layout_lab_design
[11/09 21:32:44    405s] # Design Mode: 90nm
[11/09 21:32:44    405s] # Analysis Mode: MMMC OCV 
[11/09 21:32:44    405s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:44    405s] # Signoff Settings: SI On 
[11/09 21:32:44    405s] #################################################################################
[11/09 21:32:44    405s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:44    405s] Calculate late delays in OCV mode...
[11/09 21:32:44    405s] Calculate early delays in OCV mode...
[11/09 21:32:44    405s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:32:44    405s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:44    405s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 699. 
[11/09 21:32:44    405s] Total number of fetched objects 701
[11/09 21:32:44    405s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:44    405s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:32:44    405s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:32:44    405s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:32:44    405s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:32:44    405s] Done building hold timer [2289 node(s), 2843 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:32:44    405s]  
_______________________________________________________________________
[11/09 21:32:44    405s] #################################################################################
[11/09 21:32:44    405s] # Design Stage: PreRoute
[11/09 21:32:44    405s] # Design Name: layout_lab_design
[11/09 21:32:44    405s] # Design Mode: 90nm
[11/09 21:32:44    405s] # Analysis Mode: MMMC OCV 
[11/09 21:32:44    405s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:44    405s] # Signoff Settings: SI On 
[11/09 21:32:44    405s] #################################################################################
[11/09 21:32:44    405s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:44    405s] Calculate early delays in OCV mode...
[11/09 21:32:44    405s] Calculate late delays in OCV mode...
[11/09 21:32:44    405s] Topological Sorting (CPU = 0:00:00.0, MEM = 1522.4M, InitMEM = 1522.4M)
[11/09 21:32:44    405s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:44    405s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:44    405s] Total number of fetched objects 701
[11/09 21:32:44    405s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:44    405s] End delay calculation. (MEM=1530.58 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:32:44    405s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1530.6M) ***
[11/09 21:32:44    405s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:45 mem=1530.6M)
[11/09 21:32:44    405s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:45 mem=1530.6M ***
[11/09 21:32:44    405s] *info: category slack lower bound [L 0.0] default
[11/09 21:32:44    405s] *info: category slack lower bound [H 0.0] reg2reg 
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s]          WNS    reg2regWNS
[11/09 21:32:44    405s]     0.520 ns      0.520 ns
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.520  |  0.520  |  1.675  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.646 | -1.373  | -15.646 |
|           TNS (ns):| -1289.1 | -51.326 | -1274.0 |
|    Violating Paths:|   200   |   123   |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.936%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:32:44    405s] Identified SBFF number: 3
[11/09 21:32:44    405s] Identified MBFF number: 0
[11/09 21:32:44    405s] Not identified SBFF number: 0
[11/09 21:32:44    405s] Not identified MBFF number: 0
[11/09 21:32:44    405s] Number of sequential cells which are not FFs: 1
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] Summary for sequential cells idenfication: 
[11/09 21:32:44    405s] Identified SBFF number: 3
[11/09 21:32:44    405s] Identified MBFF number: 0
[11/09 21:32:44    405s] Not identified SBFF number: 0
[11/09 21:32:44    405s] Not identified MBFF number: 0
[11/09 21:32:44    405s] Number of sequential cells which are not FFs: 1
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:32:44    405s] *Info: worst delay setup view: osu05
[11/09 21:32:44    405s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:32:44    405s] =================================================================
[11/09 21:32:44    405s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:32:44    405s] ------------------------------------------------------------------
[11/09 21:32:44    405s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:32:44    405s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:32:44    405s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:32:44    405s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:32:44    405s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:32:44    405s] =================================================================
[11/09 21:32:44    405s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1462.1M, totSessionCpu=0:06:46 **
[11/09 21:32:44    405s] ### Creating LA Mngr. totSessionCpu=0:06:46 mem=1462.1M
[11/09 21:32:44    405s] ### Creating LA Mngr, finished. totSessionCpu=0:06:46 mem=1462.1M
[11/09 21:32:44    405s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:32:44    405s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:32:44    405s] Info: 16 io nets excluded
[11/09 21:32:44    405s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s]    Hold Timing Summary  - Initial 
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s]  Target slack: 0.000 ns
[11/09 21:32:44    405s] View: osu05 
[11/09 21:32:44    405s] 	WNS: -4.241 
[11/09 21:32:44    405s] 	TNS: -262.301 
[11/09 21:32:44    405s] 	VP: 129 
[11/09 21:32:44    405s] 	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s]    Setup Timing Summary  - Initial 
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s]  Target slack: 0.000 ns
[11/09 21:32:44    405s] View: osu05 
[11/09 21:32:44    405s] 	WNS: 0.520 
[11/09 21:32:44    405s] 	TNS: 0.000 
[11/09 21:32:44    405s] 	VP: 0 
[11/09 21:32:44    405s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D 
[11/09 21:32:44    405s] --------------------------------------------------- 
[11/09 21:32:44    405s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:32:44    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:46 mem=1595.7M
[11/09 21:32:44    405s] #spOpts: mergeVia=F 
[11/09 21:32:44    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:46 mem=1595.7M
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:46 mem=1595.7M density=0.936% ***
[11/09 21:32:44    405s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:32:44    405s] 
[11/09 21:32:44    405s] Phase I ......
[11/09 21:32:44    405s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:32:44    405s] *info: Levelized Batch Commit is enabled
[11/09 21:32:44    405s] Executing transform: ECO Safe Resize
[11/09 21:32:44    405s] +-----------------------------------------------------------------------------------------------+
[11/09 21:32:44    405s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:32:44    405s] +-----------------------------------------------------------------------------------------------+
[11/09 21:32:44    405s] Worst hold path end point:
[11/09 21:32:44    405s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:44    405s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:32:44    405s] |   0|  -4.241|  -262.30|     129|          0|       0(     0)|     0.94%|   0:00:00.0|  1595.7M|
[11/09 21:32:44    405s] Worst hold path end point:
[11/09 21:32:44    405s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:44    405s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:32:44    405s] |   1|  -4.241|  -262.30|     129|          0|       0(     0)|     0.94%|   0:00:00.0|  1595.7M|
[11/09 21:32:44    405s] +-----------------------------------------------------------------------------------------------+
[11/09 21:32:44    405s] Executing transform: AddBuffer + LegalResize
[11/09 21:32:44    405s] +-----------------------------------------------------------------------------------------------+
[11/09 21:32:44    405s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:32:44    405s] +-----------------------------------------------------------------------------------------------+
[11/09 21:32:44    405s] Worst hold path end point:
[11/09 21:32:44    405s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:44    405s]     net: I0/LD/CTRL/n94 (nrTerm=2)
[11/09 21:32:44    405s] |   0|  -4.241|  -262.30|     129|          0|       0(     0)|     0.94%|   0:00:00.0|  1595.7M|
[11/09 21:32:45    406s] Worst hold path end point:
[11/09 21:32:45    406s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:32:45    406s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN523_binary_nxt_0 (nrTerm=2)
[11/09 21:32:45    406s] |   1|  -3.571|  -191.91|      95|        129|       0(     0)|     1.13%|   0:00:01.0|  1595.7M|
[11/09 21:32:46    407s] Worst hold path end point:
[11/09 21:32:46    407s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:32:46    407s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN523_binary_nxt_0 (nrTerm=2)
[11/09 21:32:46    407s] |   2|  -2.662|  -146.45|      81|         89|       0(     0)|     1.30%|   0:00:02.0|  1595.7M|
[11/09 21:32:47    408s] Worst hold path end point:
[11/09 21:32:47    408s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:47    408s]     net: I0/LD/CTRL/FE_PHN481_n94 (nrTerm=2)
[11/09 21:32:47    408s] |   3|  -2.072|  -102.40|      80|         41|       0(     0)|     1.37%|   0:00:03.0|  1595.7M|
[11/09 21:32:47    408s] Worst hold path end point:
[11/09 21:32:47    408s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:47    408s]     net: I0/LD/CTRL/FE_PHN481_n94 (nrTerm=2)
[11/09 21:32:47    408s] |   4|  -1.572|   -60.90|      80|         17|       0(     0)|     1.41%|   0:00:03.0|  1595.7M|
[11/09 21:32:48    409s] Worst hold path end point:
[11/09 21:32:48    409s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:48    409s]     net: I0/LD/CTRL/FE_PHN481_n94 (nrTerm=2)
[11/09 21:32:48    409s] |   5|  -1.077|   -23.24|      64|         11|       0(     0)|     1.45%|   0:00:04.0|  1595.7M|
[11/09 21:32:49    409s] Worst hold path end point:
[11/09 21:32:49    409s]   I0/LD/CTRL/curr_state_reg[2]/D
[11/09 21:32:49    409s]     net: I0/LD/CTRL/FE_PHN481_n94 (nrTerm=2)
[11/09 21:32:49    409s] |   6|  -0.577|    -3.04|      21|          9|       0(     0)|     1.47%|   0:00:05.0|  1595.7M|
[11/09 21:32:49    410s] Worst hold path end point:
[11/09 21:32:49    410s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2]/D
[11/09 21:32:49    410s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_nxt[2] (nrTerm=4)
[11/09 21:32:49    410s] |   7|  -0.146|    -0.36|       7|          7|       0(     0)|     1.48%|   0:00:05.0|  1595.7M|
[11/09 21:32:49    410s] Worst hold path end point:
[11/09 21:32:49    410s]   I0/LD/T_SR_1/curr_val_reg[2]/D
[11/09 21:32:49    410s]     net: I0/LD/T_SR_1/n36 (nrTerm=2)
[11/09 21:32:49    410s] |   8|   0.001|     0.00|       0|          3|       0(     0)|     1.48%|   0:00:05.0|  1595.7M|
[11/09 21:32:49    410s] +-----------------------------------------------------------------------------------------------+
[11/09 21:32:49    410s] 
[11/09 21:32:49    410s] *info:    Total 306 cells added for Phase I
[11/09 21:32:49    410s] --------------------------------------------------- 
[11/09 21:32:49    410s]    Hold Timing Summary  - Phase I 
[11/09 21:32:49    410s] --------------------------------------------------- 
[11/09 21:32:49    410s]  Target slack: 0.000 ns
[11/09 21:32:49    410s] View: osu05 
[11/09 21:32:49    410s] 	WNS: 0.001 
[11/09 21:32:49    410s] 	TNS: 0.000 
[11/09 21:32:49    410s] 	VP: 0 
[11/09 21:32:49    410s] 	Worst hold path end point: I0/LD/T_SR_1/curr_val_reg[2]/D 
[11/09 21:32:49    410s] --------------------------------------------------- 
[11/09 21:32:49    410s]    Setup Timing Summary  - Phase I 
[11/09 21:32:49    410s] --------------------------------------------------- 
[11/09 21:32:49    410s]  Target slack: 0.000 ns
[11/09 21:32:49    410s] View: osu05 
[11/09 21:32:49    410s] 	WNS: 0.006 
[11/09 21:32:49    410s] 	TNS: 0.000 
[11/09 21:32:49    410s] 	VP: 0 
[11/09 21:32:49    410s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D 
[11/09 21:32:49    410s] --------------------------------------------------- 
[11/09 21:32:49    410s] 
[11/09 21:32:49    410s] *** Finished Core Fixing (fixHold) cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:06:50 mem=1595.7M density=1.479% ***
[11/09 21:32:49    410s] *info:
[11/09 21:32:49    410s] *info: Added a total of 306 cells to fix/reduce hold violation
[11/09 21:32:49    410s] *info:          in which 203 termBuffering
[11/09 21:32:49    410s] *info:
[11/09 21:32:49    410s] *info: Summary: 
[11/09 21:32:49    410s] *info:           86 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:32:49    410s] *info:           68 cells of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:32:49    410s] *info:           57 cells of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:32:49    410s] *info:           15 cells of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:32:49    410s] *info:           80 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:32:49    410s] *info:
[11/09 21:32:49    410s] *** Starting refinePlace (0:06:50 mem=1611.7M) ***
[11/09 21:32:49    410s] Total net bbox length = 1.563e+05 (8.189e+04 7.440e+04) (ext = 3.239e+04)
[11/09 21:32:49    410s] Starting refinePlace ...
[11/09 21:32:49    410s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:49    410s] default core: bins with density >  0.75 =    0 % ( 0 / 400 )
[11/09 21:32:49    410s] Density distribution unevenness ratio = 92.983%
[11/09 21:32:49    410s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:32:49    410s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1611.7MB) @(0:06:50 - 0:06:50).
[11/09 21:32:49    410s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:49    410s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:32:49    410s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:49    410s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1611.7MB) @(0:06:50 - 0:06:50).
[11/09 21:32:49    410s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:32:49    410s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1611.7MB
[11/09 21:32:49    410s] Statistics of distance of Instance movement in refine placement:
[11/09 21:32:49    410s]   maximum (X+Y) =         0.00 um
[11/09 21:32:49    410s]   mean    (X+Y) =         0.00 um
[11/09 21:32:49    410s] Summary Report:
[11/09 21:32:49    410s] Instances move: 0 (out of 979 movable)
[11/09 21:32:49    410s] Instances flipped: 0
[11/09 21:32:49    410s] Mean displacement: 0.00 um
[11/09 21:32:49    410s] Max displacement: 0.00 um 
[11/09 21:32:49    410s] Total instances moved : 0
[11/09 21:32:49    410s] Total net bbox length = 1.563e+05 (8.189e+04 7.440e+04) (ext = 3.239e+04)
[11/09 21:32:49    410s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1611.7MB
[11/09 21:32:49    410s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1611.7MB) @(0:06:50 - 0:06:50).
[11/09 21:32:49    410s] *** Finished refinePlace (0:06:50 mem=1611.7M) ***
[11/09 21:32:49    410s] *** maximum move = 0.00 um ***
[11/09 21:32:49    410s] *** Finished re-routing un-routed nets (1611.7M) ***
[11/09 21:32:49    410s] 
[11/09 21:32:49    410s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1611.7M) ***
[11/09 21:32:49    410s] *** Finish Post CTS Hold Fixing (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:06:50 mem=1611.7M density=1.479%) ***
[11/09 21:32:49    410s] *** Steiner Routed Nets: 50.447%; Threshold: 100; Threshold for Hold: 100
[11/09 21:32:49    410s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1478.1M
[11/09 21:32:49    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1478.1M
[11/09 21:32:49    410s] Re-routed 0 nets
[11/09 21:32:49    410s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:32:49    410s] Summary for sequential cells idenfication: 
[11/09 21:32:49    410s] Identified SBFF number: 3
[11/09 21:32:49    410s] Identified MBFF number: 0
[11/09 21:32:49    410s] Not identified SBFF number: 0
[11/09 21:32:49    410s] Not identified MBFF number: 0
[11/09 21:32:49    410s] Number of sequential cells which are not FFs: 1
[11/09 21:32:49    410s] 
[11/09 21:32:49    410s] Summary for sequential cells idenfication: 
[11/09 21:32:49    410s] Identified SBFF number: 3
[11/09 21:32:49    410s] Identified MBFF number: 0
[11/09 21:32:49    410s] Not identified SBFF number: 0
[11/09 21:32:49    410s] Not identified MBFF number: 0
[11/09 21:32:49    410s] Number of sequential cells which are not FFs: 1
[11/09 21:32:49    410s] 
[11/09 21:32:49    410s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:32:49    410s] GigaOpt: Skipping postEco optimization
[11/09 21:32:49    410s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/09 21:32:49    410s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:32:49    410s] *** Steiner Routed Nets: 50.447%; Threshold: 100; Threshold for Hold: 100
[11/09 21:32:49    410s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1478.1M
[11/09 21:32:49    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1478.1M
[11/09 21:32:49    410s] Re-routed 0 nets
[11/09 21:32:49    410s] Reported timing to dir ./timingReports
[11/09 21:32:49    410s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1472.1M, totSessionCpu=0:06:50 **
[11/09 21:32:49    410s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:32:49    410s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:32:49    410s] #################################################################################
[11/09 21:32:49    410s] # Design Stage: PreRoute
[11/09 21:32:49    410s] # Design Name: layout_lab_design
[11/09 21:32:49    410s] # Design Mode: 90nm
[11/09 21:32:49    410s] # Analysis Mode: MMMC OCV 
[11/09 21:32:49    410s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:49    410s] # Signoff Settings: SI On 
[11/09 21:32:49    410s] #################################################################################
[11/09 21:32:49    410s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:49    410s] Calculate late delays in OCV mode...
[11/09 21:32:49    410s] Calculate early delays in OCV mode...
[11/09 21:32:49    410s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:32:49    410s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:49    410s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1005. 
[11/09 21:32:49    410s] Total number of fetched objects 1007
[11/09 21:32:49    410s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:49    410s] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:32:49    410s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:32:49    410s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
[11/09 21:32:50    410s]  
_______________________________________________________________________
[11/09 21:32:50    410s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.430  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.646 |  0.010  | -15.646 |
|           TNS (ns):| -1026.8 |  0.000  | -1026.8 |
|    Violating Paths:|   71    |    0    |   71    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.479%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1476.1M
[11/09 21:32:50    410s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1472.1M, totSessionCpu=0:06:50 **
[11/09 21:32:50    410s] *** Finished optDesign ***
[11/09 21:32:50    410s] 
[11/09 21:32:50    410s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:05.4 real=0:00:06.8)
[11/09 21:32:50    410s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:32:50    410s] <CMD> optDesign -postCTS -drv
[11/09 21:32:50    410s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:32:50    410s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:32:50    410s] Core basic site is core
[11/09 21:32:50    410s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:50    410s] #spOpts: mergeVia=F 
[11/09 21:32:50    410s] GigaOpt running with 1 threads.
[11/09 21:32:50    410s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:32:50    410s] #spOpts: mergeVia=F 
[11/09 21:32:50    410s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:32:50    410s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:32:50    410s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:32:50    410s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:32:50    410s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:32:50    410s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:32:50    410s] 	...
[11/09 21:32:50    410s] 	Reporting only the 20 first cells found...
[11/09 21:32:50    410s] 
[11/09 21:32:50    410s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1428.9M, totSessionCpu=0:06:51 **
[11/09 21:32:50    410s] *** optDesign -postCTS ***
[11/09 21:32:50    410s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:32:50    410s] Hold Target Slack: user slack 0
[11/09 21:32:50    410s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:32:50    410s] Multi-VT timing optimization disabled based on library information.
[11/09 21:32:50    410s] Summary for sequential cells idenfication: 
[11/09 21:32:50    410s] Identified SBFF number: 3
[11/09 21:32:50    410s] Identified MBFF number: 0
[11/09 21:32:50    410s] Not identified SBFF number: 0
[11/09 21:32:50    410s] Not identified MBFF number: 0
[11/09 21:32:50    410s] Number of sequential cells which are not FFs: 1
[11/09 21:32:50    410s] 
[11/09 21:32:50    410s] Start to check current routing status for nets...
[11/09 21:32:50    410s] Using hname+ instead name for net compare
[11/09 21:32:50    410s] All nets are already routed correctly.
[11/09 21:32:50    410s] End to check current routing status for nets (mem=1428.9M)
[11/09 21:32:50    410s] #################################################################################
[11/09 21:32:50    410s] # Design Stage: PreRoute
[11/09 21:32:50    410s] # Design Name: layout_lab_design
[11/09 21:32:50    410s] # Design Mode: 90nm
[11/09 21:32:50    410s] # Analysis Mode: MMMC OCV 
[11/09 21:32:50    410s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:32:50    410s] # Signoff Settings: SI Off 
[11/09 21:32:50    410s] #################################################################################
[11/09 21:32:50    410s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:32:50    410s] Calculate early delays in OCV mode...
[11/09 21:32:50    410s] Calculate late delays in OCV mode...
[11/09 21:32:50    410s] Topological Sorting (CPU = 0:00:00.0, MEM = 1426.9M, InitMEM = 1426.9M)
[11/09 21:32:51    411s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:32:51    411s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:32:51    411s] Total number of fetched objects 1007
[11/09 21:32:51    411s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:51    411s] End delay calculation. (MEM=1476.34 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:32:51    411s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1476.3M) ***
[11/09 21:32:51    411s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:06:51 mem=1476.3M)
[11/09 21:32:51    411s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.006  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.479%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1411.1M, totSessionCpu=0:06:51 **
[11/09 21:32:51    411s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:32:51    411s] ### Creating PhyDesignMc. totSessionCpu=0:06:51 mem=1411.1M
[11/09 21:32:51    411s] #spOpts: mergeVia=F 
[11/09 21:32:51    411s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:51 mem=1411.1M
[11/09 21:32:51    411s] *** Starting optimizing excluded clock nets MEM= 1411.1M) ***
[11/09 21:32:51    411s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1411.1M) ***
[11/09 21:32:51    411s] *** Starting optimizing excluded clock nets MEM= 1411.1M) ***
[11/09 21:32:51    411s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1411.1M) ***
[11/09 21:32:51    411s] Effort level <high> specified for reg2reg path_group
[11/09 21:32:51    411s] Reported timing to dir ./timingReports
[11/09 21:32:51    411s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1427.1M, totSessionCpu=0:06:51 **
[11/09 21:32:51    411s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.431  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.479%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1425.1M, totSessionCpu=0:06:51 **
[11/09 21:32:51    411s] *** Finished optDesign ***
[11/09 21:32:51    411s] 
[11/09 21:32:51    411s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.8 real=0:00:01.1)
[11/09 21:32:51    411s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:32:52    411s] <CMD> all_hold_analysis_views
[11/09 21:32:52    411s] <CMD> all_setup_analysis_views
[11/09 21:32:52    411s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:32:52    411s] Checking spec file integrity...
[11/09 21:32:52    411s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:32:52    411s] a) clock tree synthesis is not yet run, or
[11/09 21:32:52    411s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:32:52    411s] c) clock specification file mis-spelled clock name
[11/09 21:32:52    411s] 
[11/09 21:32:52    411s] Please correct above error(s) before running CTS.
[11/09 21:32:52    411s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1402.9M) ***
[11/09 21:32:52    411s] <CMD> addFiller -cell FILL
[11/09 21:32:52    411s] Core basic site is core
[11/09 21:32:52    411s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:32:52    411s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:32:56    415s] *INFO: Adding fillers to top-module.
[11/09 21:32:56    415s] *INFO:   Added 471453 filler insts (cell FILL / prefix FILLER).
[11/09 21:32:56    415s] *INFO: Total 471453 filler insts added - prefix FILLER (CPU: 0:00:04.4).
[11/09 21:32:56    415s] For 471453 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
[11/09 21:32:56    415s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:32:56    415s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:32:56    415s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:32:56    415s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:32:56    415s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:32:56    415s] <CMD> sroute
[11/09 21:32:56    415s] #- Begin sroute (date=11/09 21:32:56, mem=1480.9M)
[11/09 21:32:58    417s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:32:58 2019 ***
[11/09 21:32:58    417s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:32:58    417s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:32:58    417s] 
[11/09 21:32:58    417s] Begin option processing ...
[11/09 21:32:58    417s] srouteConnectPowerBump set to false
[11/09 21:32:58    417s] routeSpecial set to true
[11/09 21:32:58    417s] srouteConnectConverterPin set to false
[11/09 21:32:58    417s] srouteFollowCorePinEnd set to 3
[11/09 21:32:58    417s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:32:58    417s] sroutePadPinAllPorts set to true
[11/09 21:32:58    417s] sroutePreserveExistingRoutes set to true
[11/09 21:32:58    417s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:32:58    417s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[11/09 21:32:58    417s] 
[11/09 21:32:58    417s] Reading DB technology information...
[11/09 21:32:58    417s] Finished reading DB technology information.
[11/09 21:32:58    417s] Reading floorplan and netlist information...
[11/09 21:32:59    419s] Finished reading floorplan and netlist information.
[11/09 21:33:00    419s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:33:00    419s] Read in 38 macros, 27 used
[11/09 21:33:00    419s] Read in 472456 components
[11/09 21:33:00    419s]   472432 core components: 0 unplaced, 472432 placed, 0 fixed
[11/09 21:33:00    419s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:33:00    419s] Read in 16 logical pins
[11/09 21:33:00    419s] Read in 16 nets
[11/09 21:33:00    419s] Read in 2 special nets, 2 routed
[11/09 21:33:00    419s] Read in 944872 terminals
[11/09 21:33:00    419s] Begin power routing ...
[11/09 21:33:00    419s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:33:00    419s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:33:00    420s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:33:28    448s] CPU time for FollowPin 28 seconds
[11/09 21:33:29    448s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:33:58    477s] CPU time for FollowPin 28 seconds
[11/09 21:33:58    478s]   Number of IO ports routed: 0
[11/09 21:33:58    478s]   Number of Block ports routed: 0
[11/09 21:33:58    478s]   Number of Stripe ports routed: 0
[11/09 21:33:58    478s]   Number of Core ports routed: 0
[11/09 21:33:58    478s]   Number of Pad ports routed: 0
[11/09 21:33:58    478s]   Number of Power Bump ports routed: 0
[11/09 21:33:58    478s] End power routing: cpu: 0:00:59, real: 0:00:58, peak: 2573.00 megs.
[11/09 21:33:58    478s] 
[11/09 21:33:58    478s] 
[11/09 21:33:58    478s] 
[11/09 21:33:58    478s]  Begin updating DB with routing results ...
[11/09 21:33:58    478s]  Updating DB with 17 via definition ...
[11/09 21:33:59    478s] sroute created 0 wire.
[11/09 21:33:59    478s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:33:59    478s] #- End sroute (date=11/09 21:33:59, total cpu=0:01:02, real=0:01:03, peak res=1692.0M, current mem=1692.0M)
[11/09 21:33:59    478s] <CMD> globalDetailRoute
[11/09 21:33:59    478s] 
[11/09 21:33:59    478s] globalDetailRoute
[11/09 21:33:59    478s] 
[11/09 21:33:59    478s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:33:59    478s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:33:59    478s] #Start globalDetailRoute on Sat Nov  9 21:33:59 2019
[11/09 21:33:59    478s] #
[11/09 21:33:59    479s] ### Net info: total nets: 1016
[11/09 21:33:59    479s] ### Net info: dirty nets: 492
[11/09 21:33:59    479s] ### Net info: marked as disconnected nets: 0
[11/09 21:33:59    479s] ### Net info: fully routed nets: 0
[11/09 21:33:59    479s] ### Net info: trivial (single pin) nets: 0
[11/09 21:33:59    479s] ### Net info: unrouted nets: 1016
[11/09 21:33:59    479s] ### Net info: re-extraction nets: 0
[11/09 21:33:59    479s] ### Net info: ignored nets: 0
[11/09 21:33:59    479s] ### Net info: skip routing nets: 0
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:00    479s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:34:00    479s] #Start routing data preparation.
[11/09 21:34:00    479s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:34:00    479s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:34:00    479s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:34:00    479s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:34:00    479s] #Voltage range [0.000 - 5.000] has 1014 nets.
[11/09 21:34:00    479s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:34:00    479s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:34:00    479s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:34:01    480s] #Regenerating Ggrids automatically.
[11/09 21:34:01    480s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:34:01    480s] #Using automatically generated G-grids.
[11/09 21:34:01    480s] #Done routing data preparation.
[11/09 21:34:01    480s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1317.47 (MB), peak = 1409.97 (MB)
[11/09 21:34:01    480s] #Merging special wires...
[11/09 21:34:01    480s] #
[11/09 21:34:01    480s] #Connectivity extraction summary:
[11/09 21:34:01    480s] #992 (97.64%) nets are without wires.
[11/09 21:34:01    480s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:34:01    480s] #Total number of nets = 1016.
[11/09 21:34:01    480s] #
[11/09 21:34:01    480s] #Number of eco nets is 0
[11/09 21:34:01    480s] #
[11/09 21:34:01    480s] #Start data preparation...
[11/09 21:34:01    480s] #
[11/09 21:34:01    480s] #Data preparation is done on Sat Nov  9 21:34:01 2019
[11/09 21:34:01    480s] #
[11/09 21:34:01    480s] #Analyzing routing resource...
[11/09 21:34:01    481s] #Routing resource analysis is done on Sat Nov  9 21:34:01 2019
[11/09 21:34:01    481s] #
[11/09 21:34:01    481s] #  Resource Analysis:
[11/09 21:34:01    481s] #
[11/09 21:34:01    481s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:34:01    481s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:34:01    481s] #  --------------------------------------------------------------
[11/09 21:34:01    481s] #  Metal 1        H        2140          44       18632     3.24%
[11/09 21:34:01    481s] #  Metal 2        V        2696          50       18632     1.45%
[11/09 21:34:01    481s] #  Metal 3        H        2151          33       18632     1.64%
[11/09 21:34:01    481s] #  --------------------------------------------------------------
[11/09 21:34:01    481s] #  Total                   6988       1.76%       55896     2.11%
[11/09 21:34:01    481s] #
[11/09 21:34:01    481s] #
[11/09 21:34:01    481s] #
[11/09 21:34:01    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.85 (MB), peak = 1409.97 (MB)
[11/09 21:34:01    481s] #
[11/09 21:34:01    481s] #start global routing iteration 1...
[11/09 21:34:02    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.54 (MB), peak = 1409.97 (MB)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #start global routing iteration 2...
[11/09 21:34:02    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.16 (MB), peak = 1409.97 (MB)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #start global routing iteration 3...
[11/09 21:34:02    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.38 (MB), peak = 1409.97 (MB)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #start global routing iteration 4...
[11/09 21:34:02    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.41 (MB), peak = 1409.97 (MB)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:34:02    481s] #Total number of routable nets = 992.
[11/09 21:34:02    481s] #Total number of nets in the design = 1016.
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #992 routable nets have only global wires.
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #Routed nets constraints summary:
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #        Rules   Unconstrained  
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #      Default             992  
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #        Total             992  
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #Routing constraints summary of the whole design:
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #        Rules   Unconstrained  
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #      Default             992  
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #        Total             992  
[11/09 21:34:02    481s] #-----------------------------
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #                 OverCon       OverCon       OverCon          
[11/09 21:34:02    481s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:34:02    481s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[11/09 21:34:02    481s] #  ------------------------------------------------------------
[11/09 21:34:02    481s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:34:02    481s] #   Metal 2      6(0.03%)      4(0.02%)      1(0.01%)   (0.06%)
[11/09 21:34:02    481s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:34:02    481s] #  ------------------------------------------------------------
[11/09 21:34:02    481s] #     Total      6(0.01%)      4(0.01%)      1(0.00%)   (0.02%)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[11/09 21:34:02    481s] #  Overflow after GR: 0.00% H + 0.06% V
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #Complete Global Routing.
[11/09 21:34:02    481s] #Total wire length = 181344 um.
[11/09 21:34:02    481s] #Total half perimeter of net bounding box = 160092 um.
[11/09 21:34:02    481s] #Total wire length on LAYER metal1 = 9264 um.
[11/09 21:34:02    481s] #Total wire length on LAYER metal2 = 87888 um.
[11/09 21:34:02    481s] #Total wire length on LAYER metal3 = 84192 um.
[11/09 21:34:02    481s] #Total number of vias = 4332
[11/09 21:34:02    481s] #Up-Via Summary (total 4332):
[11/09 21:34:02    481s] #           
[11/09 21:34:02    481s] #-----------------------
[11/09 21:34:02    481s] #  Metal 1         2746
[11/09 21:34:02    481s] #  Metal 2         1586
[11/09 21:34:02    481s] #-----------------------
[11/09 21:34:02    481s] #                  4332 
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #Max overcon = 6 tracks.
[11/09 21:34:02    481s] #Total overcon = 0.02%.
[11/09 21:34:02    481s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:34:02    481s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.57 (MB), peak = 1409.97 (MB)
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #Connectivity extraction summary:
[11/09 21:34:02    481s] #Total number of nets = 0.
[11/09 21:34:02    481s] #
[11/09 21:34:02    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.45 (MB), peak = 1409.97 (MB)
[11/09 21:34:02    481s] #Start Track Assignment.
[11/09 21:34:03    482s] #Done with 1120 horizontal wires in 2 hboxes and 1079 vertical wires in 2 hboxes.
[11/09 21:34:03    482s] #Done with 302 horizontal wires in 2 hboxes and 272 vertical wires in 2 hboxes.
[11/09 21:34:03    483s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[11/09 21:34:03    483s] #
[11/09 21:34:03    483s] #Track assignment summary:
[11/09 21:34:03    483s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:34:03    483s] #----------------------------------------------------
[11/09 21:34:03    483s] #M1 	   9397.50 	146.94%  	  0.00%
[11/09 21:34:03    483s] #M2 	  85548.00 	  0.17%  	  0.00%
[11/09 21:34:03    483s] #M3 	  81183.90 	  0.18%  	  0.00%
[11/09 21:34:03    483s] #----------------------------------------------------
[11/09 21:34:03    483s] #All 	 176129.41  	  8.01% 	  0.00%
[11/09 21:34:03    483s] #Complete Track Assignment.
[11/09 21:34:03    483s] #Total wire length = 191669 um.
[11/09 21:34:03    483s] #Total half perimeter of net bounding box = 160092 um.
[11/09 21:34:03    483s] #Total wire length on LAYER metal1 = 19329 um.
[11/09 21:34:03    483s] #Total wire length on LAYER metal2 = 86279 um.
[11/09 21:34:03    483s] #Total wire length on LAYER metal3 = 86062 um.
[11/09 21:34:03    483s] #Total number of vias = 4332
[11/09 21:34:03    483s] #Up-Via Summary (total 4332):
[11/09 21:34:03    483s] #           
[11/09 21:34:03    483s] #-----------------------
[11/09 21:34:03    483s] #  Metal 1         2746
[11/09 21:34:03    483s] #  Metal 2         1586
[11/09 21:34:03    483s] #-----------------------
[11/09 21:34:03    483s] #                  4332 
[11/09 21:34:03    483s] #
[11/09 21:34:03    483s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1380.60 (MB), peak = 1409.97 (MB)
[11/09 21:34:03    483s] #
[11/09 21:34:03    483s] #Cpu time = 00:00:03
[11/09 21:34:03    483s] #Elapsed time = 00:00:03
[11/09 21:34:03    483s] #Increased memory = 75.04 (MB)
[11/09 21:34:03    483s] #Total memory = 1380.60 (MB)
[11/09 21:34:03    483s] #Peak memory = 1409.97 (MB)
[11/09 21:34:03    483s] #
[11/09 21:34:03    483s] #Connectivity extraction summary:
[11/09 21:34:03    483s] #Total number of nets = 0.
[11/09 21:34:03    483s] #
[11/09 21:34:04    483s] #
[11/09 21:34:04    483s] #Start Detail Routing..
[11/09 21:34:04    483s] #start initial detail routing ...
[11/09 21:34:06    486s] #    number of violations = 0
[11/09 21:34:06    486s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1335.00 (MB), peak = 1409.97 (MB)
[11/09 21:34:06    486s] #start 1st optimization iteration ...
[11/09 21:34:06    486s] #    number of violations = 0
[11/09 21:34:06    486s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.00 (MB), peak = 1409.97 (MB)
[11/09 21:34:06    486s] #Complete Detail Routing.
[11/09 21:34:06    486s] #Total wire length = 185948 um.
[11/09 21:34:06    486s] #Total half perimeter of net bounding box = 160092 um.
[11/09 21:34:06    486s] #Total wire length on LAYER metal1 = 21980 um.
[11/09 21:34:06    486s] #Total wire length on LAYER metal2 = 90436 um.
[11/09 21:34:06    486s] #Total wire length on LAYER metal3 = 73532 um.
[11/09 21:34:06    486s] #Total number of vias = 5121
[11/09 21:34:06    486s] #Up-Via Summary (total 5121):
[11/09 21:34:06    486s] #           
[11/09 21:34:06    486s] #-----------------------
[11/09 21:34:06    486s] #  Metal 1         2948
[11/09 21:34:06    486s] #  Metal 2         2173
[11/09 21:34:06    486s] #-----------------------
[11/09 21:34:06    486s] #                  5121 
[11/09 21:34:06    486s] #
[11/09 21:34:06    486s] #Total number of DRC violations = 0
[11/09 21:34:06    486s] #Cpu time = 00:00:03
[11/09 21:34:06    486s] #Elapsed time = 00:00:03
[11/09 21:34:06    486s] #Increased memory = -69.02 (MB)
[11/09 21:34:06    486s] #Total memory = 1311.58 (MB)
[11/09 21:34:06    486s] #Peak memory = 1409.97 (MB)
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #Connectivity extraction summary:
[11/09 21:34:07    486s] #Total number of nets = 0.
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #Start Detail Routing..
[11/09 21:34:07    486s] #start initial detail routing ...
[11/09 21:34:07    486s] #    number of violations = 0
[11/09 21:34:07    486s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.36 (MB), peak = 1409.97 (MB)
[11/09 21:34:07    486s] #start 1st optimization iteration ...
[11/09 21:34:07    486s] #    number of violations = 0
[11/09 21:34:07    486s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.36 (MB), peak = 1409.97 (MB)
[11/09 21:34:07    486s] #Complete Detail Routing.
[11/09 21:34:07    486s] #Total wire length = 185948 um.
[11/09 21:34:07    486s] #Total half perimeter of net bounding box = 160092 um.
[11/09 21:34:07    486s] #Total wire length on LAYER metal1 = 21980 um.
[11/09 21:34:07    486s] #Total wire length on LAYER metal2 = 90436 um.
[11/09 21:34:07    486s] #Total wire length on LAYER metal3 = 73532 um.
[11/09 21:34:07    486s] #Total number of vias = 5121
[11/09 21:34:07    486s] #Up-Via Summary (total 5121):
[11/09 21:34:07    486s] #           
[11/09 21:34:07    486s] #-----------------------
[11/09 21:34:07    486s] #  Metal 1         2948
[11/09 21:34:07    486s] #  Metal 2         2173
[11/09 21:34:07    486s] #-----------------------
[11/09 21:34:07    486s] #                  5121 
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #Total number of DRC violations = 0
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #start routing for process antenna violation fix ...
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #Connectivity extraction summary:
[11/09 21:34:07    486s] #Total number of nets = 0.
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.58 (MB), peak = 1409.97 (MB)
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #Total wire length = 185948 um.
[11/09 21:34:07    486s] #Total half perimeter of net bounding box = 160092 um.
[11/09 21:34:07    486s] #Total wire length on LAYER metal1 = 21980 um.
[11/09 21:34:07    486s] #Total wire length on LAYER metal2 = 90436 um.
[11/09 21:34:07    486s] #Total wire length on LAYER metal3 = 73532 um.
[11/09 21:34:07    486s] #Total number of vias = 5121
[11/09 21:34:07    486s] #Up-Via Summary (total 5121):
[11/09 21:34:07    486s] #           
[11/09 21:34:07    486s] #-----------------------
[11/09 21:34:07    486s] #  Metal 1         2948
[11/09 21:34:07    486s] #  Metal 2         2173
[11/09 21:34:07    486s] #-----------------------
[11/09 21:34:07    486s] #                  5121 
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #Total number of DRC violations = 0
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #detailRoute Statistics:
[11/09 21:34:07    486s] #Cpu time = 00:00:04
[11/09 21:34:07    486s] #Elapsed time = 00:00:04
[11/09 21:34:07    486s] #Increased memory = -68.59 (MB)
[11/09 21:34:07    486s] #Total memory = 1312.00 (MB)
[11/09 21:34:07    486s] #Peak memory = 1409.97 (MB)
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] #globalDetailRoute statistics:
[11/09 21:34:07    486s] #Cpu time = 00:00:08
[11/09 21:34:07    486s] #Elapsed time = 00:00:08
[11/09 21:34:07    486s] #Increased memory = -215.12 (MB)
[11/09 21:34:07    486s] #Total memory = 1194.84 (MB)
[11/09 21:34:07    486s] #Peak memory = 1409.97 (MB)
[11/09 21:34:07    486s] #Number of warnings = 17
[11/09 21:34:07    486s] #Total number of warnings = 454
[11/09 21:34:07    486s] #Number of fails = 0
[11/09 21:34:07    486s] #Total number of fails = 0
[11/09 21:34:07    486s] #Complete globalDetailRoute on Sat Nov  9 21:34:07 2019
[11/09 21:34:07    486s] #
[11/09 21:34:07    486s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:34:07    486s] <CMD> extractRC
[11/09 21:34:07    486s] Extraction called for design 'layout_lab_design' of instances=472456 and nets=1016 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:34:07    486s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:34:07    486s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:34:07    486s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:34:07    486s] RC Extraction called in multi-corner(1) mode.
[11/09 21:34:07    486s] Process corner(s) are loaded.
[11/09 21:34:07    486s]  Corner: osu05
[11/09 21:34:07    486s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:34:07    486s] Assumed metal fill uses the following parameters:
[11/09 21:34:07    486s]               Active Spacing      Min. Width
[11/09 21:34:07    486s]                 [microns]         [microns]
[11/09 21:34:07    486s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:34:07    486s]   Layer M1        0.600             0.400 
[11/09 21:34:07    486s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:34:07    486s]   Layer M2        0.600             0.400 
[11/09 21:34:07    486s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:34:07    486s]   Layer M3        0.600             0.400 
[11/09 21:34:07    486s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:34:07    486s]       RC Corner Indexes            0   
[11/09 21:34:07    486s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:34:07    486s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:34:07    486s] Resistance Scaling Factor    : 1.00000 
[11/09 21:34:07    486s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:34:07    486s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:34:07    486s] Shrink Factor                : 1.00000
[11/09 21:34:07    486s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:34:07    487s] Initializing multi-corner capacitance tables ... 
[11/09 21:34:07    487s] Initializing multi-corner resistance tables ...
[11/09 21:34:07    487s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1549.5M)
[11/09 21:34:07    487s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:34:07    487s] Extracted 10.0307% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 20.0272% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 30.0238% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 40.0204% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 50.0341% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 60.0307% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 70.0272% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 80.0238% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 90.0204% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1625.5M)
[11/09 21:34:07    487s] Number of Extracted Resistors     : 11320
[11/09 21:34:07    487s] Number of Extracted Ground Cap.   : 12295
[11/09 21:34:07    487s] Number of Extracted Coupling Cap. : 12796
[11/09 21:34:07    487s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:07    487s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:34:07    487s]  Corner: osu05
[11/09 21:34:07    487s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1593.5M)
[11/09 21:34:07    487s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:34:07    487s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1007 times net's RC data read were performed.
[11/09 21:34:07    487s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1591.520M)
[11/09 21:34:07    487s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:07    487s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1591.520M)
[11/09 21:34:07    487s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1591.520M)
[11/09 21:34:07    487s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:34:07    487s] <CMD> setOptMode -yieldEffort none
[11/09 21:34:07    487s] <CMD> setOptMode -effort high
[11/09 21:34:07    487s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:34:07    487s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:34:07    487s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:34:07    487s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:34:07    487s] <CMD> setOptMode -usefulSkew false
[11/09 21:34:07    487s] <CMD> optDesign -postRoute -incr
[11/09 21:34:07    487s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:34:07    487s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:34:07    487s] #spOpts: mergeVia=F 
[11/09 21:34:08    487s] Core basic site is core
[11/09 21:34:08    487s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:34:08    487s] Summary for sequential cells idenfication: 
[11/09 21:34:08    487s] Identified SBFF number: 3
[11/09 21:34:08    487s] Identified MBFF number: 0
[11/09 21:34:08    487s] Not identified SBFF number: 0
[11/09 21:34:08    487s] Not identified MBFF number: 0
[11/09 21:34:08    487s] Number of sequential cells which are not FFs: 1
[11/09 21:34:08    487s] 
[11/09 21:34:08    487s] #spOpts: mergeVia=F 
[11/09 21:34:08    487s] GigaOpt running with 1 threads.
[11/09 21:34:08    487s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:34:08    487s] #spOpts: mergeVia=F 
[11/09 21:34:08    487s] Initializing multi-corner capacitance tables ... 
[11/09 21:34:08    487s] Initializing multi-corner resistance tables ...
[11/09 21:34:08    488s] Effort level <high> specified for reg2reg path_group
[11/09 21:34:08    488s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:34:08    488s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:34:08    488s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:34:08    488s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:34:08    488s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:34:08    488s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:34:08    488s] 	...
[11/09 21:34:08    488s] 	Reporting only the 20 first cells found...
[11/09 21:34:08    488s] 
[11/09 21:34:08    488s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1579.2M, totSessionCpu=0:08:08 **
[11/09 21:34:08    488s] **INFO: DRVs not fixed with -incr option
[11/09 21:34:08    488s] #Created 41 library cell signatures
[11/09 21:34:08    488s] #Created 1016 NETS and 0 SPECIALNETS signatures
[11/09 21:34:08    488s] #Created 472456 instance signatures
[11/09 21:34:08    488s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.90 (MB), peak = 1409.97 (MB)
[11/09 21:34:09    489s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1195.92 (MB), peak = 1409.97 (MB)
[11/09 21:34:09    489s] Begin checking placement ... (start mem=1583.0M, init mem=1583.0M)
[11/09 21:34:10    490s] *info: Placed = 472432        
[11/09 21:34:10    490s] *info: Unplaced = 0           
[11/09 21:34:10    490s] Placement Density:100.00%(34454160/34454160)
[11/09 21:34:10    490s] Placement Density (including fixed std cells):100.00%(34454160/34454160)
[11/09 21:34:10    490s] Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.7; mem=1583.0M)
[11/09 21:34:10    490s]  Initial DC engine is -> aae
[11/09 21:34:10    490s]  
[11/09 21:34:10    490s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:34:10    490s]  
[11/09 21:34:10    490s]  
[11/09 21:34:10    490s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:34:10    490s]  
[11/09 21:34:10    490s] Reset EOS DB
[11/09 21:34:10    490s] Ignoring AAE DB Resetting ...
[11/09 21:34:10    490s]  Set Options for AAE Based Opt flow 
[11/09 21:34:10    490s] *** optDesign -postRoute ***
[11/09 21:34:10    490s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:34:10    490s] Setup Target Slack: user slack 0
[11/09 21:34:10    490s] Hold Target Slack: user slack 0
[11/09 21:34:10    490s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:34:10    490s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:10    490s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1583.0M)
[11/09 21:34:10    490s] Multi-VT timing optimization disabled based on library information.
[11/09 21:34:10    490s] Summary for sequential cells idenfication: 
[11/09 21:34:10    490s] Identified SBFF number: 3
[11/09 21:34:10    490s] Identified MBFF number: 0
[11/09 21:34:10    490s] Not identified SBFF number: 0
[11/09 21:34:10    490s] Not identified MBFF number: 0
[11/09 21:34:10    490s] Number of sequential cells which are not FFs: 1
[11/09 21:34:10    490s] 
[11/09 21:34:10    490s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:34:10    490s] Extraction called for design 'layout_lab_design' of instances=472456 and nets=1016 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:34:10    490s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:34:10    490s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:34:10    490s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:34:10    490s] RC Extraction called in multi-corner(1) mode.
[11/09 21:34:10    490s] Process corner(s) are loaded.
[11/09 21:34:10    490s]  Corner: osu05
[11/09 21:34:10    490s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:34:10    490s] Assumed metal fill uses the following parameters:
[11/09 21:34:10    490s]               Active Spacing      Min. Width
[11/09 21:34:10    490s]                 [microns]         [microns]
[11/09 21:34:10    490s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:34:10    490s]   Layer M1        0.600             0.400 
[11/09 21:34:10    490s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:34:10    490s]   Layer M2        0.600             0.400 
[11/09 21:34:10    490s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:34:10    490s]   Layer M3        0.600             0.400 
[11/09 21:34:10    490s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:34:10    490s]       RC Corner Indexes            0   
[11/09 21:34:10    490s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:34:10    490s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:34:10    490s] Resistance Scaling Factor    : 1.00000 
[11/09 21:34:10    490s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:34:10    490s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:34:10    490s] Shrink Factor                : 1.00000
[11/09 21:34:10    490s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:34:10    490s] Initializing multi-corner capacitance tables ... 
[11/09 21:34:10    490s] Initializing multi-corner resistance tables ...
[11/09 21:34:10    490s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1571.1M)
[11/09 21:34:10    490s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:34:10    490s] Extracted 10.0307% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 20.0272% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 30.0238% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 40.0204% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 50.0341% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 60.0307% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 70.0272% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 80.0238% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 90.0204% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1627.2M)
[11/09 21:34:10    490s] Number of Extracted Resistors     : 11320
[11/09 21:34:10    490s] Number of Extracted Ground Cap.   : 12295
[11/09 21:34:10    490s] Number of Extracted Coupling Cap. : 12796
[11/09 21:34:10    490s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:10    490s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:34:10    490s]  Corner: osu05
[11/09 21:34:10    490s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1589.1M)
[11/09 21:34:10    490s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:34:10    490s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1007 times net's RC data read were performed.
[11/09 21:34:11    490s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1589.145M)
[11/09 21:34:11    490s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:11    490s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1589.145M)
[11/09 21:34:11    490s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1589.145M)
[11/09 21:34:11    490s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:11    490s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1589.1M)
[11/09 21:34:11    490s] Initializing multi-corner capacitance tables ... 
[11/09 21:34:11    490s] Initializing multi-corner resistance tables ...
[11/09 21:34:11    490s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:34:11    490s] #################################################################################
[11/09 21:34:11    490s] # Design Stage: PostRoute
[11/09 21:34:11    490s] # Design Name: layout_lab_design
[11/09 21:34:11    490s] # Design Mode: 90nm
[11/09 21:34:11    490s] # Analysis Mode: MMMC OCV 
[11/09 21:34:11    490s] # Parasitics Mode: SPEF/RCDB
[11/09 21:34:11    490s] # Signoff Settings: SI On 
[11/09 21:34:11    490s] #################################################################################
[11/09 21:34:11    490s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:34:11    490s] Setting infinite Tws ...
[11/09 21:34:11    490s] First Iteration Infinite Tw... 
[11/09 21:34:11    490s] Calculate early delays in OCV mode...
[11/09 21:34:11    490s] Calculate late delays in OCV mode...
[11/09 21:34:11    490s] Topological Sorting (CPU = 0:00:00.0, MEM = 1587.1M, InitMEM = 1587.1M)
[11/09 21:34:12    491s] Total number of fetched objects 1007
[11/09 21:34:12    491s] AAE_INFO-618: Total number of nets in the design is 1016,  99.0 percent of the nets selected for SI analysis
[11/09 21:34:12    491s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:34:12    491s] End delay calculation. (MEM=1640.06 CPU=0:00:00.8 REAL=0:00:01.0)
[11/09 21:34:12    491s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:34:12    491s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1640.1M) ***
[11/09 21:34:12    491s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1640.1M)
[11/09 21:34:12    491s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:34:12    491s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1640.1M)
[11/09 21:34:12    491s] 
[11/09 21:34:12    491s] Executing IPO callback for view pruning ..
[11/09 21:34:12    491s] Starting SI iteration 2
[11/09 21:34:12    491s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:34:12    491s] Calculate early delays in OCV mode...
[11/09 21:34:12    491s] Calculate late delays in OCV mode...
[11/09 21:34:12    491s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:34:12    491s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1007. 
[11/09 21:34:12    491s] Total number of fetched objects 1007
[11/09 21:34:12    491s] AAE_INFO-618: Total number of nets in the design is 1016,  0.0 percent of the nets selected for SI analysis
[11/09 21:34:12    491s] End delay calculation. (MEM=1648.11 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:34:12    491s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1648.1M) ***
[11/09 21:34:12    491s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:08:12 mem=1648.1M)
[11/09 21:34:12    492s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.031  | -2.031  |  1.250  |
|           TNS (ns):| -54.960 | -54.960 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.479%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1559.3M, totSessionCpu=0:08:12 **
[11/09 21:34:12    492s] Setting latch borrow mode to budget during optimization.
[11/09 21:34:12    492s] *** Timing NOT met, worst failing slack is -2.031
[11/09 21:34:12    492s] *** Check timing (0:00:00.0)
[11/09 21:34:12    492s] Begin: GigaOpt Optimization in WNS mode
[11/09 21:34:12    492s] Info: 16 io nets excluded
[11/09 21:34:12    492s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:34:12    492s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:34:12    492s] ### Creating PhyDesignMc. totSessionCpu=0:08:12 mem=1559.3M
[11/09 21:34:12    492s] #spOpts: mergeVia=F 
[11/09 21:34:12    492s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:13 mem=1559.3M
[11/09 21:34:12    492s] ### Creating LA Mngr. totSessionCpu=0:08:13 mem=1559.3M
[11/09 21:34:13    492s] ### Creating LA Mngr, finished. totSessionCpu=0:08:13 mem=1577.3M
[11/09 21:34:13    492s] ### Creating LA Mngr. totSessionCpu=0:08:13 mem=1631.6M
[11/09 21:34:13    492s] ### Creating LA Mngr, finished. totSessionCpu=0:08:13 mem=1631.6M
[11/09 21:34:13    493s] *info: 16 io nets excluded
[11/09 21:34:13    493s] *info: 2 clock nets excluded
[11/09 21:34:13    493s] *info: 2 special nets excluded.
[11/09 21:34:13    493s] *info: 9 no-driver nets excluded.
[11/09 21:34:14    493s] ** GigaOpt Optimizer WNS Slack -2.031 TNS Slack -54.960 Density 100.00
[11/09 21:34:14    493s] Optimizer WNS Pass 0
[11/09 21:34:14    494s] Active Path Group: reg2reg  
[11/09 21:34:14    494s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:14    494s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:34:14    494s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:14    494s] |  -2.031|   -2.031| -54.960|  -54.960|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]/D  |
[11/09 21:34:14    494s] |  -1.751|   -1.751| -53.759|  -53.759|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D  |
[11/09 21:34:14    494s] |  -1.707|   -1.707| -53.433|  -53.433|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]/D  |
[11/09 21:34:14    494s] |  -1.678|   -1.678| -52.240|  -52.240|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/D  |
[11/09 21:34:14    494s] |  -1.653|   -1.653| -51.300|  -51.300|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]/D  |
[11/09 21:34:14    494s] |  -1.569|   -1.569| -50.137|  -50.137|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:14    494s] |  -1.509|   -1.509| -48.782|  -48.782|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:14    494s] |  -1.509|   -1.509| -48.782|  -48.782|   100.00%|   0:00:00.0| 1762.0M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:14    494s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:14    494s] 
[11/09 21:34:14    494s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1762.0M) ***
[11/09 21:34:14    494s] 
[11/09 21:34:14    494s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1762.0M) ***
[11/09 21:34:14    494s] ** GigaOpt Optimizer WNS Slack -1.509 TNS Slack -48.782 Density 100.00
[11/09 21:34:14    494s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:34:14    494s] Re Calculate Delays on 1 Nets
[11/09 21:34:14    494s] 
[11/09 21:34:14    494s] *** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1762.0M) ***
[11/09 21:34:15    494s] *** Starting refinePlace (0:08:15 mem=1743.0M) ***
[11/09 21:34:15    494s] Total net bbox length = 1.563e+05 (8.194e+04 7.438e+04) (ext = 3.239e+04)
[11/09 21:34:15    494s] Starting refinePlace ...
[11/09 21:34:15    494s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[11/09 21:34:15    494s] Type 'man IMPSP-2002' for more detail.
[11/09 21:34:15    494s] Total net bbox length = 1.563e+05 (8.194e+04 7.438e+04) (ext = 3.239e+04)
[11/09 21:34:15    494s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1743.0MB
[11/09 21:34:15    494s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1743.0MB) @(0:08:15 - 0:08:15).
[11/09 21:34:15    494s] *** Finished refinePlace (0:08:15 mem=1743.0M) ***
[11/09 21:34:15    494s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:34:15    494s] End: GigaOpt Optimization in WNS mode
[11/09 21:34:15    495s] Begin: GigaOpt Optimization in TNS mode
[11/09 21:34:15    495s] Info: 16 io nets excluded
[11/09 21:34:15    495s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:34:15    495s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:34:15    495s] ### Creating PhyDesignMc. totSessionCpu=0:08:15 mem=1616.3M
[11/09 21:34:15    495s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:15 mem=1616.3M
[11/09 21:34:15    495s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=1616.3M
[11/09 21:34:15    495s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=1616.3M
[11/09 21:34:16    496s] *info: 16 io nets excluded
[11/09 21:34:16    496s] *info: 2 clock nets excluded
[11/09 21:34:16    496s] *info: 2 special nets excluded.
[11/09 21:34:16    496s] *info: 9 no-driver nets excluded.
[11/09 21:34:16    496s] ** GigaOpt Optimizer WNS Slack -1.509 TNS Slack -48.782 Density 100.00
[11/09 21:34:16    496s] Optimizer TNS Opt
[11/09 21:34:17    496s] Active Path Group: reg2reg  
[11/09 21:34:17    496s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:17    496s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:34:17    496s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:17    496s] |  -1.509|   -1.509| -48.782|  -48.782|   100.00%|   0:00:00.0| 1753.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:17    496s] |  -1.104|   -1.104| -30.009|  -30.009|   100.00%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:17    496s] |  -1.103|   -1.103| -30.574|  -30.574|   100.00%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -28.971|  -28.971|   100.00%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -28.156|  -28.156|   100.00%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -27.051|  -27.051|    99.99%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -25.682|  -25.682|    99.99%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -25.391|  -25.391|    99.99%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -25.171|  -25.171|    99.99%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -24.525|  -24.525|    99.99%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -22.961|  -22.961|    99.98%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -21.353|  -21.353|    99.98%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -20.806|  -20.806|    99.98%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -20.445|  -20.445|    99.98%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -20.245|  -20.245|    99.98%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -19.822|  -19.822|    99.97%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -19.642|  -19.642|    99.97%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -19.545|  -19.545|    99.97%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]/D  |
[11/09 21:34:17    497s] |  -1.103|   -1.103| -19.545|  -19.545|    99.97%|   0:00:00.0| 1755.6M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:17    497s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:17    497s] 
[11/09 21:34:17    497s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1755.6M) ***
[11/09 21:34:17    497s] 
[11/09 21:34:17    497s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=1755.6M) ***
[11/09 21:34:17    497s] ** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -19.545 Density 99.97
[11/09 21:34:17    497s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:34:17    497s] Re Calculate Delays on 2 Nets
[11/09 21:34:17    497s] 
[11/09 21:34:17    497s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1755.6M) ***
[11/09 21:34:18    497s] *** Starting refinePlace (0:08:18 mem=1736.6M) ***
[11/09 21:34:18    497s] Total net bbox length = 1.563e+05 (8.168e+04 7.459e+04) (ext = 3.239e+04)
[11/09 21:34:18    497s] Starting refinePlace ...
[11/09 21:34:18    497s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[11/09 21:34:18    497s] Type 'man IMPSP-2002' for more detail.
[11/09 21:34:18    497s] Total net bbox length = 1.563e+05 (8.168e+04 7.459e+04) (ext = 3.239e+04)
[11/09 21:34:18    497s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1736.6MB
[11/09 21:34:18    497s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1736.6MB) @(0:08:18 - 0:08:18).
[11/09 21:34:18    497s] *** Finished refinePlace (0:08:18 mem=1736.6M) ***
[11/09 21:34:18    497s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:34:18    497s] End: GigaOpt Optimization in TNS mode
[11/09 21:34:18    498s]   Timing/DRV Snapshot: (REF)
[11/09 21:34:18    498s]      Weighted WNS: -1.103
[11/09 21:34:18    498s]       All  PG WNS: -1.103
[11/09 21:34:18    498s]       High PG WNS: -1.103
[11/09 21:34:18    498s]       All  PG TNS: -19.545
[11/09 21:34:18    498s]       High PG TNS: -19.545
[11/09 21:34:18    498s]          Tran DRV: 0
[11/09 21:34:18    498s]           Cap DRV: 0
[11/09 21:34:18    498s]        Fanout DRV: 0
[11/09 21:34:18    498s]            Glitch: 0
[11/09 21:34:18    498s]    Category Slack: { [L, -1.103] [H, -1.103] }
[11/09 21:34:18    498s] 
[11/09 21:34:18    498s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:34:18    498s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:34:18    498s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.103  | -1.103  |  1.250  |
|           TNS (ns):| -19.545 | -19.545 |  0.000  |
|    Violating Paths:|   45    |   45    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.450%
       (99.971% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1620.1M, totSessionCpu=0:08:18 **
[11/09 21:34:18    498s] -routeWithEco false                      # bool, default=false
[11/09 21:34:18    498s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:34:18    498s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:34:18    498s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:34:18    498s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:34:18    498s] 
[11/09 21:34:18    498s] globalDetailRoute
[11/09 21:34:18    498s] 
[11/09 21:34:18    498s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:34:18    498s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:34:18    498s] #setNanoRouteMode -routeWithEco true
[11/09 21:34:18    498s] #Start globalDetailRoute on Sat Nov  9 21:34:18 2019
[11/09 21:34:18    498s] #
[11/09 21:34:18    498s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1212 times net's RC data read were performed.
[11/09 21:34:19    499s] ### Net info: total nets: 986
[11/09 21:34:19    499s] ### Net info: dirty nets: 40
[11/09 21:34:19    499s] ### Net info: marked as disconnected nets: 0
[11/09 21:34:19    499s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC665_n96 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN665_n96 at location ( 4791.600 547.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:34:19    499s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN665_n96 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:34:19    499s] ### Net info: fully routed nets: 907
[11/09 21:34:19    499s] ### Net info: trivial (single pin) nets: 0
[11/09 21:34:19    499s] ### Net info: unrouted nets: 25
[11/09 21:34:19    499s] ### Net info: re-extraction nets: 54
[11/09 21:34:19    499s] ### Net info: ignored nets: 0
[11/09 21:34:19    499s] ### Net info: skip routing nets: 0
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:19    499s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:34:19    499s] #Loading the last recorded routing design signature
[11/09 21:34:20    500s] #Created 70 NETS and 0 SPECIALNETS new signatures
[11/09 21:34:20    500s] #Summary of the placement changes since last routing:
[11/09 21:34:20    500s] #  Number of instances deleted (including moved) = 30
[11/09 21:34:20    500s] #  Number of instances resized = 6
[11/09 21:34:20    500s] #  Number of instances with pin swaps = 13
[11/09 21:34:20    500s] #  Total number of placement changes (moved instances are counted twice) = 36
[11/09 21:34:20    500s] #Start routing data preparation.
[11/09 21:34:20    500s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:34:20    500s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:34:20    500s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:34:20    500s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:34:20    500s] #Voltage range [0.000 - 5.000] has 984 nets.
[11/09 21:34:20    500s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:34:20    500s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:34:20    500s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:34:21    501s] #Regenerating Ggrids automatically.
[11/09 21:34:21    501s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:34:21    501s] #Using automatically generated G-grids.
[11/09 21:34:21    501s] #Done routing data preparation.
[11/09 21:34:21    501s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1378.47 (MB), peak = 1411.57 (MB)
[11/09 21:34:21    501s] #Merging special wires...
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4546.800 391.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN733_FE_OFN263_n175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4674.000 391.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN734_n191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4410.000 610.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN731_n172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4407.600 694.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4412.400 691.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN732_n211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4405.200 607.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4542.000 394.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN263_n175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4767.600 550.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN665_n96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4762.800 547.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:34:21    501s] #
[11/09 21:34:21    501s] #Connectivity extraction summary:
[11/09 21:34:21    501s] #120 routed nets are extracted.
[11/09 21:34:21    501s] #    39 (3.96%) extracted nets are partially routed.
[11/09 21:34:21    501s] #841 routed net(s) are imported.
[11/09 21:34:21    501s] #1 (0.10%) nets are without wires.
[11/09 21:34:21    501s] #24 nets are fixed|skipped|trivial (not extracted).
[11/09 21:34:21    501s] #Total number of nets = 986.
[11/09 21:34:21    501s] #
[11/09 21:34:21    501s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:34:21    501s] #Number of eco nets is 39
[11/09 21:34:21    501s] #
[11/09 21:34:21    501s] #Start data preparation...
[11/09 21:34:21    501s] #
[11/09 21:34:21    501s] #Data preparation is done on Sat Nov  9 21:34:21 2019
[11/09 21:34:21    501s] #
[11/09 21:34:21    501s] #Analyzing routing resource...
[11/09 21:34:22    502s] #Routing resource analysis is done on Sat Nov  9 21:34:22 2019
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #  Resource Analysis:
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:34:22    502s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:34:22    502s] #  --------------------------------------------------------------
[11/09 21:34:22    502s] #  Metal 1        H        2140          44       18632     3.21%
[11/09 21:34:22    502s] #  Metal 2        V        2696          50       18632     1.45%
[11/09 21:34:22    502s] #  Metal 3        H        2151          33       18632     1.64%
[11/09 21:34:22    502s] #  --------------------------------------------------------------
[11/09 21:34:22    502s] #  Total                   6988       1.76%       55896     2.10%
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.41 (MB), peak = 1411.57 (MB)
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #start global routing iteration 1...
[11/09 21:34:22    502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.94 (MB), peak = 1411.57 (MB)
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #start global routing iteration 2...
[11/09 21:34:22    502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.94 (MB), peak = 1411.57 (MB)
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
[11/09 21:34:22    502s] #Total number of routable nets = 962.
[11/09 21:34:22    502s] #Total number of nets in the design = 986.
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #40 routable nets have only global wires.
[11/09 21:34:22    502s] #922 routable nets have only detail routed wires.
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #Routed nets constraints summary:
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #        Rules   Unconstrained  
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #      Default              40  
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #        Total              40  
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #Routing constraints summary of the whole design:
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #        Rules   Unconstrained  
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #      Default             962  
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #        Total             962  
[11/09 21:34:22    502s] #-----------------------------
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #                 OverCon          
[11/09 21:34:22    502s] #                  #Gcell    %Gcell
[11/09 21:34:22    502s] #     Layer           (1)   OverCon
[11/09 21:34:22    502s] #  --------------------------------
[11/09 21:34:22    502s] #   Metal 1      0(0.00%)   (0.00%)
[11/09 21:34:22    502s] #   Metal 2      0(0.00%)   (0.00%)
[11/09 21:34:22    502s] #   Metal 3      0(0.00%)   (0.00%)
[11/09 21:34:22    502s] #  --------------------------------
[11/09 21:34:22    502s] #     Total      0(0.00%)   (0.00%)
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 21:34:22    502s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #Complete Global Routing.
[11/09 21:34:22    502s] #Total wire length = 185831 um.
[11/09 21:34:22    502s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:22    502s] #Total wire length on LAYER metal1 = 21878 um.
[11/09 21:34:22    502s] #Total wire length on LAYER metal2 = 90374 um.
[11/09 21:34:22    502s] #Total wire length on LAYER metal3 = 73580 um.
[11/09 21:34:22    502s] #Total number of vias = 5031
[11/09 21:34:22    502s] #Up-Via Summary (total 5031):
[11/09 21:34:22    502s] #           
[11/09 21:34:22    502s] #-----------------------
[11/09 21:34:22    502s] #  Metal 1         2898
[11/09 21:34:22    502s] #  Metal 2         2133
[11/09 21:34:22    502s] #-----------------------
[11/09 21:34:22    502s] #                  5031 
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #Max overcon = 0 track.
[11/09 21:34:22    502s] #Total overcon = 0.00%.
[11/09 21:34:22    502s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:34:22    502s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1388.94 (MB), peak = 1411.57 (MB)
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #Connectivity extraction summary:
[11/09 21:34:22    502s] #Total number of nets = 0.
[11/09 21:34:22    502s] #
[11/09 21:34:22    502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.32 (MB), peak = 1411.57 (MB)
[11/09 21:34:22    502s] #Start Track Assignment.
[11/09 21:34:23    502s] #Done with 6 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
[11/09 21:34:23    503s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[11/09 21:34:23    503s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[11/09 21:34:23    503s] #
[11/09 21:34:23    503s] #Track assignment summary:
[11/09 21:34:23    503s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:34:23    503s] #----------------------------------------------------
[11/09 21:34:23    503s] #M1 	      0.00 	  0.00%  	  0.00%
[11/09 21:34:23    503s] #M2 	    420.30 	  0.00%  	  0.00%
[11/09 21:34:23    503s] #M3 	    604.20 	  0.00%  	  0.00%
[11/09 21:34:23    503s] #----------------------------------------------------
[11/09 21:34:23    503s] #All 	   1024.50  	  0.00% 	  0.00%
[11/09 21:34:23    503s] #Complete Track Assignment.
[11/09 21:34:23    503s] #Total wire length = 185928 um.
[11/09 21:34:23    503s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:23    503s] #Total wire length on LAYER metal1 = 21895 um.
[11/09 21:34:23    503s] #Total wire length on LAYER metal2 = 90372 um.
[11/09 21:34:23    503s] #Total wire length on LAYER metal3 = 73661 um.
[11/09 21:34:23    503s] #Total number of vias = 5031
[11/09 21:34:23    503s] #Up-Via Summary (total 5031):
[11/09 21:34:23    503s] #           
[11/09 21:34:23    503s] #-----------------------
[11/09 21:34:23    503s] #  Metal 1         2898
[11/09 21:34:23    503s] #  Metal 2         2133
[11/09 21:34:23    503s] #-----------------------
[11/09 21:34:23    503s] #                  5031 
[11/09 21:34:23    503s] #
[11/09 21:34:23    503s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1444.72 (MB), peak = 1444.73 (MB)
[11/09 21:34:23    503s] #
[11/09 21:34:23    503s] #Cpu time = 00:00:03
[11/09 21:34:23    503s] #Elapsed time = 00:00:03
[11/09 21:34:23    503s] #Increased memory = 63.76 (MB)
[11/09 21:34:23    503s] #Total memory = 1444.72 (MB)
[11/09 21:34:23    503s] #Peak memory = 1444.73 (MB)
[11/09 21:34:23    503s] #
[11/09 21:34:23    503s] #Connectivity extraction summary:
[11/09 21:34:23    503s] #Total number of nets = 0.
[11/09 21:34:23    503s] #
[11/09 21:34:23    503s] #
[11/09 21:34:23    503s] #Start Detail Routing..
[11/09 21:34:23    503s] #start initial detail routing ...
[11/09 21:34:24    504s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.7% required routing.
[11/09 21:34:24    504s] #    number of violations = 0
[11/09 21:34:24    504s] #6 out of 472426 instances need to be verified(marked ipoed).
[11/09 21:34:24    504s] #0.2% of the total area is being checked for drcs
[11/09 21:34:24    504s] #0.2% of the total area was checked
[11/09 21:34:24    504s] #    number of violations = 0
[11/09 21:34:24    504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.94 (MB), peak = 1444.73 (MB)
[11/09 21:34:24    504s] #start 1st optimization iteration ...
[11/09 21:34:24    504s] #    number of violations = 0
[11/09 21:34:24    504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.09 (MB), peak = 1444.73 (MB)
[11/09 21:34:24    504s] #Complete Detail Routing.
[11/09 21:34:24    504s] #Total wire length = 185681 um.
[11/09 21:34:24    504s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal1 = 21956 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal2 = 90338 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal3 = 73388 um.
[11/09 21:34:24    504s] #Total number of vias = 5008
[11/09 21:34:24    504s] #Up-Via Summary (total 5008):
[11/09 21:34:24    504s] #           
[11/09 21:34:24    504s] #-----------------------
[11/09 21:34:24    504s] #  Metal 1         2884
[11/09 21:34:24    504s] #  Metal 2         2124
[11/09 21:34:24    504s] #-----------------------
[11/09 21:34:24    504s] #                  5008 
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Total number of DRC violations = 0
[11/09 21:34:24    504s] #Cpu time = 00:00:01
[11/09 21:34:24    504s] #Elapsed time = 00:00:01
[11/09 21:34:24    504s] #Increased memory = -71.17 (MB)
[11/09 21:34:24    504s] #Total memory = 1373.55 (MB)
[11/09 21:34:24    504s] #Peak memory = 1444.73 (MB)
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Connectivity extraction summary:
[11/09 21:34:24    504s] #Total number of nets = 0.
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Start Detail Routing..
[11/09 21:34:24    504s] #start initial detail routing ...
[11/09 21:34:24    504s] #    number of violations = 0
[11/09 21:34:24    504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.32 (MB), peak = 1444.73 (MB)
[11/09 21:34:24    504s] #start 1st optimization iteration ...
[11/09 21:34:24    504s] #    number of violations = 0
[11/09 21:34:24    504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.32 (MB), peak = 1444.73 (MB)
[11/09 21:34:24    504s] #Complete Detail Routing.
[11/09 21:34:24    504s] #Total wire length = 185681 um.
[11/09 21:34:24    504s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal1 = 21956 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal2 = 90338 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal3 = 73388 um.
[11/09 21:34:24    504s] #Total number of vias = 5008
[11/09 21:34:24    504s] #Up-Via Summary (total 5008):
[11/09 21:34:24    504s] #           
[11/09 21:34:24    504s] #-----------------------
[11/09 21:34:24    504s] #  Metal 1         2884
[11/09 21:34:24    504s] #  Metal 2         2124
[11/09 21:34:24    504s] #-----------------------
[11/09 21:34:24    504s] #                  5008 
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Total number of DRC violations = 0
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #start routing for process antenna violation fix ...
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Connectivity extraction summary:
[11/09 21:34:24    504s] #Total number of nets = 0.
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.55 (MB), peak = 1444.73 (MB)
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Total wire length = 185681 um.
[11/09 21:34:24    504s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal1 = 21956 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal2 = 90338 um.
[11/09 21:34:24    504s] #Total wire length on LAYER metal3 = 73388 um.
[11/09 21:34:24    504s] #Total number of vias = 5008
[11/09 21:34:24    504s] #Up-Via Summary (total 5008):
[11/09 21:34:24    504s] #           
[11/09 21:34:24    504s] #-----------------------
[11/09 21:34:24    504s] #  Metal 1         2884
[11/09 21:34:24    504s] #  Metal 2         2124
[11/09 21:34:24    504s] #-----------------------
[11/09 21:34:24    504s] #                  5008 
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #Total number of DRC violations = 0
[11/09 21:34:24    504s] #
[11/09 21:34:24    504s] #detailRoute Statistics:
[11/09 21:34:24    504s] #Cpu time = 00:00:01
[11/09 21:34:24    504s] #Elapsed time = 00:00:01
[11/09 21:34:24    504s] #Increased memory = -70.75 (MB)
[11/09 21:34:24    504s] #Total memory = 1373.97 (MB)
[11/09 21:34:24    504s] #Peak memory = 1444.73 (MB)
[11/09 21:34:24    504s] #Updating routing design signature
[11/09 21:34:24    504s] #Created 41 library cell signatures
[11/09 21:34:24    504s] #Created 986 NETS and 0 SPECIALNETS signatures
[11/09 21:34:25    504s] #Created 472426 instance signatures
[11/09 21:34:25    504s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.35 (MB), peak = 1444.73 (MB)
[11/09 21:34:25    505s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1382.39 (MB), peak = 1444.73 (MB)
[11/09 21:34:25    506s] #
[11/09 21:34:25    506s] #globalDetailRoute statistics:
[11/09 21:34:25    506s] #Cpu time = 00:00:08
[11/09 21:34:25    506s] #Elapsed time = 00:00:07
[11/09 21:34:25    506s] #Increased memory = 2.69 (MB)
[11/09 21:34:25    506s] #Total memory = 1240.24 (MB)
[11/09 21:34:25    506s] #Peak memory = 1444.73 (MB)
[11/09 21:34:25    506s] #Number of warnings = 28
[11/09 21:34:25    506s] #Total number of warnings = 482
[11/09 21:34:25    506s] #Number of fails = 0
[11/09 21:34:25    506s] #Total number of fails = 0
[11/09 21:34:25    506s] #Complete globalDetailRoute on Sat Nov  9 21:34:25 2019
[11/09 21:34:25    506s] #
[11/09 21:34:25    506s] **optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1633.9M, totSessionCpu=0:08:26 **
[11/09 21:34:25    506s] -routeWithEco false                      # bool, default=false
[11/09 21:34:25    506s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:34:25    506s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:34:25    506s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:34:25    506s] Extraction called for design 'layout_lab_design' of instances=472426 and nets=986 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:34:25    506s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:34:25    506s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:34:25    506s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:34:25    506s] RC Extraction called in multi-corner(1) mode.
[11/09 21:34:25    506s] Process corner(s) are loaded.
[11/09 21:34:25    506s]  Corner: osu05
[11/09 21:34:25    506s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:34:25    506s] Assumed metal fill uses the following parameters:
[11/09 21:34:25    506s]               Active Spacing      Min. Width
[11/09 21:34:25    506s]                 [microns]         [microns]
[11/09 21:34:25    506s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:34:25    506s]   Layer M1        0.600             0.400 
[11/09 21:34:25    506s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:34:25    506s]   Layer M2        0.600             0.400 
[11/09 21:34:25    506s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:34:25    506s]   Layer M3        0.600             0.400 
[11/09 21:34:25    506s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:34:25    506s]       RC Corner Indexes            0   
[11/09 21:34:25    506s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:34:25    506s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:34:25    506s] Resistance Scaling Factor    : 1.00000 
[11/09 21:34:25    506s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:34:25    506s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:34:25    506s] Shrink Factor                : 1.00000
[11/09 21:34:25    506s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:34:25    506s] Initializing multi-corner capacitance tables ... 
[11/09 21:34:25    506s] Initializing multi-corner resistance tables ...
[11/09 21:34:25    506s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1633.9M)
[11/09 21:34:25    506s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:34:25    506s] Extracted 10.026% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 20.0346% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 30.026% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 40.0346% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 50.026% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 60.0346% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 70.026% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 80.0346% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 90.026% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1699.9M)
[11/09 21:34:25    506s] Number of Extracted Resistors     : 11111
[11/09 21:34:25    506s] Number of Extracted Ground Cap.   : 12056
[11/09 21:34:25    506s] Number of Extracted Coupling Cap. : 12384
[11/09 21:34:25    506s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:25    506s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:34:25    506s]  Corner: osu05
[11/09 21:34:25    506s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1661.9M)
[11/09 21:34:25    506s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:34:26    506s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 977 times net's RC data read were performed.
[11/09 21:34:26    506s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1661.855M)
[11/09 21:34:26    506s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:26    506s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1655.855M)
[11/09 21:34:26    506s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1655.855M)
[11/09 21:34:26    506s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1629.9M, totSessionCpu=0:08:26 **
[11/09 21:34:26    506s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:34:26    506s] Begin IPO call back ...
[11/09 21:34:26    506s] End IPO call back ...
[11/09 21:34:26    506s] #################################################################################
[11/09 21:34:26    506s] # Design Stage: PostRoute
[11/09 21:34:26    506s] # Design Name: layout_lab_design
[11/09 21:34:26    506s] # Design Mode: 90nm
[11/09 21:34:26    506s] # Analysis Mode: MMMC OCV 
[11/09 21:34:26    506s] # Parasitics Mode: SPEF/RCDB
[11/09 21:34:26    506s] # Signoff Settings: SI On 
[11/09 21:34:26    506s] #################################################################################
[11/09 21:34:26    506s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:34:26    506s] Setting infinite Tws ...
[11/09 21:34:26    506s] First Iteration Infinite Tw... 
[11/09 21:34:26    506s] Calculate early delays in OCV mode...
[11/09 21:34:26    506s] Calculate late delays in OCV mode...
[11/09 21:34:26    506s] Topological Sorting (CPU = 0:00:00.0, MEM = 1627.9M, InitMEM = 1627.9M)
[11/09 21:34:26    506s] Initializing multi-corner capacitance tables ... 
[11/09 21:34:26    506s] Initializing multi-corner resistance tables ...
[11/09 21:34:26    506s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:26    506s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1644.0M)
[11/09 21:34:26    506s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:34:27    507s] Total number of fetched objects 977
[11/09 21:34:27    507s] AAE_INFO-618: Total number of nets in the design is 986,  99.0 percent of the nets selected for SI analysis
[11/09 21:34:27    507s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:34:27    507s] End delay calculation. (MEM=1695.2 CPU=0:00:00.8 REAL=0:00:01.0)
[11/09 21:34:27    507s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:34:27    507s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1695.2M) ***
[11/09 21:34:27    507s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1695.2M)
[11/09 21:34:27    507s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:34:27    507s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1695.2M)
[11/09 21:34:27    507s] Starting SI iteration 2
[11/09 21:34:27    507s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:34:27    507s] Calculate early delays in OCV mode...
[11/09 21:34:27    507s] Calculate late delays in OCV mode...
[11/09 21:34:27    507s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:34:27    507s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 977. 
[11/09 21:34:27    507s] Total number of fetched objects 977
[11/09 21:34:27    507s] AAE_INFO-618: Total number of nets in the design is 986,  0.1 percent of the nets selected for SI analysis
[11/09 21:34:27    507s] End delay calculation. (MEM=1703.24 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:34:27    507s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1703.2M) ***
[11/09 21:34:27    507s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:08:28 mem=1703.2M)
[11/09 21:34:27    507s] **optDesign ... cpu = 0:00:20, real = 0:00:19, mem = 1622.0M, totSessionCpu=0:08:28 **
[11/09 21:34:27    507s] *** Timing NOT met, worst failing slack is -1.075
[11/09 21:34:27    507s] *** Check timing (0:00:00.0)
[11/09 21:34:27    507s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[11/09 21:34:27    507s] Info: 16 io nets excluded
[11/09 21:34:27    507s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:34:27    507s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:34:27    507s] ### Creating PhyDesignMc. totSessionCpu=0:08:28 mem=1622.0M
[11/09 21:34:27    507s] #spOpts: mergeVia=F 
[11/09 21:34:27    508s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:28 mem=1622.0M
[11/09 21:34:27    508s] ### Creating LA Mngr. totSessionCpu=0:08:28 mem=1622.0M
[11/09 21:34:27    508s] ### Creating LA Mngr, finished. totSessionCpu=0:08:28 mem=1622.0M
[11/09 21:34:28    508s] *info: 16 io nets excluded
[11/09 21:34:28    508s] *info: 2 clock nets excluded
[11/09 21:34:28    508s] *info: 2 special nets excluded.
[11/09 21:34:28    508s] *info: 9 no-driver nets excluded.
[11/09 21:34:28    509s] ** GigaOpt Optimizer WNS Slack -1.075 TNS Slack -17.180 Density 99.97
[11/09 21:34:28    509s] Optimizer TNS Opt
[11/09 21:34:29    509s] Active Path Group: reg2reg  
[11/09 21:34:29    509s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:29    509s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:34:29    509s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:29    509s] |  -1.075|   -1.075| -17.180|  -17.180|    99.97%|   0:00:00.0| 1788.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:29    509s] |  -1.075|   -1.075| -17.180|  -17.180|    99.97%|   0:00:00.0| 1788.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]/D  |
[11/09 21:34:29    509s] |  -1.075|   -1.075| -17.180|  -17.180|    99.97%|   0:00:00.0| 1788.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:34:29    509s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1788.9M) ***
[11/09 21:34:29    509s]   Timing Snapshot: (TGT)
[11/09 21:34:29    509s]      Weighted WNS: -1.075
[11/09 21:34:29    509s]       All  PG WNS: -1.075
[11/09 21:34:29    509s]       High PG WNS: -1.075
[11/09 21:34:29    509s]       All  PG TNS: -17.180
[11/09 21:34:29    509s]       High PG TNS: -17.180
[11/09 21:34:29    509s]    Category Slack: { [L, -1.075] [H, -1.075] }
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Checking setup slack degradation ...
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Recovery Manager:
[11/09 21:34:29    509s]   Low  Effort WNS Jump: 0.000 (REF: -1.103, TGT: -1.075, Threshold: 0.150) - Skip
[11/09 21:34:29    509s]   High Effort WNS Jump: 0.000 (REF: -1.103, TGT: -1.075, Threshold: 0.110) - Skip
[11/09 21:34:29    509s]   Low  Effort TNS Jump: 0.000 (REF: -19.545, TGT: -17.180, Threshold: 25.000) - Disabled
[11/09 21:34:29    509s]   High Effort TNS Jump: 0.000 (REF: -19.545, TGT: -17.180, Threshold: 25.000) - Disabled
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1788.9M) ***
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] *** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1788.9M) ***
[11/09 21:34:29    509s] End: GigaOpt Optimization in post-eco TNS mode
[11/09 21:34:29    509s] Running postRoute recovery in postEcoRoute mode
[11/09 21:34:29    509s] **optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1653.3M, totSessionCpu=0:08:30 **
[11/09 21:34:29    509s]   Timing/DRV Snapshot: (TGT)
[11/09 21:34:29    509s]      Weighted WNS: -1.075
[11/09 21:34:29    509s]       All  PG WNS: -1.075
[11/09 21:34:29    509s]       High PG WNS: -1.075
[11/09 21:34:29    509s]       All  PG TNS: -17.180
[11/09 21:34:29    509s]       High PG TNS: -17.180
[11/09 21:34:29    509s]          Tran DRV: 0
[11/09 21:34:29    509s]           Cap DRV: 0
[11/09 21:34:29    509s]        Fanout DRV: 0
[11/09 21:34:29    509s]            Glitch: 0
[11/09 21:34:29    509s]    Category Slack: { [L, -1.075] [H, -1.075] }
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Checking setup slack degradation ...
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Recovery Manager:
[11/09 21:34:29    509s]   Low  Effort WNS Jump: 0.000 (REF: -1.103, TGT: -1.075, Threshold: 0.150) - Skip
[11/09 21:34:29    509s]   High Effort WNS Jump: 0.000 (REF: -1.103, TGT: -1.075, Threshold: 0.110) - Skip
[11/09 21:34:29    509s]   Low  Effort TNS Jump: 0.000 (REF: -19.545, TGT: -17.180, Threshold: 25.000) - Disabled
[11/09 21:34:29    509s]   High Effort TNS Jump: 0.000 (REF: -19.545, TGT: -17.180, Threshold: 25.000) - Disabled
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Checking DRV degradation...
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Recovery Manager:
[11/09 21:34:29    509s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:34:29    509s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:34:29    509s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:34:29    509s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:34:29    509s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1653.31M, totSessionCpu=0:08:30).
[11/09 21:34:29    509s] **optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1653.3M, totSessionCpu=0:08:30 **
[11/09 21:34:29    509s] 
[11/09 21:34:29    509s] Latch borrow mode reset to max_borrow
[11/09 21:34:29    509s] Reported timing to dir ./timingReports
[11/09 21:34:29    509s] **optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1653.3M, totSessionCpu=0:08:30 **
[11/09 21:34:29    509s] Begin: glitch net info
[11/09 21:34:29    509s] glitch slack range: number of glitch nets
[11/09 21:34:29    509s] glitch slack < -0.32 : 0
[11/09 21:34:29    509s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:34:29    509s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:34:29    509s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:34:29    509s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:34:29    509s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:34:29    509s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:34:29    509s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:34:29    509s] -0.04 < glitch slack : 0
[11/09 21:34:29    509s] End: glitch net info
[11/09 21:34:30    510s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.075  | -1.075  |  1.254  |
|           TNS (ns):| -17.180 | -17.180 |  0.000  |
|    Violating Paths:|   45    |   45    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.450%
       (99.971% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1647.3M, totSessionCpu=0:08:31 **
[11/09 21:34:30    510s]  ReSet Options after AAE Based Opt flow 
[11/09 21:34:30    510s] *** Finished optDesign ***
[11/09 21:34:30    510s] 
[11/09 21:34:30    510s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.1 real=0:00:23.9)
[11/09 21:34:30    510s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:34:30    510s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.5 real=0:00:00.7)
[11/09 21:34:30    510s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:07.3 real=0:00:07.3)
[11/09 21:34:30    510s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[11/09 21:34:30    510s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:07.8 real=0:00:07.1)
[11/09 21:34:30    510s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[11/09 21:34:30    510s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[11/09 21:34:30    510s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:34:30    510s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:34:30    510s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:34:30    510s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:34:30    510s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 977 times net's RC data read were performed.
[11/09 21:34:30    510s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1647.3M)
[11/09 21:34:30    510s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:34:30    510s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:34:30    510s] Type 'man IMPSP-5217' for more detail.
[11/09 21:34:30    510s] Core basic site is core
[11/09 21:34:30    510s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:34:31    510s]   Signal wire search tree: 10869 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:34:31    511s] *INFO: Adding fillers to top-module.
[11/09 21:34:31    511s] *INFO:   Added 137 filler insts (cell FILL / prefix FIL).
[11/09 21:34:31    511s] *INFO: Total 137 filler insts added - prefix FIL (CPU: 0:00:00.7).
[11/09 21:34:31    511s] For 137 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:34:31    511s] <CMD> ecoRoute
[11/09 21:34:31    511s] 
[11/09 21:34:31    511s] globalDetailRoute
[11/09 21:34:31    511s] 
[11/09 21:34:31    511s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:34:31    511s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:34:31    511s] #setNanoRouteMode -routeWithEco true
[11/09 21:34:31    511s] #Start globalDetailRoute on Sat Nov  9 21:34:31 2019
[11/09 21:34:31    511s] #
[11/09 21:34:32    512s] ### Net info: total nets: 986
[11/09 21:34:32    512s] ### Net info: dirty nets: 0
[11/09 21:34:32    512s] ### Net info: marked as disconnected nets: 0
[11/09 21:34:32    512s] ### Net info: fully routed nets: 962
[11/09 21:34:32    512s] ### Net info: trivial (single pin) nets: 0
[11/09 21:34:32    512s] ### Net info: unrouted nets: 24
[11/09 21:34:32    512s] ### Net info: re-extraction nets: 0
[11/09 21:34:32    512s] ### Net info: ignored nets: 0
[11/09 21:34:32    512s] ### Net info: skip routing nets: 0
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:34:32    512s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:34:32    512s] #Start routing data preparation.
[11/09 21:34:32    512s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:34:32    512s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:34:32    512s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:34:32    512s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:34:32    512s] #Voltage range [0.000 - 5.000] has 984 nets.
[11/09 21:34:32    512s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:34:32    512s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:34:32    512s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:34:33    513s] #Regenerating Ggrids automatically.
[11/09 21:34:33    513s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:34:33    513s] #Using automatically generated G-grids.
[11/09 21:34:33    513s] #Done routing data preparation.
[11/09 21:34:33    513s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1325.96 (MB), peak = 1444.73 (MB)
[11/09 21:34:33    513s] #Merging special wires...
[11/09 21:34:33    513s] #
[11/09 21:34:33    513s] #Connectivity extraction summary:
[11/09 21:34:33    513s] #Total number of nets = 0.
[11/09 21:34:33    513s] #
[11/09 21:34:33    513s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:34:34    513s] #
[11/09 21:34:34    513s] #Connectivity extraction summary:
[11/09 21:34:34    513s] #Total number of nets = 0.
[11/09 21:34:34    513s] #
[11/09 21:34:34    513s] #Cpu time = 00:00:01
[11/09 21:34:34    513s] #Elapsed time = 00:00:01
[11/09 21:34:34    513s] #Increased memory = 12.13 (MB)
[11/09 21:34:34    513s] #Total memory = 1326.11 (MB)
[11/09 21:34:34    513s] #Peak memory = 1444.73 (MB)
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #Connectivity extraction summary:
[11/09 21:34:34    514s] #Total number of nets = 0.
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #Start Detail Routing..
[11/09 21:34:34    514s] #start initial detail routing ...
[11/09 21:34:34    514s] #    number of violations = 0
[11/09 21:34:34    514s] #137 out of 472563 instances need to be verified(marked ipoed).
[11/09 21:34:34    514s] #0.7% of the total area is being checked for drcs
[11/09 21:34:34    514s] #0.7% of the total area was checked
[11/09 21:34:34    514s] #    number of violations = 0
[11/09 21:34:34    514s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.09 (MB), peak = 1444.73 (MB)
[11/09 21:34:34    514s] #start 1st optimization iteration ...
[11/09 21:34:34    514s] #    number of violations = 0
[11/09 21:34:34    514s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.09 (MB), peak = 1444.73 (MB)
[11/09 21:34:34    514s] #Complete Detail Routing.
[11/09 21:34:34    514s] #Total wire length = 185681 um.
[11/09 21:34:34    514s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:34    514s] #Total wire length on LAYER metal1 = 21956 um.
[11/09 21:34:34    514s] #Total wire length on LAYER metal2 = 90338 um.
[11/09 21:34:34    514s] #Total wire length on LAYER metal3 = 73388 um.
[11/09 21:34:34    514s] #Total number of vias = 5008
[11/09 21:34:34    514s] #Up-Via Summary (total 5008):
[11/09 21:34:34    514s] #           
[11/09 21:34:34    514s] #-----------------------
[11/09 21:34:34    514s] #  Metal 1         2884
[11/09 21:34:34    514s] #  Metal 2         2124
[11/09 21:34:34    514s] #-----------------------
[11/09 21:34:34    514s] #                  5008 
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #Total number of DRC violations = 0
[11/09 21:34:34    514s] #Cpu time = 00:00:00
[11/09 21:34:34    514s] #Elapsed time = 00:00:00
[11/09 21:34:34    514s] #Increased memory = 2.70 (MB)
[11/09 21:34:34    514s] #Total memory = 1328.81 (MB)
[11/09 21:34:34    514s] #Peak memory = 1444.73 (MB)
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #Connectivity extraction summary:
[11/09 21:34:34    514s] #Total number of nets = 0.
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #Start Detail Routing..
[11/09 21:34:34    514s] #start initial detail routing ...
[11/09 21:34:34    514s] #    number of violations = 0
[11/09 21:34:34    514s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.59 (MB), peak = 1444.73 (MB)
[11/09 21:34:34    514s] #start 1st optimization iteration ...
[11/09 21:34:34    514s] #    number of violations = 0
[11/09 21:34:34    514s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.59 (MB), peak = 1444.73 (MB)
[11/09 21:34:34    514s] #Complete Detail Routing.
[11/09 21:34:34    514s] #Total wire length = 185681 um.
[11/09 21:34:34    514s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:34    514s] #Total wire length on LAYER metal1 = 21956 um.
[11/09 21:34:34    514s] #Total wire length on LAYER metal2 = 90338 um.
[11/09 21:34:34    514s] #Total wire length on LAYER metal3 = 73388 um.
[11/09 21:34:34    514s] #Total number of vias = 5008
[11/09 21:34:34    514s] #Up-Via Summary (total 5008):
[11/09 21:34:34    514s] #           
[11/09 21:34:34    514s] #-----------------------
[11/09 21:34:34    514s] #  Metal 1         2884
[11/09 21:34:34    514s] #  Metal 2         2124
[11/09 21:34:34    514s] #-----------------------
[11/09 21:34:34    514s] #                  5008 
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #Total number of DRC violations = 0
[11/09 21:34:34    514s] #
[11/09 21:34:34    514s] #start routing for process antenna violation fix ...
[11/09 21:34:35    514s] #
[11/09 21:34:35    514s] #Connectivity extraction summary:
[11/09 21:34:35    514s] #Total number of nets = 0.
[11/09 21:34:35    514s] #
[11/09 21:34:35    514s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.81 (MB), peak = 1444.73 (MB)
[11/09 21:34:35    514s] #
[11/09 21:34:35    514s] #Total wire length = 185681 um.
[11/09 21:34:35    514s] #Total half perimeter of net bounding box = 159998 um.
[11/09 21:34:35    514s] #Total wire length on LAYER metal1 = 21956 um.
[11/09 21:34:35    514s] #Total wire length on LAYER metal2 = 90338 um.
[11/09 21:34:35    514s] #Total wire length on LAYER metal3 = 73388 um.
[11/09 21:34:35    514s] #Total number of vias = 5008
[11/09 21:34:35    514s] #Up-Via Summary (total 5008):
[11/09 21:34:35    514s] #           
[11/09 21:34:35    514s] #-----------------------
[11/09 21:34:35    514s] #  Metal 1         2884
[11/09 21:34:35    514s] #  Metal 2         2124
[11/09 21:34:35    514s] #-----------------------
[11/09 21:34:35    514s] #                  5008 
[11/09 21:34:35    514s] #
[11/09 21:34:35    514s] #Total number of DRC violations = 0
[11/09 21:34:35    514s] #
[11/09 21:34:35    514s] #detailRoute Statistics:
[11/09 21:34:35    514s] #Cpu time = 00:00:01
[11/09 21:34:35    514s] #Elapsed time = 00:00:01
[11/09 21:34:35    514s] #Increased memory = 3.12 (MB)
[11/09 21:34:35    514s] #Total memory = 1329.23 (MB)
[11/09 21:34:35    514s] #Peak memory = 1444.73 (MB)
[11/09 21:34:35    515s] #
[11/09 21:34:35    515s] #globalDetailRoute statistics:
[11/09 21:34:35    515s] #Cpu time = 00:00:04
[11/09 21:34:35    515s] #Elapsed time = 00:00:04
[11/09 21:34:35    515s] #Increased memory = -52.71 (MB)
[11/09 21:34:35    515s] #Total memory = 1231.58 (MB)
[11/09 21:34:35    515s] #Peak memory = 1444.73 (MB)
[11/09 21:34:35    515s] #Number of warnings = 18
[11/09 21:34:35    515s] #Total number of warnings = 500
[11/09 21:34:35    515s] #Number of fails = 0
[11/09 21:34:35    515s] #Total number of fails = 0
[11/09 21:34:35    515s] #Complete globalDetailRoute on Sat Nov  9 21:34:35 2019
[11/09 21:34:35    515s] #
[11/09 21:34:35    515s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:34:35    515s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:34:35    515s] 
[11/09 21:34:35    515s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:34:35    515s] Start Time: Sat Nov  9 21:34:35 2019
[11/09 21:34:35    515s] 
[11/09 21:34:35    515s] Design Name: layout_lab_design
[11/09 21:34:35    515s] Database Units: 1000
[11/09 21:34:35    515s] Design Boundary: (0.0000, 0.0000) (6590.4000, 6552.0000)
[11/09 21:34:35    515s] Error Limit = 1000; Warning Limit = 50
[11/09 21:34:35    515s] Check all nets
[11/09 21:34:36    516s] 
[11/09 21:34:36    516s] Begin Summary 
[11/09 21:34:36    516s]   Found no problems or warnings.
[11/09 21:34:36    516s] End Summary
[11/09 21:34:36    516s] 
[11/09 21:34:36    516s] End Time: Sat Nov  9 21:34:36 2019
[11/09 21:34:36    516s] Time Elapsed: 0:00:01.0
[11/09 21:34:36    516s] 
[11/09 21:34:36    516s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:34:36    516s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:34:36    516s]   (CPU Time: 0:00:01.1  MEM: -0.305M)
[11/09 21:34:36    516s] 
[11/09 21:34:36    516s] <CMD> verify_drc
[11/09 21:34:36    516s]  *** Starting Verify DRC (MEM: 1618.3) ***
[11/09 21:34:36    516s] 
[11/09 21:34:36    516s]   VERIFY DRC ...... Starting Verification
[11/09 21:34:36    516s]   VERIFY DRC ...... Initializing
[11/09 21:34:36    516s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:34:36    516s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:34:36    516s]   VERIFY DRC ...... Using new threading
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 1 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 2 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 3 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 4 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 5 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 6 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 7 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 8 of 121
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/09 21:34:36    516s]   VERIFY DRC ...... Sub-Area : 9 of 121
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 10 of 121
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 11 of 121
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 12 of 121
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 13 of 121
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/09 21:34:37    516s]   VERIFY DRC ...... Sub-Area : 14 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 15 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 16 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 17 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 18 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 19 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 20 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 21 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 22 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 23 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 24 of 121
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/09 21:34:37    517s]   VERIFY DRC ...... Sub-Area : 25 of 121
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 26 of 121
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 27 of 121
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 28 of 121
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/09 21:34:38    517s]   VERIFY DRC ...... Sub-Area : 29 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 30 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 31 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 32 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 33 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 34 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 35 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 36 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 37 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 38 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 39 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 40 of 121
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/09 21:34:38    518s]   VERIFY DRC ...... Sub-Area : 41 of 121
[11/09 21:34:39    518s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/09 21:34:39    518s]   VERIFY DRC ...... Sub-Area : 42 of 121
[11/09 21:34:39    518s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/09 21:34:39    518s]   VERIFY DRC ...... Sub-Area : 43 of 121
[11/09 21:34:39    518s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/09 21:34:39    518s]   VERIFY DRC ...... Sub-Area : 44 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 45 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 46 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 47 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 48 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 49 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 50 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 51 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 52 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 53 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 54 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 55 of 121
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/09 21:34:39    519s]   VERIFY DRC ...... Sub-Area : 56 of 121
[11/09 21:34:40    519s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/09 21:34:40    519s]   VERIFY DRC ...... Sub-Area : 57 of 121
[11/09 21:34:40    519s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/09 21:34:40    519s]   VERIFY DRC ...... Sub-Area : 58 of 121
[11/09 21:34:40    519s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/09 21:34:40    519s]   VERIFY DRC ...... Sub-Area : 59 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 60 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 61 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 62 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 63 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 64 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 65 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 66 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 67 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 68 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 69 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 70 of 121
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/09 21:34:40    520s]   VERIFY DRC ...... Sub-Area : 71 of 121
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 72 of 121
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 73 of 121
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 74 of 121
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/09 21:34:41    520s]   VERIFY DRC ...... Sub-Area : 75 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 76 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 77 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 78 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 79 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 80 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 81 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 82 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 83 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 84 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 85 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 86 of 121
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[11/09 21:34:41    521s]   VERIFY DRC ...... Sub-Area : 87 of 121
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 88 of 121
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 89 of 121
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 90 of 121
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[11/09 21:34:42    521s]   VERIFY DRC ...... Sub-Area : 91 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 92 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 93 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 94 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 95 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 96 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 97 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 98 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 99 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 100 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 101 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 102 of 121
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[11/09 21:34:42    522s]   VERIFY DRC ...... Sub-Area : 103 of 121
[11/09 21:34:43    522s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[11/09 21:34:43    522s]   VERIFY DRC ...... Sub-Area : 104 of 121
[11/09 21:34:43    522s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[11/09 21:34:43    522s]   VERIFY DRC ...... Sub-Area : 105 of 121
[11/09 21:34:43    522s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[11/09 21:34:43    522s]   VERIFY DRC ...... Sub-Area : 106 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 107 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 108 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 109 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 110 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 111 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 112 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 113 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 114 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 115 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 116 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 117 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 118 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 119 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 120 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 121 of 121
[11/09 21:34:43    523s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[11/09 21:34:43    523s] 
[11/09 21:34:43    523s]   Verification Complete : 0 Viols.
[11/09 21:34:43    523s] 
[11/09 21:34:43    523s]  *** End Verify DRC (CPU: 0:00:07.4  ELAPSED TIME: 7.00  MEM: 44.1M) ***
[11/09 21:34:43    523s] 
[11/09 21:34:43    523s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:34:44    523s] Parse map file...
[11/09 21:34:44    523s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:34:44    523s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:34:44    523s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:34:44    523s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:34:44    523s] Writing GDSII file ...
[11/09 21:34:44    523s] 	****** db unit per micron = 1000 ******
[11/09 21:34:44    523s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:34:44    523s] 	****** unit scaling factor = 1 ******
[11/09 21:34:44    523s] Output for instance
[11/09 21:34:44    523s] Output for bump
[11/09 21:34:44    523s] Output for physical terminals
[11/09 21:34:44    523s] Output for logical terminals
[11/09 21:34:44    523s] Output for regular nets
[11/09 21:34:44    523s] Output for special nets and metal fills
[11/09 21:34:44    523s] Output for via structure generation
[11/09 21:34:44    523s] Statistics for GDS generated (version 3)
[11/09 21:34:44    523s] ----------------------------------------
[11/09 21:34:44    523s] Stream Out Layer Mapping Information:
[11/09 21:34:44    523s] GDS Layer Number          GDS Layer Name
[11/09 21:34:44    523s] ----------------------------------------
[11/09 21:34:44    523s]     49                            metal1
[11/09 21:34:44    523s]     50                               via
[11/09 21:34:44    523s]     51                            metal2
[11/09 21:34:44    523s]     61                              via2
[11/09 21:34:44    523s]     62                            metal3
[11/09 21:34:44    523s]     49                            metal1
[11/09 21:34:44    523s]     51                            metal2
[11/09 21:34:44    523s]     62                            metal3
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Stream Out Information Processed for GDS version 3:
[11/09 21:34:44    523s] Units: 1000 DBU
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Object                             Count
[11/09 21:34:44    523s] ----------------------------------------
[11/09 21:34:44    523s] Instances                         472563
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Ports/Pins                             0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Nets                                5858
[11/09 21:34:44    523s]     metal layer metal1              1352
[11/09 21:34:44    523s]     metal layer metal2              3247
[11/09 21:34:44    523s]     metal layer metal3              1259
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s]     Via Instances                   5008
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Special Nets                         607
[11/09 21:34:44    523s]     metal layer metal1               601
[11/09 21:34:44    523s]     metal layer metal2                 6
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s]     Via Instances                    408
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Metal Fills                            0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s]     Via Instances                      0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Metal FillOPCs                         0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s]     Via Instances                      0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Text                                  15
[11/09 21:34:44    523s]     metal layer metal3                15
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Blockages                              0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Custom Text                            0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Custom Box                             0
[11/09 21:34:44    523s] 
[11/09 21:34:44    523s] Trim Metal                             0
[11/09 21:34:44    523s] 
[11/09 21:34:44    524s] Output for cells
[11/09 21:34:44    524s] **WARN: (IMPOGDS-1176):	There are 224 empty cells. Check innovus.log# for the details.
[11/09 21:34:44    524s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:34:44    524s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:34:46    524s] ######Streamout is finished!
[11/09 21:34:46    524s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:34:46    524s] Writing Netlist "final.v" ...
[11/09 21:34:46    524s] <CMD> rcOut -spf final.dspf
[11/09 21:34:46    524s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:34:46    524s] Type 'man IMPDC-495' for more detail.
[11/09 21:34:46    524s] 
[11/09 21:35:02    528s] <CMD> pan 1920.424 -1574.566
[11/09 21:36:03    542s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:36:03    542s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:36:03    542s] <CMD> getDrawView
[11/09 21:36:03    542s] <CMD> loadWorkspace -name Physical
[11/09 21:36:03    542s] <CMD> win
[11/09 21:36:04    542s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:36:04    542s] <CMD> set conf_qxconf_file NULL
[11/09 21:36:04    542s] <CMD> set conf_qxlib_file NULL
[11/09 21:36:04    542s] <CMD> set defHierChar /
[11/09 21:36:04    542s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:36:04    542s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:36:04    542s] <CMD> set distributed_client_message_echo 1
[11/09 21:36:04    542s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:36:04    542s] <CMD> set floorplan_default_site core
[11/09 21:36:04    542s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:36:04    542s] <CMD> set init_gnd_net gnd
[11/09 21:36:04    542s] <CMD> set init_io_file innovus.io
[11/09 21:36:04    542s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:36:04    542s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:36:04    542s] <CMD> set init_oa_search_lib {}
[11/09 21:36:04    542s] <CMD> set init_pwr_net vdd
[11/09 21:36:04    542s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:36:04    542s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:36:04    542s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:36:04    542s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:36:04    542s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:36:04    542s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:36:04    542s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:36:04    542s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:36:04    542s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:36:04    542s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:36:04    542s] <CMD> init_design
[11/09 21:36:04    542s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:36:04    542s] 
[11/09 21:36:04    542s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:36:04    542s] Severity  ID               Count  Summary                                  
[11/09 21:36:04    542s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:36:04    542s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:36:04    542s] 
[11/09 21:36:04    542s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:36:04    542s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:36:04    542s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:36:04    542s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:36:04    542s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:36:04    543s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:36:04    543s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:36:04    543s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:36:04    543s] <CMD> unfixAllIos
[11/09 21:36:04    543s] <CMD> legalizePin
[11/09 21:36:04    543s] #- Begin legalizePin (date=11/09 21:36:04, mem=1639.2M)
[11/09 21:36:04    543s] 
[11/09 21:36:04    543s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:36:04    543s] Summary report for top level: [layout_lab_design] 
[11/09 21:36:04    543s] 	Total Pads                         : 16
[11/09 21:36:04    543s] 	Total Pins                         : 0
[11/09 21:36:04    543s] 	Legally Assigned Pins              : 0
[11/09 21:36:04    543s] 	Illegally Assigned Pins            : 0
[11/09 21:36:04    543s] 	Unplaced Pins                      : 0
[11/09 21:36:04    543s] 	Constant/Spl Net Pins              : 0
[11/09 21:36:04    543s] 	Internal Pins                      : 0
[11/09 21:36:04    543s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:36:04    543s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:36:04    543s] End of Summary report
[11/09 21:36:04    543s] End pin legalization for the partition [layout_lab_design].
[11/09 21:36:04    543s] 
[11/09 21:36:04    543s] #- End legalizePin (date=11/09 21:36:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1639.2M, current mem=1639.2M)
[11/09 21:36:04    543s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:36:04    543s] #- Begin addRing (date=11/09 21:36:04, mem=1639.2M)
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:36:04    543s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:36:04    543s] 
[11/09 21:36:04    543s] Ring generation is complete; vias are now being generated.
[11/09 21:36:04    543s] addRing created 8 wires.
[11/09 21:36:04    543s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:36:04    543s] +--------+----------------+----------------+
[11/09 21:36:04    543s] |  Layer |     Created    |     Deleted    |
[11/09 21:36:04    543s] +--------+----------------+----------------+
[11/09 21:36:04    543s] | metal1 |        4       |       NA       |
[11/09 21:36:04    543s] |   via  |        8       |        0       |
[11/09 21:36:04    543s] | metal2 |        4       |       NA       |
[11/09 21:36:04    543s] +--------+----------------+----------------+
[11/09 21:36:04    543s] #- End addRing (date=11/09 21:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.2M, current mem=1639.2M)
[11/09 21:36:04    543s] <CMD> setPlaceMode -congEffort medium
[11/09 21:36:04    543s] <CMD> placeDesign -inPlaceOpt
[11/09 21:36:04    543s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:36:05    544s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:36:05    544s] *** Starting placeDesign concurrent flow ***
[11/09 21:36:05    544s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:36:05    544s] Set Using Default Delay Limit as 101.
[11/09 21:36:05    544s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:36:05    544s] Set Default Net Delay as 0 ps.
[11/09 21:36:05    544s] Set Default Net Load as 0 pF. 
[11/09 21:36:05    544s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:36:05    544s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:36:05    544s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:36:05    544s] Begin IPO call back ...
[11/09 21:36:05    544s] End IPO call back ...
[11/09 21:36:05    544s] #################################################################################
[11/09 21:36:05    544s] # Design Stage: PostRoute
[11/09 21:36:05    544s] # Design Name: layout_lab_design
[11/09 21:36:05    544s] # Design Mode: 90nm
[11/09 21:36:05    544s] # Analysis Mode: MMMC OCV 
[11/09 21:36:05    544s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:05    544s] # Signoff Settings: SI On 
[11/09 21:36:05    544s] #################################################################################
[11/09 21:36:05    544s] Setting infinite Tws ...
[11/09 21:36:05    544s] First Iteration Infinite Tw... 
[11/09 21:36:05    544s] Calculate early delays in OCV mode...
[11/09 21:36:05    544s] Calculate late delays in OCV mode...
[11/09 21:36:05    544s] Topological Sorting (CPU = 0:00:00.0, MEM = 1637.2M, InitMEM = 1637.2M)
[11/09 21:36:05    544s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:36:05    544s] Updating RC grid for preRoute extraction ...
[11/09 21:36:05    544s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:05    544s] Initializing multi-corner resistance tables ...
[11/09 21:36:06    544s] Total number of fetched objects 977
[11/09 21:36:06    544s] AAE_INFO-618: Total number of nets in the design is 986,  99.0 percent of the nets selected for SI analysis
[11/09 21:36:06    544s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:06    544s] End delay calculation. (MEM=1679.29 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:36:06    544s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:36:06    544s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1679.3M) ***
[11/09 21:36:06    544s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1679.3M)
[11/09 21:36:06    544s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:36:06    544s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1679.3M)
[11/09 21:36:06    544s] Starting SI iteration 2
[11/09 21:36:06    544s] Calculate early delays in OCV mode...
[11/09 21:36:06    544s] Calculate late delays in OCV mode...
[11/09 21:36:06    544s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:36:06    544s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:06    544s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 977. 
[11/09 21:36:06    544s] Total number of fetched objects 977
[11/09 21:36:06    544s] AAE_INFO-618: Total number of nets in the design is 986,  0.0 percent of the nets selected for SI analysis
[11/09 21:36:06    544s] End delay calculation. (MEM=1687.34 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:36:06    544s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1687.3M) ***
[11/09 21:36:06    544s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:36:06    544s] Set Using Default Delay Limit as 1000.
[11/09 21:36:06    544s] Set Default Net Delay as 1000 ps.
[11/09 21:36:06    544s] Set Default Net Load as 0.5 pF. 
[11/09 21:36:06    544s] *** Start deleteBufferTree ***
[11/09 21:36:06    544s] Info: Detect buffers to remove automatically.
[11/09 21:36:06    544s] Analyzing netlist ...
[11/09 21:36:06    544s] Updating netlist
[11/09 21:36:06    544s] 
[11/09 21:36:06    544s] *summary: 311 instances (buffers/inverters) removed
[11/09 21:36:06    545s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/09 21:36:06    545s] Deleted 471590 physical insts (cell - / prefix -).
[11/09 21:36:07    545s] *** Starting "NanoPlace(TM) placement v#1 (mem=1665.1M)" ...
[11/09 21:36:07    545s] *** Build Buffered Sizing Timing Model
[11/09 21:36:07    545s] (cpu=0:00:00.0 mem=1665.1M) ***
[11/09 21:36:07    545s] *** Build Virtual Sizing Timing Model
[11/09 21:36:07    545s] (cpu=0:00:00.0 mem=1665.1M) ***
[11/09 21:36:07    545s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[11/09 21:36:07    545s] Scan chains were not defined.
[11/09 21:36:07    545s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:36:07    545s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:36:07    545s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:36:07    545s] Total standard cell length = 10.4880 (mm), area = 0.3146 (mm^2)
[11/09 21:36:07    545s] Core basic site is core
[11/09 21:36:07    545s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:07    545s] Apply auto density screen in pre-place stage.
[11/09 21:36:07    545s] Auto density screen increases utilization from 0.005 to 0.006
[11/09 21:36:07    545s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1665.1M
[11/09 21:36:07    545s] Average module density = 0.006.
[11/09 21:36:07    545s] Density for the design = 0.006.
[11/09 21:36:07    545s]        = stdcell_area 4370 sites (314640 um^2) / alloc_area 792701 sites (57074472 um^2).
[11/09 21:36:07    545s] Pin Density = 0.002812.
[11/09 21:36:07    545s]             = total # of pins 2243 / total area 797580.
[11/09 21:36:07    545s] Initial padding reaches pin density 0.413 for top
[11/09 21:36:07    545s] Initial padding increases density from 0.006 to 0.009 for top
[11/09 21:36:07    545s] === lastAutoLevel = 9 
[11/09 21:36:07    545s] Clock gating cells determined by native netlist tracing.
[11/09 21:36:07    545s] Effort level <high> specified for reg2reg path_group
[11/09 21:36:07    545s] Iteration  1: Total net bbox = 1.932e+05 (8.23e+04 1.11e+05)
[11/09 21:36:07    545s]               Est.  stn bbox = 2.272e+05 (9.92e+04 1.28e+05)
[11/09 21:36:07    545s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1687.3M
[11/09 21:36:07    545s] Iteration  2: Total net bbox = 1.932e+05 (8.23e+04 1.11e+05)
[11/09 21:36:07    545s]               Est.  stn bbox = 2.272e+05 (9.92e+04 1.28e+05)
[11/09 21:36:07    545s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1687.3M
[11/09 21:36:07    545s] Iteration  3: Total net bbox = 1.709e+05 (8.99e+04 8.10e+04)
[11/09 21:36:07    545s]               Est.  stn bbox = 2.206e+05 (1.14e+05 1.06e+05)
[11/09 21:36:07    545s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:07    545s] Total number of setup views is 1.
[11/09 21:36:07    545s] Total number of active setup views is 1.
[11/09 21:36:07    546s] Iteration  4: Total net bbox = 1.530e+05 (8.19e+04 7.11e+04)
[11/09 21:36:07    546s]               Est.  stn bbox = 2.004e+05 (1.04e+05 9.60e+04)
[11/09 21:36:07    546s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:07    546s] Iteration  5: Total net bbox = 1.226e+05 (6.63e+04 5.63e+04)
[11/09 21:36:07    546s]               Est.  stn bbox = 1.654e+05 (8.45e+04 8.09e+04)
[11/09 21:36:07    546s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:07    546s] Iteration  6: Total net bbox = 1.064e+05 (5.80e+04 4.84e+04)
[11/09 21:36:07    546s]               Est.  stn bbox = 1.463e+05 (7.35e+04 7.28e+04)
[11/09 21:36:07    546s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:07    546s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:36:07    546s] Congestion driven padding in post-place stage.
[11/09 21:36:07    546s] Congestion driven padding increases utilization from 0.009 to 0.009
[11/09 21:36:07    546s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:07    546s] Iteration  7: Total net bbox = 1.101e+05 (6.09e+04 4.91e+04)
[11/09 21:36:07    546s]               Est.  stn bbox = 1.502e+05 (7.66e+04 7.36e+04)
[11/09 21:36:07    546s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:07    546s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:36:07    546s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:36:07    546s] Iteration  8: Total net bbox = 1.101e+05 (6.09e+04 4.91e+04)
[11/09 21:36:07    546s]               Est.  stn bbox = 1.502e+05 (7.66e+04 7.36e+04)
[11/09 21:36:07    546s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:08    546s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:36:08    546s] Congestion driven padding in post-place stage.
[11/09 21:36:08    546s] Congestion driven padding increases utilization from 0.009 to 0.009
[11/09 21:36:08    546s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:08    546s] Iteration  9: Total net bbox = 1.195e+05 (6.43e+04 5.52e+04)
[11/09 21:36:08    546s]               Est.  stn bbox = 1.612e+05 (8.13e+04 7.99e+04)
[11/09 21:36:08    546s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1703.3M
[11/09 21:36:08    547s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:36:08    547s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:36:08    547s] Iteration 10: Total net bbox = 1.195e+05 (6.43e+04 5.52e+04)
[11/09 21:36:08    547s]               Est.  stn bbox = 1.612e+05 (8.13e+04 7.99e+04)
[11/09 21:36:08    547s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:08    547s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:36:08    547s] Congestion driven padding in post-place stage.
[11/09 21:36:08    547s] Congestion driven padding increases utilization from 0.009 to 0.009
[11/09 21:36:08    547s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:08    547s] Iteration 11: Total net bbox = 1.320e+05 (7.00e+04 6.20e+04)
[11/09 21:36:08    547s]               Est.  stn bbox = 1.777e+05 (8.89e+04 8.88e+04)
[11/09 21:36:08    547s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:08    547s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:36:09    547s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:36:09    547s] Iteration 12: Total net bbox = 1.320e+05 (7.00e+04 6.20e+04)
[11/09 21:36:09    547s]               Est.  stn bbox = 1.777e+05 (8.89e+04 8.88e+04)
[11/09 21:36:09    547s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1703.3M
[11/09 21:36:10    549s] Iteration 13: Total net bbox = 1.566e+05 (8.32e+04 7.34e+04)
[11/09 21:36:10    549s]               Est.  stn bbox = 2.038e+05 (1.03e+05 1.01e+05)
[11/09 21:36:10    549s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1703.3M
[11/09 21:36:10    549s] Iteration 14: Total net bbox = 1.566e+05 (8.32e+04 7.34e+04)
[11/09 21:36:10    549s]               Est.  stn bbox = 2.038e+05 (1.03e+05 1.01e+05)
[11/09 21:36:10    549s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:10    549s] Iteration 15: Total net bbox = 1.566e+05 (8.32e+04 7.34e+04)
[11/09 21:36:10    549s]               Est.  stn bbox = 2.038e+05 (1.03e+05 1.01e+05)
[11/09 21:36:10    549s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.3M
[11/09 21:36:10    549s] *** cost = 1.566e+05 (8.32e+04 7.34e+04) (cpu for global=0:00:03.3) real=0:00:03.0***
[11/09 21:36:10    549s] Info: 1 clock gating cells identified, 0 (on average) moved
[11/09 21:36:10    549s] Core Placement runtime cpu: 0:00:02.6 real: 0:00:02.0
[11/09 21:36:10    549s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:36:10    549s] Type 'man IMPSP-9025' for more detail.
[11/09 21:36:10    549s] #spOpts: mergeVia=F 
[11/09 21:36:10    549s] Core basic site is core
[11/09 21:36:10    549s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:10    549s] *** Starting refinePlace (0:09:09 mem=1571.9M) ***
[11/09 21:36:10    549s] Total net bbox length = 1.566e+05 (8.324e+04 7.335e+04) (ext = 7.337e+04)
[11/09 21:36:10    549s] Starting refinePlace ...
[11/09 21:36:10    549s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:10    549s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:10    549s] Density distribution unevenness ratio = 97.512%
[11/09 21:36:10    549s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:36:10    549s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1571.9MB) @(0:09:09 - 0:09:09).
[11/09 21:36:10    549s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:10    549s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:36:10    549s] Placement tweakage begins.
[11/09 21:36:10    549s] wire length = 1.802e+05
[11/09 21:36:10    549s] wire length = 1.757e+05
[11/09 21:36:10    549s] Placement tweakage ends.
[11/09 21:36:10    549s] Move report: tweak moves 17 insts, mean move: 36.51 um, max move: 44.64 um
[11/09 21:36:10    549s] 	Max move on inst (I0/LD/T_SR_1/U30): (5760.79, 1007.60) --> (5738.22, 1029.67)
[11/09 21:36:10    549s] Move report: legalization moves 638 insts, mean move: 15.51 um, max move: 46.04 um
[11/09 21:36:10    549s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261): (5406.55, 500.89) --> (5390.40, 471.00)
[11/09 21:36:10    549s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1571.9MB) @(0:09:09 - 0:09:09).
[11/09 21:36:10    549s] Move report: Detail placement moves 638 insts, mean move: 16.15 um, max move: 73.91 um
[11/09 21:36:10    549s] 	Max move on inst (I0/LD/TIM/U30): (5538.94, 1296.37) --> (5510.40, 1251.00)
[11/09 21:36:10    549s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1571.9MB
[11/09 21:36:10    549s] Statistics of distance of Instance movement in refine placement:
[11/09 21:36:10    549s]   maximum (X+Y) =        73.91 um
[11/09 21:36:10    549s]   inst (I0/LD/TIM/U30) with max move: (5538.94, 1296.37) -> (5510.4, 1251)
[11/09 21:36:10    549s]   mean    (X+Y) =        16.15 um
[11/09 21:36:10    549s] Total instances flipped for WireLenOpt: 53
[11/09 21:36:10    549s] Summary Report:
[11/09 21:36:10    549s] Instances move: 638 (out of 638 movable)
[11/09 21:36:10    549s] Instances flipped: 0
[11/09 21:36:10    549s] Mean displacement: 16.15 um
[11/09 21:36:10    549s] Max displacement: 73.91 um (Instance: I0/LD/TIM/U30) (5538.94, 1296.37) -> (5510.4, 1251)
[11/09 21:36:10    549s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[11/09 21:36:10    549s] Total instances moved : 638
[11/09 21:36:10    549s] Total net bbox length = 1.534e+05 (7.996e+04 7.345e+04) (ext = 7.318e+04)
[11/09 21:36:10    549s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1571.9MB
[11/09 21:36:10    549s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1571.9MB) @(0:09:09 - 0:09:09).
[11/09 21:36:10    549s] *** Finished refinePlace (0:09:09 mem=1571.9M) ***
[11/09 21:36:10    549s] *** End of Placement (cpu=0:00:03.9, real=0:00:03.0, mem=1571.9M) ***
[11/09 21:36:10    549s] #spOpts: mergeVia=F 
[11/09 21:36:10    549s] Core basic site is core
[11/09 21:36:10    549s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:10    549s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:10    549s] Density distribution unevenness ratio = 97.512%
[11/09 21:36:10    549s] *** Free Virtual Timing Model ...(mem=1571.9M)
[11/09 21:36:10    549s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:36:10    549s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:36:10    549s] Core basic site is core
[11/09 21:36:10    549s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:10    549s] #spOpts: mergeVia=F 
[11/09 21:36:11    549s] GigaOpt running with 1 threads.
[11/09 21:36:11    549s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:36:11    549s] #spOpts: mergeVia=F 
[11/09 21:36:11    549s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:36:11    549s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:36:11    549s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:36:11    549s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:36:11    549s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:36:11    549s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:36:11    549s] 	...
[11/09 21:36:11    549s] 	Reporting only the 20 first cells found...
[11/09 21:36:11    549s] 
[11/09 21:36:11    549s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1573.9M, totSessionCpu=0:09:10 **
[11/09 21:36:11    549s] *** optDesign -preCTS ***
[11/09 21:36:11    549s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:36:11    549s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:36:11    549s] Hold Target Slack: user slack 0
[11/09 21:36:11    549s] Summary for sequential cells idenfication: 
[11/09 21:36:11    549s] Identified SBFF number: 3
[11/09 21:36:11    549s] Identified MBFF number: 0
[11/09 21:36:11    549s] Not identified SBFF number: 0
[11/09 21:36:11    549s] Not identified MBFF number: 0
[11/09 21:36:11    549s] Number of sequential cells which are not FFs: 1
[11/09 21:36:11    549s] 
[11/09 21:36:11    549s] Start to check current routing status for nets...
[11/09 21:36:11    549s] Using hname+ instead name for net compare
[11/09 21:36:11    549s] All nets will be re-routed.
[11/09 21:36:11    549s] End to check current routing status for nets (mem=1573.9M)
[11/09 21:36:11    549s] ### Creating LA Mngr. totSessionCpu=0:09:10 mem=1573.9M
[11/09 21:36:11    549s] ### Creating LA Mngr, finished. totSessionCpu=0:09:10 mem=1573.9M
[11/09 21:36:11    549s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:36:11    549s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:36:11    549s] [PSP] Initial Peak syMemory usage = 1573.9 MB
[11/09 21:36:11    549s] (I)       Reading DB...
[11/09 21:36:11    549s] (I)       congestionReportName   : 
[11/09 21:36:11    549s] (I)       layerRangeFor2DCongestion : 
[11/09 21:36:11    549s] (I)       buildTerm2TermWires    : 1
[11/09 21:36:11    549s] (I)       doTrackAssignment      : 1
[11/09 21:36:11    549s] (I)       dumpBookshelfFiles     : 0
[11/09 21:36:11    549s] (I)       numThreads             : 1
[11/09 21:36:11    549s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:36:11    549s] (I)       honorPin               : false
[11/09 21:36:11    549s] (I)       honorPinGuide          : true
[11/09 21:36:11    549s] (I)       honorPartition         : false
[11/09 21:36:11    549s] (I)       allowPartitionCrossover: false
[11/09 21:36:11    549s] (I)       honorSingleEntry       : true
[11/09 21:36:11    549s] (I)       honorSingleEntryStrong : true
[11/09 21:36:11    549s] (I)       handleViaSpacingRule   : false
[11/09 21:36:11    549s] (I)       handleEolSpacingRule   : false
[11/09 21:36:11    549s] (I)       PDConstraint           : none
[11/09 21:36:11    549s] (I)       expBetterNDRHandling   : false
[11/09 21:36:11    549s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:36:11    549s] (I)       routingEffortLevel     : 3
[11/09 21:36:11    549s] (I)       effortLevel            : standard
[11/09 21:36:11    549s] [NR-eGR] minRouteLayer          : 2
[11/09 21:36:11    549s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:36:11    549s] (I)       numRowsPerGCell        : 1
[11/09 21:36:11    549s] (I)       speedUpLargeDesign     : 0
[11/09 21:36:11    549s] (I)       speedUpBlkViolationClean: 1
[11/09 21:36:11    549s] (I)       multiThreadingTA       : 1
[11/09 21:36:11    549s] (I)       blockedPinEscape       : 1
[11/09 21:36:11    549s] (I)       blkAwareLayerSwitching : 1
[11/09 21:36:11    549s] (I)       betterClockWireModeling: 1
[11/09 21:36:11    549s] (I)       congestionCleanMode    : 0
[11/09 21:36:11    549s] (I)       optimizationMode       : false
[11/09 21:36:11    549s] (I)       routeSecondPG          : false
[11/09 21:36:11    549s] (I)       punchThroughDistance   : 500.00
[11/09 21:36:11    549s] (I)       scenicBound            : 1.15
[11/09 21:36:11    549s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:36:11    549s] (I)       source-to-sink ratio   : 0.00
[11/09 21:36:11    549s] (I)       targetCongestionRatioH : 1.00
[11/09 21:36:11    549s] (I)       targetCongestionRatioV : 1.00
[11/09 21:36:11    549s] (I)       layerCongestionRatio   : 0.70
[11/09 21:36:11    549s] (I)       m1CongestionRatio      : 0.10
[11/09 21:36:11    549s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:36:11    549s] (I)       localRouteEffort       : 1.00
[11/09 21:36:11    549s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:36:11    549s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:36:11    549s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:36:11    549s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:36:11    549s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:36:11    549s] (I)       blockTrack             : 
[11/09 21:36:11    549s] (I)       routeVias              : 
[11/09 21:36:11    549s] (I)       readTROption           : true
[11/09 21:36:11    549s] (I)       extraSpacingFactor     : 1.00
[11/09 21:36:11    549s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:36:11    549s] (I)       routeSelectedNetsOnly  : false
[11/09 21:36:11    549s] (I)       before initializing RouteDB syMemory usage = 1573.9 MB
[11/09 21:36:11    549s] (I)       starting read tracks
[11/09 21:36:11    549s] (I)       build grid graph
[11/09 21:36:11    549s] (I)       build grid graph start
[11/09 21:36:11    549s] [NR-eGR] Layer1 has no routable track
[11/09 21:36:11    549s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:36:11    549s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:36:11    549s] (I)       build grid graph end
[11/09 21:36:11    549s] (I)       numViaLayers=2
[11/09 21:36:11    549s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:36:11    549s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:36:11    549s] (I)       end build via table
[11/09 21:36:11    549s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:36:11    549s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:36:11    549s] (I)       readDataFromPlaceDB
[11/09 21:36:11    549s] (I)       Read net information..
[11/09 21:36:11    549s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:36:11    549s] (I)       Read testcase time = 0.000 seconds
[11/09 21:36:11    549s] 
[11/09 21:36:11    549s] (I)       build grid graph start
[11/09 21:36:11    549s] (I)       build grid graph end
[11/09 21:36:11    549s] (I)       Model blockage into capacity
[11/09 21:36:11    549s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:36:11    549s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:36:11    549s] (I)       blocked area on Layer2 : 3280857570000  (4.79%)
[11/09 21:36:11    549s] (I)       blocked area on Layer3 : 1775168010000  (2.59%)
[11/09 21:36:11    549s] (I)       Modeling time = 0.010 seconds
[11/09 21:36:11    549s] 
[11/09 21:36:11    549s] (I)       totalPins=2211  totalGlobalPin=2110 (95.43%)
[11/09 21:36:11    549s] (I)       Number of ignored nets = 16
[11/09 21:36:11    549s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:36:11    549s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:36:11    549s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:36:11    549s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:36:11    549s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:36:11    549s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:36:11    549s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:36:11    549s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:36:11    549s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:36:11    549s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:36:11    549s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1573.9 MB
[11/09 21:36:11    549s] (I)       Layer1  viaCost=200.00
[11/09 21:36:11    549s] (I)       Layer2  viaCost=100.00
[11/09 21:36:11    549s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:36:11    549s] (I)       routing area        :  (0, 0) - (8296800, 8262000)
[11/09 21:36:11    549s] (I)       core area           :  (350400, 351000) - (7946400, 7911000)
[11/09 21:36:11    549s] (I)       Site Width          :  2400  (dbu)
[11/09 21:36:11    549s] (I)       Row Height          : 30000  (dbu)
[11/09 21:36:11    549s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:36:11    549s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:36:11    549s] (I)       grid                :   276   275     3
[11/09 21:36:11    549s] (I)       vertical capacity   :     0 30000     0
[11/09 21:36:11    549s] (I)       horizontal capacity :     0     0 30000
[11/09 21:36:11    549s] (I)       Default wire width  :   900   900  1500
[11/09 21:36:11    549s] (I)       Default wire space  :   900   900   900
[11/09 21:36:11    549s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:36:11    549s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:36:11    549s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:36:11    549s] (I)       Total num of tracks :     0  3457  2754
[11/09 21:36:11    549s] (I)       Num of masks        :     1     1     1
[11/09 21:36:11    549s] (I)       Num of trim masks   :     0     0     0
[11/09 21:36:11    549s] (I)       --------------------------------------------------------
[11/09 21:36:11    549s] 
[11/09 21:36:11    549s] [NR-eGR] ============ Routing rule table ============
[11/09 21:36:11    549s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:36:11    549s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:36:11    549s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:36:11    549s] [NR-eGR] ========================================
[11/09 21:36:11    549s] [NR-eGR] 
[11/09 21:36:11    549s] (I)       After initializing earlyGlobalRoute syMemory usage = 1577.0 MB
[11/09 21:36:11    549s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:36:11    549s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:36:11    549s] (I)       ============= Initialization =============
[11/09 21:36:11    549s] (I)       total 2D Cap : 1683287 = (750526 H, 932761 V)
[11/09 21:36:11    549s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:36:11    549s] (I)       ============  Phase 1a Route ============
[11/09 21:36:11    549s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:36:11    549s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:36:11    549s] (I)       Usage: 5675 = (2924 H, 2751 V) = (0.39% H, 0.29% V) = (8.772e+04um H, 8.253e+04um V)
[11/09 21:36:11    549s] (I)       
[11/09 21:36:11    549s] (I)       ============  Phase 1b Route ============
[11/09 21:36:11    549s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:36:11    549s] (I)       Usage: 5676 = (2925 H, 2751 V) = (0.39% H, 0.29% V) = (8.775e+04um H, 8.253e+04um V)
[11/09 21:36:11    549s] (I)       
[11/09 21:36:11    549s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702800e+05um
[11/09 21:36:11    549s] (I)       ============  Phase 1c Route ============
[11/09 21:36:11    549s] (I)       Level2 Grid: 56 x 55
[11/09 21:36:11    549s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:36:11    549s] (I)       Usage: 5676 = (2925 H, 2751 V) = (0.39% H, 0.29% V) = (8.775e+04um H, 8.253e+04um V)
[11/09 21:36:11    549s] (I)       
[11/09 21:36:11    549s] (I)       ============  Phase 1d Route ============
[11/09 21:36:11    549s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:36:11    549s] (I)       Usage: 5676 = (2925 H, 2751 V) = (0.39% H, 0.29% V) = (8.775e+04um H, 8.253e+04um V)
[11/09 21:36:11    549s] (I)       
[11/09 21:36:11    549s] (I)       ============  Phase 1e Route ============
[11/09 21:36:11    549s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:36:11    549s] (I)       Usage: 5676 = (2925 H, 2751 V) = (0.39% H, 0.29% V) = (8.775e+04um H, 8.253e+04um V)
[11/09 21:36:11    549s] (I)       
[11/09 21:36:11    549s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702800e+05um
[11/09 21:36:11    549s] [NR-eGR] 
[11/09 21:36:11    549s] (I)       ============  Phase 1l Route ============
[11/09 21:36:11    549s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:36:11    549s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:36:11    549s] (I)       total 2D Cap : 1683657 = (750594 H, 933063 V)
[11/09 21:36:11    549s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:36:11    549s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:36:11    549s] (I)       ============= track Assignment ============
[11/09 21:36:11    549s] (I)       extract Global 3D Wires
[11/09 21:36:11    549s] (I)       Extract Global WL : time=0.00
[11/09 21:36:11    549s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:36:11    549s] (I)       Initialization real time=0.00 seconds
[11/09 21:36:11    549s] (I)       Kernel real time=0.01 seconds
[11/09 21:36:11    549s] (I)       End Greedy Track Assignment
[11/09 21:36:11    549s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:36:11    549s] [NR-eGR] Layer2(metal2)(V) length: 8.614950e+04um, number of vias: 3354
[11/09 21:36:11    549s] [NR-eGR] Layer3(metal3)(H) length: 9.104640e+04um, number of vias: 0
[11/09 21:36:11    549s] [NR-eGR] Total length: 1.771959e+05um, number of vias: 5549
[11/09 21:36:11    549s] [NR-eGR] End Peak syMemory usage = 1569.9 MB
[11/09 21:36:11    549s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[11/09 21:36:11    549s] ### Creating LA Mngr. totSessionCpu=0:09:10 mem=1569.9M
[11/09 21:36:11    549s] Updating RC grid for preRoute extraction ...
[11/09 21:36:11    549s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:11    549s] Initializing multi-corner resistance tables ...
[11/09 21:36:11    549s] ### Creating LA Mngr, finished. totSessionCpu=0:09:10 mem=1569.9M
[11/09 21:36:11    549s] Extraction called for design 'layout_lab_design' of instances=662 and nets=677 using extraction engine 'preRoute' .
[11/09 21:36:11    549s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:11    549s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:11    549s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:11    549s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:11    549s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:11    549s]       RC Corner Indexes            0   
[11/09 21:36:11    549s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:11    549s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:11    549s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:11    549s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:11    549s] Shrink Factor                : 1.00000
[11/09 21:36:11    549s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:11    549s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:11    549s] Using capacitance table file ...
[11/09 21:36:11    549s] Updating RC grid for preRoute extraction ...
[11/09 21:36:11    549s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:11    549s] Initializing multi-corner resistance tables ...
[11/09 21:36:11    549s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1569.902M)
[11/09 21:36:11    549s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:36:11    549s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:11    549s] ### Creating PhyDesignMc. totSessionCpu=0:09:10 mem=1569.9M
[11/09 21:36:11    549s] #spOpts: mergeVia=F 
[11/09 21:36:11    549s] Core basic site is core
[11/09 21:36:11    549s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:11    549s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:10 mem=1569.9M
[11/09 21:36:11    549s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:11    549s] ### Creating PhyDesignMc. totSessionCpu=0:09:10 mem=1569.9M
[11/09 21:36:11    549s] #spOpts: mergeVia=F 
[11/09 21:36:11    549s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:10 mem=1569.9M
[11/09 21:36:11    549s] *** Starting optimizing excluded clock nets MEM= 1569.9M) ***
[11/09 21:36:11    549s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1569.9M) ***
[11/09 21:36:11    549s] #################################################################################
[11/09 21:36:11    549s] # Design Stage: PreRoute
[11/09 21:36:11    549s] # Design Name: layout_lab_design
[11/09 21:36:11    549s] # Design Mode: 90nm
[11/09 21:36:11    549s] # Analysis Mode: MMMC OCV 
[11/09 21:36:11    549s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:11    549s] # Signoff Settings: SI Off 
[11/09 21:36:11    549s] #################################################################################
[11/09 21:36:11    549s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:11    549s] Calculate early delays in OCV mode...
[11/09 21:36:11    549s] Calculate late delays in OCV mode...
[11/09 21:36:11    549s] Topological Sorting (CPU = 0:00:00.0, MEM = 1569.9M, InitMEM = 1569.9M)
[11/09 21:36:11    550s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:11    550s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:11    550s] Total number of fetched objects 666
[11/09 21:36:11    550s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:11    550s] End delay calculation. (MEM=1637.34 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:36:11    550s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1637.3M) ***
[11/09 21:36:11    550s] The useful skew maximum allowed delay is: 0.3
[11/09 21:36:11    550s] Begin: GigaOpt high fanout net optimization
[11/09 21:36:11    550s] Info: 16 io nets excluded
[11/09 21:36:11    550s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:11    550s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:11    550s] ### Creating PhyDesignMc. totSessionCpu=0:09:10 mem=1653.3M
[11/09 21:36:11    550s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:10 mem=1653.3M
[11/09 21:36:11    550s] ### Creating LA Mngr. totSessionCpu=0:09:10 mem=1653.3M
[11/09 21:36:11    550s] ### Creating LA Mngr, finished. totSessionCpu=0:09:10 mem=1653.3M
[11/09 21:36:11    550s] ### Creating LA Mngr. totSessionCpu=0:09:10 mem=1659.6M
[11/09 21:36:11    550s] ### Creating LA Mngr, finished. totSessionCpu=0:09:10 mem=1659.6M
[11/09 21:36:11    550s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:11    550s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:36:11    550s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:11    550s] |     0.55%|        -|   0.100|   0.000|   0:00:00.0| 1774.1M|
[11/09 21:36:11    550s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:11    550s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:11    550s] |     0.55%|        -|   0.100|   0.000|   0:00:00.0| 1774.1M|
[11/09 21:36:11    550s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:11    550s] 
[11/09 21:36:11    550s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1774.1M) ***
[11/09 21:36:11    550s] End: GigaOpt high fanout net optimization
[11/09 21:36:11    550s] Begin: GigaOpt DRV Optimization
[11/09 21:36:11    550s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:36:11    550s] Info: 16 io nets excluded
[11/09 21:36:11    550s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:11    550s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:11    550s] ### Creating PhyDesignMc. totSessionCpu=0:09:11 mem=1755.0M
[11/09 21:36:11    550s] #spOpts: mergeVia=F 
[11/09 21:36:11    550s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:11 mem=1755.0M
[11/09 21:36:11    550s] ### Creating LA Mngr. totSessionCpu=0:09:11 mem=1755.0M
[11/09 21:36:11    550s] ### Creating LA Mngr, finished. totSessionCpu=0:09:11 mem=1755.0M
[11/09 21:36:11    550s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:11    550s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:36:11    550s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:11    550s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:36:11    550s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:11    550s] Info: violation cost 31.259567 (cap = 31.259567, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:11    550s] |     0   |     0   |    30   |     30  |     0   |     0   |     0   |     0   | 0.28 |          0|          0|          0|   0.55  |            |           |
[11/09 21:36:12    550s] Info: violation cost 0.018427 (cap = 0.018427, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:12    550s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.23 |         28|          5|          0|   0.56  |   0:00:01.0|    1774.1M|
[11/09 21:36:12    550s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:12    550s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          1|   0.56  |   0:00:00.0|    1774.1M|
[11/09 21:36:12    550s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:12    550s] 
[11/09 21:36:12    550s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1774.1M) ***
[11/09 21:36:12    550s] 
[11/09 21:36:12    550s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:36:12    550s] End: GigaOpt DRV Optimization
[11/09 21:36:12    550s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1630.3M, totSessionCpu=0:09:11 **
[11/09 21:36:12    550s] Begin: GigaOpt Global Optimization
[11/09 21:36:12    550s] *info: use new DP (enabled)
[11/09 21:36:12    550s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:36:12    550s] Info: 16 io nets excluded
[11/09 21:36:12    550s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:12    550s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:36:12    550s] ### Creating PhyDesignMc. totSessionCpu=0:09:11 mem=1630.3M
[11/09 21:36:12    550s] #spOpts: mergeVia=F 
[11/09 21:36:12    550s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:11 mem=1630.3M
[11/09 21:36:12    550s] ### Creating LA Mngr. totSessionCpu=0:09:11 mem=1630.3M
[11/09 21:36:12    550s] ### Creating LA Mngr, finished. totSessionCpu=0:09:11 mem=1630.3M
[11/09 21:36:12    551s] *info: 16 io nets excluded
[11/09 21:36:12    551s] *info: 2 clock nets excluded
[11/09 21:36:12    551s] *info: 2 special nets excluded.
[11/09 21:36:12    551s] *info: 11 no-driver nets excluded.
[11/09 21:36:12    551s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:36:12    551s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:12    551s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:36:12    551s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:12    551s] |   0.000|   0.000|     0.56%|   0:00:00.0| 1779.9M|     osu05|       NA| NA                                                 |
[11/09 21:36:12    551s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:12    551s] 
[11/09 21:36:12    551s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1779.9M) ***
[11/09 21:36:12    551s] 
[11/09 21:36:12    551s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1779.9M) ***
[11/09 21:36:12    551s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:36:12    551s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:36:12    551s] End: GigaOpt Global Optimization
[11/09 21:36:12    551s] 
[11/09 21:36:12    551s] Active setup views:
[11/09 21:36:12    551s]  osu05
[11/09 21:36:12    551s]   Dominating endpoints: 0
[11/09 21:36:12    551s]   Dominating TNS: -0.000
[11/09 21:36:12    551s] 
[11/09 21:36:12    551s] *** Timing Is met
[11/09 21:36:12    551s] *** Check timing (0:00:00.0)
[11/09 21:36:12    551s] Info: 16 io nets excluded
[11/09 21:36:12    551s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:12    551s] ### Creating LA Mngr. totSessionCpu=0:09:11 mem=1644.3M
[11/09 21:36:12    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:11 mem=1644.3M
[11/09 21:36:12    551s] **INFO: Flow update: Design is easy to close.
[11/09 21:36:12    551s] *** Timing Is met
[11/09 21:36:12    551s] *** Check timing (0:00:00.0)
[11/09 21:36:12    551s] *** Timing Is met
[11/09 21:36:12    551s] *** Check timing (0:00:00.0)
[11/09 21:36:12    551s] Info: 16 io nets excluded
[11/09 21:36:12    551s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:12    551s] ### Creating LA Mngr. totSessionCpu=0:09:11 mem=1638.7M
[11/09 21:36:12    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:11 mem=1638.7M
[11/09 21:36:12    551s] Begin: Area Reclaim Optimization
[11/09 21:36:12    551s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:12    551s] ### Creating PhyDesignMc. totSessionCpu=0:09:11 mem=1776.3M
[11/09 21:36:12    551s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:12 mem=1776.3M
[11/09 21:36:12    551s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=1776.3M
[11/09 21:36:12    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:12 mem=1776.3M
[11/09 21:36:12    551s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.56
[11/09 21:36:12    551s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:12    551s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:36:12    551s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:12    551s] |     0.56%|        -|   0.000|   0.000|   0:00:00.0| 1776.3M|
[11/09 21:36:13    551s] |     0.56%|        2|   0.000|   0.000|   0:00:01.0| 1776.3M|
[11/09 21:36:13    551s] |     0.56%|        0|   0.000|   0.000|   0:00:00.0| 1776.3M|
[11/09 21:36:13    551s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:13    551s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.56
[11/09 21:36:13    551s] 
[11/09 21:36:13    551s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 0 **
[11/09 21:36:13    551s] --------------------------------------------------------------
[11/09 21:36:13    551s] |                                   | Total     | Sequential |
[11/09 21:36:13    551s] --------------------------------------------------------------
[11/09 21:36:13    551s] | Num insts resized                 |       0  |       0    |
[11/09 21:36:13    551s] | Num insts undone                  |       0  |       0    |
[11/09 21:36:13    551s] | Num insts Downsized               |       0  |       0    |
[11/09 21:36:13    551s] | Num insts Samesized               |       0  |       0    |
[11/09 21:36:13    551s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:36:13    551s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:36:13    551s] --------------------------------------------------------------
[11/09 21:36:13    551s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
[11/09 21:36:13    551s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1642.74M, totSessionCpu=0:09:12).
[11/09 21:36:13    551s] *** Steiner Routed Nets: 11.047%; Threshold: 100; Threshold for Hold: 100
[11/09 21:36:13    551s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=1642.7M
[11/09 21:36:13    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:12 mem=1642.7M
[11/09 21:36:13    551s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:36:13    551s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:36:13    551s] [NR-eGR] Initial Peak syMemory usage = 1642.7 MB
[11/09 21:36:13    551s] (I)       Reading DB...
[11/09 21:36:13    551s] (I)       congestionReportName   : 
[11/09 21:36:13    551s] (I)       layerRangeFor2DCongestion : 
[11/09 21:36:13    551s] (I)       buildTerm2TermWires    : 1
[11/09 21:36:13    551s] (I)       doTrackAssignment      : 1
[11/09 21:36:13    551s] (I)       dumpBookshelfFiles     : 0
[11/09 21:36:13    551s] (I)       numThreads             : 1
[11/09 21:36:13    551s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:36:13    551s] (I)       honorPin               : false
[11/09 21:36:13    551s] (I)       honorPinGuide          : true
[11/09 21:36:13    551s] (I)       honorPartition         : false
[11/09 21:36:13    551s] (I)       allowPartitionCrossover: false
[11/09 21:36:13    551s] (I)       honorSingleEntry       : true
[11/09 21:36:13    551s] (I)       honorSingleEntryStrong : true
[11/09 21:36:13    551s] (I)       handleViaSpacingRule   : false
[11/09 21:36:13    551s] (I)       handleEolSpacingRule   : false
[11/09 21:36:13    551s] (I)       PDConstraint           : none
[11/09 21:36:13    551s] (I)       expBetterNDRHandling   : false
[11/09 21:36:13    551s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:36:13    551s] (I)       routingEffortLevel     : 3
[11/09 21:36:13    551s] (I)       effortLevel            : standard
[11/09 21:36:13    551s] [NR-eGR] minRouteLayer          : 2
[11/09 21:36:13    551s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:36:13    551s] (I)       numRowsPerGCell        : 1
[11/09 21:36:13    551s] (I)       speedUpLargeDesign     : 0
[11/09 21:36:13    551s] (I)       speedUpBlkViolationClean: 1
[11/09 21:36:13    551s] (I)       multiThreadingTA       : 1
[11/09 21:36:13    551s] (I)       blockedPinEscape       : 1
[11/09 21:36:13    551s] (I)       blkAwareLayerSwitching : 1
[11/09 21:36:13    551s] (I)       betterClockWireModeling: 1
[11/09 21:36:13    551s] (I)       congestionCleanMode    : 0
[11/09 21:36:13    551s] (I)       optimizationMode       : false
[11/09 21:36:13    551s] (I)       routeSecondPG          : false
[11/09 21:36:13    551s] (I)       punchThroughDistance   : 500.00
[11/09 21:36:13    551s] (I)       scenicBound            : 1.15
[11/09 21:36:13    551s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:36:13    551s] (I)       source-to-sink ratio   : 0.00
[11/09 21:36:13    551s] (I)       targetCongestionRatioH : 1.00
[11/09 21:36:13    551s] (I)       targetCongestionRatioV : 1.00
[11/09 21:36:13    551s] (I)       layerCongestionRatio   : 0.70
[11/09 21:36:13    551s] (I)       m1CongestionRatio      : 0.10
[11/09 21:36:13    551s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:36:13    551s] (I)       localRouteEffort       : 1.00
[11/09 21:36:13    551s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:36:13    551s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:36:13    551s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:36:13    551s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:36:13    551s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:36:13    551s] (I)       blockTrack             : 
[11/09 21:36:13    551s] (I)       routeVias              : 
[11/09 21:36:13    551s] (I)       readTROption           : true
[11/09 21:36:13    551s] (I)       extraSpacingFactor     : 1.00
[11/09 21:36:13    551s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:36:13    551s] (I)       routeSelectedNetsOnly  : false
[11/09 21:36:13    551s] (I)       before initializing RouteDB syMemory usage = 1642.7 MB
[11/09 21:36:13    551s] (I)       starting read tracks
[11/09 21:36:13    551s] (I)       build grid graph
[11/09 21:36:13    551s] (I)       build grid graph start
[11/09 21:36:13    551s] [NR-eGR] Layer1 has no routable track
[11/09 21:36:13    551s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:36:13    551s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:36:13    551s] (I)       build grid graph end
[11/09 21:36:13    551s] (I)       numViaLayers=2
[11/09 21:36:13    551s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:36:13    551s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:36:13    551s] (I)       end build via table
[11/09 21:36:13    551s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:36:13    551s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:36:13    551s] (I)       readDataFromPlaceDB
[11/09 21:36:13    551s] (I)       Read net information..
[11/09 21:36:13    551s] [NR-eGR] Read numTotalNets=697  numIgnoredNets=18
[11/09 21:36:13    551s] (I)       Read testcase time = 0.000 seconds
[11/09 21:36:13    551s] 
[11/09 21:36:13    551s] (I)       build grid graph start
[11/09 21:36:13    551s] (I)       build grid graph end
[11/09 21:36:13    551s] (I)       Model blockage into capacity
[11/09 21:36:13    551s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:36:13    551s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:36:13    551s] (I)       blocked area on Layer2 : 3280857570000  (4.79%)
[11/09 21:36:13    551s] (I)       blocked area on Layer3 : 1775168010000  (2.59%)
[11/09 21:36:13    551s] (I)       Modeling time = 0.010 seconds
[11/09 21:36:13    551s] 
[11/09 21:36:13    551s] (I)       totalPins=2269  totalGlobalPin=2128 (93.79%)
[11/09 21:36:13    551s] (I)       Number of ignored nets = 18
[11/09 21:36:13    551s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:36:13    551s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:36:13    551s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:36:13    551s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:36:13    551s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:36:13    551s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:36:13    551s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:36:13    551s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:36:13    551s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:36:13    551s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:36:13    551s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1642.7 MB
[11/09 21:36:13    551s] (I)       Layer1  viaCost=200.00
[11/09 21:36:13    551s] (I)       Layer2  viaCost=100.00
[11/09 21:36:13    551s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:36:13    551s] (I)       routing area        :  (0, 0) - (8296800, 8262000)
[11/09 21:36:13    551s] (I)       core area           :  (350400, 351000) - (7946400, 7911000)
[11/09 21:36:13    551s] (I)       Site Width          :  2400  (dbu)
[11/09 21:36:13    551s] (I)       Row Height          : 30000  (dbu)
[11/09 21:36:13    551s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:36:13    551s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:36:13    551s] (I)       grid                :   276   275     3
[11/09 21:36:13    551s] (I)       vertical capacity   :     0 30000     0
[11/09 21:36:13    551s] (I)       horizontal capacity :     0     0 30000
[11/09 21:36:13    551s] (I)       Default wire width  :   900   900  1500
[11/09 21:36:13    551s] (I)       Default wire space  :   900   900   900
[11/09 21:36:13    551s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:36:13    551s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:36:13    551s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:36:13    551s] (I)       Total num of tracks :     0  3457  2754
[11/09 21:36:13    551s] (I)       Num of masks        :     1     1     1
[11/09 21:36:13    551s] (I)       Num of trim masks   :     0     0     0
[11/09 21:36:13    551s] (I)       --------------------------------------------------------
[11/09 21:36:13    551s] 
[11/09 21:36:13    551s] [NR-eGR] ============ Routing rule table ============
[11/09 21:36:13    551s] [NR-eGR] Rule id 0. Nets 679 
[11/09 21:36:13    551s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:36:13    551s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:36:13    551s] [NR-eGR] ========================================
[11/09 21:36:13    551s] [NR-eGR] 
[11/09 21:36:13    551s] (I)       After initializing earlyGlobalRoute syMemory usage = 1645.8 MB
[11/09 21:36:13    551s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:36:13    551s] (I)       ============= Initialization =============
[11/09 21:36:13    551s] (I)       total 2D Cap : 1683287 = (750526 H, 932761 V)
[11/09 21:36:13    551s] [NR-eGR] Layer group 1: route 679 net(s) in layer range [2, 3]
[11/09 21:36:13    551s] (I)       ============  Phase 1a Route ============
[11/09 21:36:13    551s] (I)       Phase 1a runs 0.01 seconds
[11/09 21:36:13    551s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:36:13    551s] (I)       Usage: 5677 = (2928 H, 2749 V) = (0.39% H, 0.29% V) = (8.784e+04um H, 8.247e+04um V)
[11/09 21:36:13    551s] (I)       
[11/09 21:36:13    551s] (I)       ============  Phase 1b Route ============
[11/09 21:36:13    551s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:36:13    551s] (I)       Usage: 5678 = (2929 H, 2749 V) = (0.39% H, 0.29% V) = (8.787e+04um H, 8.247e+04um V)
[11/09 21:36:13    551s] (I)       
[11/09 21:36:13    551s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703400e+05um
[11/09 21:36:13    551s] (I)       ============  Phase 1c Route ============
[11/09 21:36:13    551s] (I)       Level2 Grid: 56 x 55
[11/09 21:36:13    551s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:36:13    551s] (I)       Usage: 5678 = (2929 H, 2749 V) = (0.39% H, 0.29% V) = (8.787e+04um H, 8.247e+04um V)
[11/09 21:36:13    551s] (I)       
[11/09 21:36:13    551s] (I)       ============  Phase 1d Route ============
[11/09 21:36:13    551s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:36:13    551s] (I)       Usage: 5678 = (2929 H, 2749 V) = (0.39% H, 0.29% V) = (8.787e+04um H, 8.247e+04um V)
[11/09 21:36:13    551s] (I)       
[11/09 21:36:13    551s] (I)       ============  Phase 1e Route ============
[11/09 21:36:13    551s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:36:13    551s] (I)       Usage: 5678 = (2929 H, 2749 V) = (0.39% H, 0.29% V) = (8.787e+04um H, 8.247e+04um V)
[11/09 21:36:13    551s] (I)       
[11/09 21:36:13    551s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703400e+05um
[11/09 21:36:13    551s] [NR-eGR] 
[11/09 21:36:13    551s] (I)       ============  Phase 1l Route ============
[11/09 21:36:13    551s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:36:13    551s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:36:13    551s] (I)       total 2D Cap : 1683657 = (750594 H, 933063 V)
[11/09 21:36:13    551s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:36:13    551s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:36:13    551s] (I)       ============= track Assignment ============
[11/09 21:36:13    551s] (I)       extract Global 3D Wires
[11/09 21:36:13    551s] (I)       Extract Global WL : time=0.00
[11/09 21:36:13    551s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:36:13    551s] (I)       Initialization real time=0.00 seconds
[11/09 21:36:13    551s] (I)       Kernel real time=0.01 seconds
[11/09 21:36:13    551s] (I)       End Greedy Track Assignment
[11/09 21:36:13    551s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2253
[11/09 21:36:13    551s] [NR-eGR] Layer2(metal2)(V) length: 8.611650e+04um, number of vias: 3375
[11/09 21:36:13    551s] [NR-eGR] Layer3(metal3)(H) length: 9.123360e+04um, number of vias: 0
[11/09 21:36:13    551s] [NR-eGR] Total length: 1.773501e+05um, number of vias: 5628
[11/09 21:36:13    551s] [NR-eGR] End Peak syMemory usage = 1620.5 MB
[11/09 21:36:13    551s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[11/09 21:36:13    551s] Extraction called for design 'layout_lab_design' of instances=693 and nets=708 using extraction engine 'preRoute' .
[11/09 21:36:13    551s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:13    551s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:13    551s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:13    551s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:13    551s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:13    551s]       RC Corner Indexes            0   
[11/09 21:36:13    551s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:13    551s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:13    551s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:13    551s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:13    551s] Shrink Factor                : 1.00000
[11/09 21:36:13    551s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:13    551s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:13    551s] Using capacitance table file ...
[11/09 21:36:13    551s] Updating RC grid for preRoute extraction ...
[11/09 21:36:13    551s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:13    551s] Initializing multi-corner resistance tables ...
[11/09 21:36:13    551s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1620.539M)
[11/09 21:36:13    551s] Compute RC Scale Done ...
[11/09 21:36:13    551s] #################################################################################
[11/09 21:36:13    551s] # Design Stage: PreRoute
[11/09 21:36:13    551s] # Design Name: layout_lab_design
[11/09 21:36:13    551s] # Design Mode: 90nm
[11/09 21:36:13    551s] # Analysis Mode: MMMC OCV 
[11/09 21:36:13    551s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:13    551s] # Signoff Settings: SI Off 
[11/09 21:36:13    551s] #################################################################################
[11/09 21:36:13    551s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:13    551s] Calculate early delays in OCV mode...
[11/09 21:36:13    551s] Calculate late delays in OCV mode...
[11/09 21:36:13    551s] Topological Sorting (CPU = 0:00:00.0, MEM = 1675.8M, InitMEM = 1675.8M)
[11/09 21:36:13    551s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:13    551s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:13    551s] Total number of fetched objects 697
[11/09 21:36:13    551s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:13    551s] End delay calculation. (MEM=1667.97 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:36:13    551s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1668.0M) ***
[11/09 21:36:13    552s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:36:13    552s] Info: 16 io nets excluded
[11/09 21:36:13    552s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:13    552s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:13    552s] ### Creating PhyDesignMc. totSessionCpu=0:09:12 mem=1668.0M
[11/09 21:36:13    552s] Core basic site is core
[11/09 21:36:13    552s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:13    552s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:12 mem=1668.0M
[11/09 21:36:13    552s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=1668.0M
[11/09 21:36:13    552s] ### Creating LA Mngr, finished. totSessionCpu=0:09:12 mem=1668.0M
[11/09 21:36:13    552s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:13    552s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:36:13    552s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:13    552s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:36:13    552s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:13    552s] Info: violation cost 0.017300 (cap = 0.017300, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:13    552s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|   0.56  |            |           |
[11/09 21:36:13    552s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:13    552s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          2|          0|          0|   0.56  |   0:00:00.0|    1761.3M|
[11/09 21:36:13    552s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:13    552s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|   0.56  |   0:00:00.0|    1761.3M|
[11/09 21:36:13    552s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:13    552s] 
[11/09 21:36:13    552s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1761.3M) ***
[11/09 21:36:13    552s] 
[11/09 21:36:13    552s] *** Starting refinePlace (0:09:12 mem=1777.3M) ***
[11/09 21:36:13    552s] Total net bbox length = 1.545e+05 (8.057e+04 7.395e+04) (ext = 6.447e+04)
[11/09 21:36:13    552s] Starting refinePlace ...
[11/09 21:36:13    552s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:13    552s] Move report: legalization moves 27 insts, mean move: 6.44 um, max move: 30.00 um
[11/09 21:36:13    552s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC285_nfifo_empty): (6004.80, 861.00) --> (6004.80, 831.00)
[11/09 21:36:13    552s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1777.3MB) @(0:09:12 - 0:09:12).
[11/09 21:36:13    552s] Move report: Detail placement moves 27 insts, mean move: 6.44 um, max move: 30.00 um
[11/09 21:36:13    552s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC285_nfifo_empty): (6004.80, 861.00) --> (6004.80, 831.00)
[11/09 21:36:13    552s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.3MB
[11/09 21:36:13    552s] Statistics of distance of Instance movement in refine placement:
[11/09 21:36:13    552s]   maximum (X+Y) =        30.00 um
[11/09 21:36:13    552s]   inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC285_nfifo_empty) with max move: (6004.8, 861) -> (6004.8, 831)
[11/09 21:36:13    552s]   mean    (X+Y) =         6.44 um
[11/09 21:36:13    552s] Summary Report:
[11/09 21:36:13    552s] Instances move: 27 (out of 671 movable)
[11/09 21:36:13    552s] Instances flipped: 0
[11/09 21:36:13    552s] Mean displacement: 6.44 um
[11/09 21:36:13    552s] Max displacement: 30.00 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC285_nfifo_empty) (6004.8, 861) -> (6004.8, 831)
[11/09 21:36:13    552s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[11/09 21:36:13    552s] Total instances moved : 27
[11/09 21:36:13    552s] Total net bbox length = 1.547e+05 (8.072e+04 7.399e+04) (ext = 6.447e+04)
[11/09 21:36:13    552s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.3MB
[11/09 21:36:13    552s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1777.3MB) @(0:09:12 - 0:09:12).
[11/09 21:36:13    552s] *** Finished refinePlace (0:09:12 mem=1777.3M) ***
[11/09 21:36:13    552s] *** maximum move = 30.00 um ***
[11/09 21:36:13    552s] *** Finished re-routing un-routed nets (1777.3M) ***
[11/09 21:36:13    552s] 
[11/09 21:36:13    552s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1777.3M) ***
[11/09 21:36:13    552s] End: GigaOpt postEco DRV Optimization
[11/09 21:36:13    552s] **INFO: Flow update: Design timing is met.
[11/09 21:36:13    552s] **INFO: Flow update: Design timing is met.
[11/09 21:36:13    552s] **INFO: Flow update: Design timing is met.
[11/09 21:36:13    552s] *** Steiner Routed Nets: 2.575%; Threshold: 100; Threshold for Hold: 100
[11/09 21:36:13    552s] Start to check current routing status for nets...
[11/09 21:36:13    552s] Using hname+ instead name for net compare
[11/09 21:36:13    552s] All nets are already routed correctly.
[11/09 21:36:13    552s] End to check current routing status for nets (mem=1758.2M)
[11/09 21:36:13    552s] doiPBLastSyncSlave
[11/09 21:36:13    552s] Extraction called for design 'layout_lab_design' of instances=695 and nets=710 using extraction engine 'preRoute' .
[11/09 21:36:13    552s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:13    552s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:13    552s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:13    552s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:13    552s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:13    552s]       RC Corner Indexes            0   
[11/09 21:36:13    552s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:13    552s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:13    552s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:13    552s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:13    552s] Shrink Factor                : 1.00000
[11/09 21:36:13    552s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:13    552s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:13    552s] Using capacitance table file ...
[11/09 21:36:13    552s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:13    552s] Initializing multi-corner resistance tables ...
[11/09 21:36:13    552s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1621.547M)
[11/09 21:36:13    552s] *** Steiner Routed Nets: 2.575%; Threshold: 100; Threshold for Hold: 100
[11/09 21:36:13    552s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=1621.5M
[11/09 21:36:13    552s] ### Creating LA Mngr, finished. totSessionCpu=0:09:12 mem=1621.5M
[11/09 21:36:13    552s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:36:13    552s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:36:13    552s] [PSP] Initial Peak syMemory usage = 1621.5 MB
[11/09 21:36:13    552s] (I)       Reading DB...
[11/09 21:36:13    552s] (I)       congestionReportName   : 
[11/09 21:36:13    552s] (I)       layerRangeFor2DCongestion : 
[11/09 21:36:13    552s] (I)       buildTerm2TermWires    : 1
[11/09 21:36:13    552s] (I)       doTrackAssignment      : 1
[11/09 21:36:13    552s] (I)       dumpBookshelfFiles     : 0
[11/09 21:36:13    552s] (I)       numThreads             : 1
[11/09 21:36:13    552s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:36:13    552s] (I)       honorPin               : false
[11/09 21:36:13    552s] (I)       honorPinGuide          : true
[11/09 21:36:13    552s] (I)       honorPartition         : false
[11/09 21:36:13    552s] (I)       allowPartitionCrossover: false
[11/09 21:36:13    552s] (I)       honorSingleEntry       : true
[11/09 21:36:13    552s] (I)       honorSingleEntryStrong : true
[11/09 21:36:13    552s] (I)       handleViaSpacingRule   : false
[11/09 21:36:13    552s] (I)       handleEolSpacingRule   : false
[11/09 21:36:13    552s] (I)       PDConstraint           : none
[11/09 21:36:13    552s] (I)       expBetterNDRHandling   : false
[11/09 21:36:13    552s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:36:13    552s] (I)       routingEffortLevel     : 3
[11/09 21:36:13    552s] (I)       effortLevel            : standard
[11/09 21:36:13    552s] [NR-eGR] minRouteLayer          : 2
[11/09 21:36:13    552s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:36:13    552s] (I)       numRowsPerGCell        : 1
[11/09 21:36:13    552s] (I)       speedUpLargeDesign     : 0
[11/09 21:36:13    552s] (I)       speedUpBlkViolationClean: 1
[11/09 21:36:13    552s] (I)       multiThreadingTA       : 1
[11/09 21:36:13    552s] (I)       blockedPinEscape       : 1
[11/09 21:36:13    552s] (I)       blkAwareLayerSwitching : 1
[11/09 21:36:13    552s] (I)       betterClockWireModeling: 1
[11/09 21:36:13    552s] (I)       congestionCleanMode    : 0
[11/09 21:36:13    552s] (I)       optimizationMode       : false
[11/09 21:36:13    552s] (I)       routeSecondPG          : false
[11/09 21:36:13    552s] (I)       punchThroughDistance   : 500.00
[11/09 21:36:13    552s] (I)       scenicBound            : 1.15
[11/09 21:36:13    552s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:36:13    552s] (I)       source-to-sink ratio   : 0.00
[11/09 21:36:13    552s] (I)       targetCongestionRatioH : 1.00
[11/09 21:36:13    552s] (I)       targetCongestionRatioV : 1.00
[11/09 21:36:13    552s] (I)       layerCongestionRatio   : 0.70
[11/09 21:36:13    552s] (I)       m1CongestionRatio      : 0.10
[11/09 21:36:13    552s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:36:13    552s] (I)       localRouteEffort       : 1.00
[11/09 21:36:13    552s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:36:13    552s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:36:13    552s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:36:13    552s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:36:13    552s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:36:13    552s] (I)       blockTrack             : 
[11/09 21:36:13    552s] (I)       routeVias              : 
[11/09 21:36:13    552s] (I)       readTROption           : true
[11/09 21:36:13    552s] (I)       extraSpacingFactor     : 1.00
[11/09 21:36:13    552s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:36:13    552s] (I)       routeSelectedNetsOnly  : false
[11/09 21:36:13    552s] (I)       before initializing RouteDB syMemory usage = 1621.5 MB
[11/09 21:36:13    552s] (I)       starting read tracks
[11/09 21:36:13    552s] (I)       build grid graph
[11/09 21:36:13    552s] (I)       build grid graph start
[11/09 21:36:13    552s] [NR-eGR] Layer1 has no routable track
[11/09 21:36:13    552s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:36:13    552s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:36:13    552s] (I)       build grid graph end
[11/09 21:36:13    552s] (I)       numViaLayers=2
[11/09 21:36:13    552s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:36:13    552s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:36:13    552s] (I)       end build via table
[11/09 21:36:13    552s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:36:13    552s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:36:13    552s] (I)       readDataFromPlaceDB
[11/09 21:36:13    552s] (I)       Read net information..
[11/09 21:36:13    552s] [NR-eGR] Read numTotalNets=699  numIgnoredNets=16
[11/09 21:36:13    552s] (I)       Read testcase time = 0.000 seconds
[11/09 21:36:13    552s] 
[11/09 21:36:13    552s] (I)       build grid graph start
[11/09 21:36:13    552s] (I)       build grid graph end
[11/09 21:36:13    552s] (I)       Model blockage into capacity
[11/09 21:36:13    552s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:36:13    552s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:36:13    552s] (I)       blocked area on Layer2 : 3280857570000  (4.79%)
[11/09 21:36:13    552s] (I)       blocked area on Layer3 : 1775168010000  (2.59%)
[11/09 21:36:13    552s] (I)       Modeling time = 0.010 seconds
[11/09 21:36:13    552s] 
[11/09 21:36:13    552s] (I)       totalPins=2277  totalGlobalPin=2137 (93.85%)
[11/09 21:36:13    552s] (I)       Number of ignored nets = 16
[11/09 21:36:13    552s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:36:13    552s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:36:13    552s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:36:13    552s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:36:13    552s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:36:13    552s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:36:13    552s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:36:13    552s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:36:13    552s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:36:13    552s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:36:13    552s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1621.5 MB
[11/09 21:36:13    552s] (I)       Layer1  viaCost=200.00
[11/09 21:36:13    552s] (I)       Layer2  viaCost=100.00
[11/09 21:36:13    552s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:36:13    552s] (I)       routing area        :  (0, 0) - (8296800, 8262000)
[11/09 21:36:13    552s] (I)       core area           :  (350400, 351000) - (7946400, 7911000)
[11/09 21:36:13    552s] (I)       Site Width          :  2400  (dbu)
[11/09 21:36:13    552s] (I)       Row Height          : 30000  (dbu)
[11/09 21:36:13    552s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:36:13    552s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:36:13    552s] (I)       grid                :   276   275     3
[11/09 21:36:13    552s] (I)       vertical capacity   :     0 30000     0
[11/09 21:36:13    552s] (I)       horizontal capacity :     0     0 30000
[11/09 21:36:13    552s] (I)       Default wire width  :   900   900  1500
[11/09 21:36:13    552s] (I)       Default wire space  :   900   900   900
[11/09 21:36:13    552s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:36:13    552s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:36:13    552s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:36:13    552s] (I)       Total num of tracks :     0  3457  2754
[11/09 21:36:13    552s] (I)       Num of masks        :     1     1     1
[11/09 21:36:13    552s] (I)       Num of trim masks   :     0     0     0
[11/09 21:36:13    552s] (I)       --------------------------------------------------------
[11/09 21:36:13    552s] 
[11/09 21:36:13    552s] [NR-eGR] ============ Routing rule table ============
[11/09 21:36:13    552s] [NR-eGR] Rule id 0. Nets 683 
[11/09 21:36:13    552s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:36:13    552s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:36:13    552s] [NR-eGR] ========================================
[11/09 21:36:13    552s] [NR-eGR] 
[11/09 21:36:13    552s] (I)       After initializing earlyGlobalRoute syMemory usage = 1624.6 MB
[11/09 21:36:13    552s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:36:13    552s] (I)       ============= Initialization =============
[11/09 21:36:13    552s] (I)       total 2D Cap : 1683287 = (750526 H, 932761 V)
[11/09 21:36:13    552s] [NR-eGR] Layer group 1: route 683 net(s) in layer range [2, 3]
[11/09 21:36:13    552s] (I)       ============  Phase 1a Route ============
[11/09 21:36:13    552s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:36:13    552s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:36:13    552s] (I)       Usage: 5684 = (2936 H, 2748 V) = (0.39% H, 0.29% V) = (8.808e+04um H, 8.244e+04um V)
[11/09 21:36:13    552s] (I)       
[11/09 21:36:13    552s] (I)       ============  Phase 1b Route ============
[11/09 21:36:13    552s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:36:13    552s] (I)       Usage: 5685 = (2937 H, 2748 V) = (0.39% H, 0.29% V) = (8.811e+04um H, 8.244e+04um V)
[11/09 21:36:13    552s] (I)       
[11/09 21:36:13    552s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.705500e+05um
[11/09 21:36:13    552s] (I)       ============  Phase 1c Route ============
[11/09 21:36:13    552s] (I)       Level2 Grid: 56 x 55
[11/09 21:36:13    552s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:36:13    552s] (I)       Usage: 5685 = (2937 H, 2748 V) = (0.39% H, 0.29% V) = (8.811e+04um H, 8.244e+04um V)
[11/09 21:36:13    552s] (I)       
[11/09 21:36:13    552s] (I)       ============  Phase 1d Route ============
[11/09 21:36:13    552s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:36:13    552s] (I)       Usage: 5685 = (2937 H, 2748 V) = (0.39% H, 0.29% V) = (8.811e+04um H, 8.244e+04um V)
[11/09 21:36:13    552s] (I)       
[11/09 21:36:13    552s] (I)       ============  Phase 1e Route ============
[11/09 21:36:13    552s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:36:13    552s] (I)       Usage: 5685 = (2937 H, 2748 V) = (0.39% H, 0.29% V) = (8.811e+04um H, 8.244e+04um V)
[11/09 21:36:13    552s] (I)       
[11/09 21:36:13    552s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.705500e+05um
[11/09 21:36:13    552s] [NR-eGR] 
[11/09 21:36:13    552s] (I)       ============  Phase 1l Route ============
[11/09 21:36:13    552s] (I)       Phase 1l runs 0.01 seconds
[11/09 21:36:13    552s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:36:13    552s] (I)       total 2D Cap : 1683657 = (750594 H, 933063 V)
[11/09 21:36:13    552s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:36:13    552s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:36:13    552s] (I)       ============= track Assignment ============
[11/09 21:36:13    552s] (I)       extract Global 3D Wires
[11/09 21:36:13    552s] (I)       Extract Global WL : time=0.00
[11/09 21:36:13    552s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:36:13    552s] (I)       Initialization real time=0.00 seconds
[11/09 21:36:13    552s] (I)       Kernel real time=0.01 seconds
[11/09 21:36:13    552s] (I)       End Greedy Track Assignment
[11/09 21:36:13    552s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2261
[11/09 21:36:13    552s] [NR-eGR] Layer2(metal2)(V) length: 8.610750e+04um, number of vias: 3429
[11/09 21:36:13    552s] [NR-eGR] Layer3(metal3)(H) length: 9.145440e+04um, number of vias: 0
[11/09 21:36:13    552s] [NR-eGR] Total length: 1.775619e+05um, number of vias: 5690
[11/09 21:36:13    552s] [NR-eGR] End Peak syMemory usage = 1621.5 MB
[11/09 21:36:13    552s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/09 21:36:13    552s] Extraction called for design 'layout_lab_design' of instances=695 and nets=710 using extraction engine 'preRoute' .
[11/09 21:36:13    552s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:13    552s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:13    552s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:13    552s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:13    552s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:13    552s]       RC Corner Indexes            0   
[11/09 21:36:13    552s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:13    552s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:13    552s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:13    552s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:13    552s] Shrink Factor                : 1.00000
[11/09 21:36:13    552s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:13    552s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:13    552s] Using capacitance table file ...
[11/09 21:36:13    552s] Updating RC grid for preRoute extraction ...
[11/09 21:36:13    552s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:13    552s] Initializing multi-corner resistance tables ...
[11/09 21:36:13    552s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1621.547M)
[11/09 21:36:13    552s] Compute RC Scale Done ...
[11/09 21:36:13    552s] WARN: Correct the flow
[11/09 21:36:13    552s] #################################################################################
[11/09 21:36:13    552s] # Design Stage: PreRoute
[11/09 21:36:13    552s] # Design Name: layout_lab_design
[11/09 21:36:13    552s] # Design Mode: 90nm
[11/09 21:36:13    552s] # Analysis Mode: MMMC OCV 
[11/09 21:36:13    552s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:13    552s] # Signoff Settings: SI Off 
[11/09 21:36:13    552s] #################################################################################
[11/09 21:36:13    552s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:13    552s] Calculate early delays in OCV mode...
[11/09 21:36:13    552s] Calculate late delays in OCV mode...
[11/09 21:36:13    552s] Topological Sorting (CPU = 0:00:00.0, MEM = 1676.8M, InitMEM = 1676.8M)
[11/09 21:36:14    552s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:14    552s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:14    552s] Total number of fetched objects 699
[11/09 21:36:14    552s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:14    552s] End delay calculation. (MEM=1669.72 CPU=0:00:00.3 REAL=0:00:01.0)
[11/09 21:36:14    552s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1669.7M) ***
[11/09 21:36:14    552s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1612.5M, totSessionCpu=0:09:13 **
[11/09 21:36:14    552s] *** Finished optDesign ***
[11/09 21:36:14    552s] 
[11/09 21:36:14    552s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.1 real=0:00:04.1)
[11/09 21:36:14    552s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:36:14    552s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:36:14    552s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:36:14    552s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:36:14    552s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:36:14    552s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:36:14    552s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:36:14    552s] *** Starting "NanoPlace(TM) placement v#1 (mem=1590.3M)" ...
[11/09 21:36:14    552s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:36:14    552s] #std cell=671 (0 fixed + 671 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:36:14    552s] #ioInst=24 #net=699 #term=2309 #term/net=3.30, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:36:14    552s] stdCell: 671 single + 0 double + 0 multi
[11/09 21:36:14    552s] Total standard cell length = 10.7280 (mm), area = 0.3218 (mm^2)
[11/09 21:36:14    552s] Core basic site is core
[11/09 21:36:14    552s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:14    552s] Apply auto density screen in pre-place stage.
[11/09 21:36:14    552s] Auto density screen increases utilization from 0.006 to 0.006
[11/09 21:36:14    552s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1590.3M
[11/09 21:36:14    552s] Average module density = 0.006.
[11/09 21:36:14    552s] Density for the design = 0.006.
[11/09 21:36:14    552s]        = stdcell_area 4470 sites (321840 um^2) / alloc_area 793179 sites (57108888 um^2).
[11/09 21:36:14    552s] Pin Density = 0.002895.
[11/09 21:36:14    552s]             = total # of pins 2309 / total area 797580.
[11/09 21:36:14    552s] Initial padding reaches pin density 0.410 for top
[11/09 21:36:14    552s] Initial padding increases density from 0.006 to 0.009 for top
[11/09 21:36:14    552s] === lastAutoLevel = 9 
[11/09 21:36:14    552s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:36:14    552s] Iteration  1: Total net bbox = 1.568e+05 (8.37e+04 7.31e+04)
[11/09 21:36:14    552s]               Est.  stn bbox = 2.035e+05 (1.03e+05 1.00e+05)
[11/09 21:36:14    552s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1590.3M
[11/09 21:36:14    552s] Iteration  8: Total net bbox = 1.322e+05 (7.05e+04 6.17e+04)
[11/09 21:36:14    552s]               Est.  stn bbox = 1.772e+05 (8.95e+04 8.77e+04)
[11/09 21:36:14    552s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1606.3M
[11/09 21:36:14    552s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:36:14    552s] Congestion driven padding in post-place stage.
[11/09 21:36:14    552s] Congestion driven padding increases utilization from 0.009 to 0.009
[11/09 21:36:14    552s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1606.3M
[11/09 21:36:14    553s] Iteration  9: Total net bbox = 1.344e+05 (7.26e+04 6.18e+04)
[11/09 21:36:14    553s]               Est.  stn bbox = 1.795e+05 (9.17e+04 8.78e+04)
[11/09 21:36:14    553s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1606.3M
[11/09 21:36:14    553s] Iteration 10: Total net bbox = 1.344e+05 (7.26e+04 6.18e+04)
[11/09 21:36:14    553s]               Est.  stn bbox = 1.795e+05 (9.17e+04 8.78e+04)
[11/09 21:36:14    553s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1606.3M
[11/09 21:36:16    554s] Iteration 11: Total net bbox = 1.567e+05 (8.29e+04 7.38e+04)
[11/09 21:36:16    554s]               Est.  stn bbox = 2.036e+05 (1.03e+05 1.01e+05)
[11/09 21:36:16    554s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1606.3M
[11/09 21:36:16    554s] Iteration 12: Total net bbox = 1.581e+05 (8.42e+04 7.39e+04)
[11/09 21:36:16    554s]               Est.  stn bbox = 2.050e+05 (1.04e+05 1.01e+05)
[11/09 21:36:16    554s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1606.3M
[11/09 21:36:16    554s] Iteration 13: Total net bbox = 1.581e+05 (8.42e+04 7.39e+04)
[11/09 21:36:16    554s]               Est.  stn bbox = 2.050e+05 (1.04e+05 1.01e+05)
[11/09 21:36:16    554s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1606.3M
[11/09 21:36:16    554s] Iteration 14: Total net bbox = 1.581e+05 (8.42e+04 7.39e+04)
[11/09 21:36:16    554s]               Est.  stn bbox = 2.050e+05 (1.04e+05 1.01e+05)
[11/09 21:36:16    554s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1606.3M
[11/09 21:36:16    554s] *** cost = 1.581e+05 (8.42e+04 7.39e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
[11/09 21:36:16    554s] Core Placement runtime cpu: 0:00:01.9 real: 0:00:02.0
[11/09 21:36:16    554s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:36:16    554s] Type 'man IMPSP-9025' for more detail.
[11/09 21:36:16    554s] #spOpts: mergeVia=F 
[11/09 21:36:16    554s] Core basic site is core
[11/09 21:36:16    554s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:16    554s] *** Starting refinePlace (0:09:15 mem=1606.3M) ***
[11/09 21:36:16    554s] Total net bbox length = 1.581e+05 (8.419e+04 7.387e+04) (ext = 6.390e+04)
[11/09 21:36:16    554s] Starting refinePlace ...
[11/09 21:36:16    554s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:16    554s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:16    554s] Density distribution unevenness ratio = 97.224%
[11/09 21:36:16    554s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:36:16    554s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1606.3MB) @(0:09:15 - 0:09:15).
[11/09 21:36:16    554s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:16    554s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:36:16    554s] Placement tweakage begins.
[11/09 21:36:16    554s] wire length = 1.819e+05
[11/09 21:36:16    554s] wire length = 1.770e+05
[11/09 21:36:16    554s] Placement tweakage ends.
[11/09 21:36:16    554s] Move report: tweak moves 28 insts, mean move: 44.27 um, max move: 73.02 um
[11/09 21:36:16    554s] 	Max move on inst (I0/LD/T_SR_0/U24): (5716.53, 882.94) --> (5761.18, 854.57)
[11/09 21:36:16    554s] Move report: legalization moves 671 insts, mean move: 15.37 um, max move: 61.13 um
[11/09 21:36:16    554s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U21): (5891.15, 980.58) --> (5889.60, 921.00)
[11/09 21:36:16    554s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1606.3MB) @(0:09:15 - 0:09:15).
[11/09 21:36:16    554s] Move report: Detail placement moves 671 insts, mean move: 16.55 um, max move: 95.41 um
[11/09 21:36:16    554s] 	Max move on inst (I0/LD/T_SR_0/U24): (5716.53, 882.94) --> (5760.00, 831.00)
[11/09 21:36:16    554s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1606.3MB
[11/09 21:36:16    554s] Statistics of distance of Instance movement in refine placement:
[11/09 21:36:16    554s]   maximum (X+Y) =        95.41 um
[11/09 21:36:16    554s]   inst (I0/LD/T_SR_0/U24) with max move: (5716.53, 882.939) -> (5760, 831)
[11/09 21:36:16    554s]   mean    (X+Y) =        16.55 um
[11/09 21:36:16    554s] Total instances flipped for WireLenOpt: 72
[11/09 21:36:16    554s] Summary Report:
[11/09 21:36:16    554s] Instances move: 671 (out of 671 movable)
[11/09 21:36:16    554s] Instances flipped: 0
[11/09 21:36:16    554s] Mean displacement: 16.55 um
[11/09 21:36:16    554s] Max displacement: 95.41 um (Instance: I0/LD/T_SR_0/U24) (5716.53, 882.939) -> (5760, 831)
[11/09 21:36:16    554s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AOI22X1
[11/09 21:36:16    554s] Total instances moved : 671
[11/09 21:36:16    554s] Total net bbox length = 1.551e+05 (8.059e+04 7.456e+04) (ext = 6.379e+04)
[11/09 21:36:16    554s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1606.3MB
[11/09 21:36:16    554s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1606.3MB) @(0:09:15 - 0:09:15).
[11/09 21:36:16    554s] *** Finished refinePlace (0:09:15 mem=1606.3M) ***
[11/09 21:36:16    554s] *** End of Placement (cpu=0:00:02.2, real=0:00:02.0, mem=1606.3M) ***
[11/09 21:36:16    554s] #spOpts: mergeVia=F 
[11/09 21:36:16    554s] Core basic site is core
[11/09 21:36:16    554s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:16    554s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:16    554s] Density distribution unevenness ratio = 97.224%
[11/09 21:36:16    554s] *** Finishing placeDesign concurrent flow ***
[11/09 21:36:16    554s] **placeDesign ... cpu = 0: 0:11, real = 0: 0:11, mem = 1577.3M **
[11/09 21:36:16    554s] Command spTest is not supported.
[11/09 21:36:16    554s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:36:16    554s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:36:16    554s] Severity  ID               Count  Summary                                  
[11/09 21:36:16    554s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:36:16    554s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/09 21:36:16    554s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:36:16    554s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:36:16    554s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/09 21:36:16    554s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:36:16    554s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:36:16    554s] *** Message Summary: 12 warning(s), 0 error(s)
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] <CMD> checkPlace
[11/09 21:36:16    554s] Core basic site is core
[11/09 21:36:16    554s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:16    554s] Begin checking placement ... (start mem=1577.3M, init mem=1577.3M)
[11/09 21:36:16    554s] *info: Placed = 671           
[11/09 21:36:16    554s] *info: Unplaced = 0           
[11/09 21:36:16    554s] Placement Density:0.56%(321840/57425760)
[11/09 21:36:16    554s] Placement Density (including fixed std cells):0.56%(321840/57425760)
[11/09 21:36:16    554s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1577.3M)
[11/09 21:36:16    554s] <CMD> sroute
[11/09 21:36:16    554s] #- Begin sroute (date=11/09 21:36:16, mem=1577.3M)
[11/09 21:36:16    554s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:36:16 2019 ***
[11/09 21:36:16    554s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:36:16    554s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 3.30Ghz)
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] Begin option processing ...
[11/09 21:36:16    554s] srouteConnectPowerBump set to false
[11/09 21:36:16    554s] routeSpecial set to true
[11/09 21:36:16    554s] srouteConnectConverterPin set to false
[11/09 21:36:16    554s] srouteFollowCorePinEnd set to 3
[11/09 21:36:16    554s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:36:16    554s] sroutePadPinAllPorts set to true
[11/09 21:36:16    554s] sroutePreserveExistingRoutes set to true
[11/09 21:36:16    554s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:36:16    554s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2573.00 megs.
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] Reading DB technology information...
[11/09 21:36:16    554s] Finished reading DB technology information.
[11/09 21:36:16    554s] Reading floorplan and netlist information...
[11/09 21:36:16    554s] Finished reading floorplan and netlist information.
[11/09 21:36:16    554s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:36:16    554s] Read in 38 macros, 24 used
[11/09 21:36:16    554s] Read in 695 components
[11/09 21:36:16    554s]   671 core components: 0 unplaced, 671 placed, 0 fixed
[11/09 21:36:16    554s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:36:16    554s] Read in 16 logical pins
[11/09 21:36:16    554s] Read in 16 nets
[11/09 21:36:16    554s] Read in 2 special nets, 2 routed
[11/09 21:36:16    554s] Read in 1350 terminals
[11/09 21:36:16    554s] Begin power routing ...
[11/09 21:36:16    554s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:36:16    554s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:36:16    554s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:36:16    554s] CPU time for FollowPin 0 seconds
[11/09 21:36:16    554s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:36:16    554s] CPU time for FollowPin 0 seconds
[11/09 21:36:16    554s]   Number of IO ports routed: 8
[11/09 21:36:16    554s]   Number of Block ports routed: 0
[11/09 21:36:16    554s]   Number of Stripe ports routed: 0
[11/09 21:36:16    554s]   Number of Core ports routed: 506
[11/09 21:36:16    554s]   Number of Pad ports routed: 0
[11/09 21:36:16    554s]   Number of Power Bump ports routed: 0
[11/09 21:36:16    554s]   Number of Followpin connections: 253
[11/09 21:36:16    554s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2573.00 megs.
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s]  Begin updating DB with routing results ...
[11/09 21:36:16    554s]  Updating DB with 24 via definition ...
[11/09 21:36:16    554s] 
sroute post-processing starts at Sat Nov  9 21:36:16 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:36:16    554s] sroute post-processing ends at Sat Nov  9 21:36:16 2019

sroute post-processing starts at Sat Nov  9 21:36:16 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:36:16    554s] sroute post-processing ends at Sat Nov  9 21:36:16 2019
sroute created 773 wires.
[11/09 21:36:16    554s] ViaGen created 514 vias and deleted 0 via to avoid violation.
[11/09 21:36:16    554s] +--------+----------------+----------------+
[11/09 21:36:16    554s] |  Layer |     Created    |     Deleted    |
[11/09 21:36:16    554s] +--------+----------------+----------------+
[11/09 21:36:16    554s] | metal1 |       769      |       NA       |
[11/09 21:36:16    554s] |   via  |       512      |        0       |
[11/09 21:36:16    554s] | metal2 |        3       |       NA       |
[11/09 21:36:16    554s] |  via2  |        2       |        0       |
[11/09 21:36:16    554s] | metal3 |        1       |       NA       |
[11/09 21:36:16    554s] +--------+----------------+----------------+
[11/09 21:36:16    554s] #- End sroute (date=11/09 21:36:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1579.6M, current mem=1579.6M)
[11/09 21:36:16    554s] <CMD> trialRoute
[11/09 21:36:16    554s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:36:16    554s] Set wireMPool w/ noThreadCheck
[11/09 21:36:16    554s] *** Starting trialRoute (mem=1577.3M) ***
[11/09 21:36:16    554s] 
[11/09 21:36:16    554s] Using hname+ instead name for net compare
[11/09 21:36:16    555s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:36:16    555s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:36:16    555s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:36:16    555s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1577.3M)
[11/09 21:36:16    555s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Nr of prerouted/Fixed nets = 16
[11/09 21:36:16    555s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:36:16    555s] routingBox: (1200 1500) (8295600 8260500)
[11/09 21:36:16    555s] coreBox:    (350400 351000) (7946400 7911000)
[11/09 21:36:16    555s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M):
[11/09 21:36:16    555s] Est net length = 1.722e+05um = 9.002e+04H + 8.214e+04V
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.005e+05um 1.410e+05um) = (8332 4697)
[11/09 21:36:16    555s] Obstruct: 1138 = 564 (0.3%H) + 574 (0.3%V)
[11/09 21:36:16    555s] Overflow: 33 = 0 (0.00% H) + 33 (0.02% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M):
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.003e+05um 1.410e+05um) = (8320 4697)
[11/09 21:36:16    555s] Overflow: 33 = 0 (0.00% H) + 33 (0.02% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M):
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.002e+05um 1.409e+05um) = (8307 4693)
[11/09 21:36:16    555s] Overflow: 32 = 0 (0.00% H) + 32 (0.02% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M):
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.002e+05um 1.409e+05um) = (8309 4695)
[11/09 21:36:16    555s] Overflow: 28 = 0 (0.00% H) + 28 (0.02% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1a-1d Overflow: 0.00% H + 0.02% V (0:00:00.0 1586.5M)

[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M):
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.002e+05um 1.411e+05um) = (8308 4699)
[11/09 21:36:16    555s] Overflow: 24 = 0 (0.00% H) + 24 (0.01% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M):
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.003e+05um 1.413e+05um) = (8321 4708)
[11/09 21:36:16    555s] Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Congestion distribution:
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Remain	cntH		cntV
[11/09 21:36:16    555s] --------------------------------------
[11/09 21:36:16    555s]  -1:	0	 0.00%	15	 0.01%
[11/09 21:36:16    555s] --------------------------------------
[11/09 21:36:16    555s]   0:	0	 0.00%	174	 0.10%
[11/09 21:36:16    555s]   1:	0	 0.00%	285	 0.17%
[11/09 21:36:16    555s]   2:	47	 0.03%	368	 0.21%
[11/09 21:36:16    555s]   3:	84	 0.05%	551	 0.32%
[11/09 21:36:16    555s]   4:	45	 0.03%	1097	 0.64%
[11/09 21:36:16    555s]   5:	171584	99.90%	169260	98.55%
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1586.5M)

[11/09 21:36:16    555s] Global route (cpu=0.0s real=0.0s 1586.5M)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] *** After '-updateRemainTrks' operation: 
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Usage: (0.5%H 0.5%V) = (1.003e+05um 1.413e+05um) = (8321 4708)
[11/09 21:36:16    555s] Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1586.5M)

[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Congestion distribution:
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Remain	cntH		cntV
[11/09 21:36:16    555s] --------------------------------------
[11/09 21:36:16    555s]  -1:	0	 0.00%	15	 0.01%
[11/09 21:36:16    555s] --------------------------------------
[11/09 21:36:16    555s]   0:	0	 0.00%	174	 0.10%
[11/09 21:36:16    555s]   1:	0	 0.00%	285	 0.17%
[11/09 21:36:16    555s]   2:	47	 0.03%	368	 0.21%
[11/09 21:36:16    555s]   3:	84	 0.05%	551	 0.32%
[11/09 21:36:16    555s]   4:	45	 0.03%	1097	 0.64%
[11/09 21:36:16    555s]   5:	171584	99.90%	169260	98.55%
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.1 1586.5M) ***
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Using trMTFlushLazyWireDel= 1
[11/09 21:36:16    555s] Not using mpools for CRoute
[11/09 21:36:16    555s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:36:16    555s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M)
[11/09 21:36:16    555s] Not using mpools for CRoute
[11/09 21:36:16    555s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M)
[11/09 21:36:16    555s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:36:16    555s] Cleanup real= 0:00:00.0
[11/09 21:36:16    555s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1586.5M)
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Total length: 1.756e+05um, number of vias: 4392
[11/09 21:36:16    555s] M1(H) length: 0.000e+00um, number of vias: 2261
[11/09 21:36:16    555s] M2(V) length: 8.657e+04um, number of vias: 2131
[11/09 21:36:16    555s] M3(H) length: 8.903e+04um
[11/09 21:36:16    555s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1586.5M) ***
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Skipping QALenRecalc
[11/09 21:36:16    555s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:36:16    555s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:36:16    555s] *** Finished all Phases (cpu=0:00:00.1 mem=1586.5M) ***
[11/09 21:36:16    555s] trMTFlushLazyWireDel was already disabled
[11/09 21:36:16    555s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:36:16    555s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:36:16    555s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:36:16    555s] Peak Memory Usage was 1586.5M 
[11/09 21:36:16    555s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:01.1
[11/09 21:36:16    555s]   TrialRoute full (called 19x) runtime= 0:00:01.0
[11/09 21:36:16    555s]   GlbRouteEst (called 24x) runtime= 0:00:00.1
[11/09 21:36:16    555s] *** Finished trialRoute (cpu=0:00:00.1 mem=1586.5M) ***
[11/09 21:36:16    555s] 
[11/09 21:36:16    555s] Set wireMPool w/ threadCheck
[11/09 21:36:16    555s] <CMD> timeDesign -preCTS
[11/09 21:36:16    555s] Start to check current routing status for nets...
[11/09 21:36:16    555s] Using hname+ instead name for net compare
[11/09 21:36:16    555s] All nets are already routed correctly.
[11/09 21:36:16    555s] End to check current routing status for nets (mem=1581.2M)
[11/09 21:36:16    555s] Extraction called for design 'layout_lab_design' of instances=695 and nets=710 using extraction engine 'preRoute' .
[11/09 21:36:16    555s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:16    555s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:16    555s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:16    555s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:16    555s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:16    555s]       RC Corner Indexes            0   
[11/09 21:36:16    555s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:16    555s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:16    555s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:16    555s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:16    555s] Shrink Factor                : 1.00000
[11/09 21:36:16    555s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:16    555s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:16    555s] Using capacitance table file ...
[11/09 21:36:16    555s] Updating RC grid for preRoute extraction ...
[11/09 21:36:16    555s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:16    555s] Initializing multi-corner resistance tables ...
[11/09 21:36:16    555s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1581.215M)
[11/09 21:36:16    555s] Effort level <high> specified for reg2reg path_group
[11/09 21:36:16    555s] #################################################################################
[11/09 21:36:16    555s] # Design Stage: PreRoute
[11/09 21:36:16    555s] # Design Name: layout_lab_design
[11/09 21:36:16    555s] # Design Mode: 90nm
[11/09 21:36:16    555s] # Analysis Mode: MMMC OCV 
[11/09 21:36:16    555s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:16    555s] # Signoff Settings: SI On 
[11/09 21:36:16    555s] #################################################################################
[11/09 21:36:16    555s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:16    555s] Calculate early delays in OCV mode...
[11/09 21:36:16    555s] Calculate late delays in OCV mode...
[11/09 21:36:16    555s] Topological Sorting (CPU = 0:00:00.0, MEM = 1580.2M, InitMEM = 1580.2M)
[11/09 21:36:16    555s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:16    555s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:16    555s] Total number of fetched objects 699
[11/09 21:36:16    555s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:16    555s] End delay calculation. (MEM=1645.65 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:36:16    555s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1645.6M) ***
[11/09 21:36:16    555s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:09:15 mem=1645.6M)
[11/09 21:36:17    555s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.464  |  4.464  |  4.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.560%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:36:17    555s] Total CPU time: 0.39 sec
[11/09 21:36:17    555s] Total Real time: 1.0 sec
[11/09 21:36:17    555s] Total Memory Usage: 1585.414062 Mbytes
[11/09 21:36:17    555s] <CMD> setOptMode -yieldEffort none
[11/09 21:36:17    555s] <CMD> setOptMode -highEffort
[11/09 21:36:17    555s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:36:17    555s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:36:17    555s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:36:17    555s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:36:17    555s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:36:17    555s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:36:17    555s] <CMD> optDesign -preCTS -drv
[11/09 21:36:17    555s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:36:17    555s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:36:17    555s] #spOpts: mergeVia=F 
[11/09 21:36:17    555s] Core basic site is core
[11/09 21:36:17    555s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:17    555s] #spOpts: mergeVia=F 
[11/09 21:36:17    555s] GigaOpt running with 1 threads.
[11/09 21:36:17    555s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:36:17    555s] #spOpts: mergeVia=F 
[11/09 21:36:17    555s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:36:17    555s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:36:17    555s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:36:17    555s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:36:17    555s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:36:17    555s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:36:17    555s] 	...
[11/09 21:36:17    555s] 	Reporting only the 20 first cells found...
[11/09 21:36:17    555s] 
[11/09 21:36:17    555s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1583.2M, totSessionCpu=0:09:16 **
[11/09 21:36:17    555s] *** optDesign -preCTS ***
[11/09 21:36:17    555s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:36:17    555s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:36:17    555s] Hold Target Slack: user slack 0
[11/09 21:36:17    555s] Multi-VT timing optimization disabled based on library information.
[11/09 21:36:17    555s] Summary for sequential cells idenfication: 
[11/09 21:36:17    555s] Identified SBFF number: 3
[11/09 21:36:17    555s] Identified MBFF number: 0
[11/09 21:36:17    555s] Not identified SBFF number: 0
[11/09 21:36:17    555s] Not identified MBFF number: 0
[11/09 21:36:17    555s] Number of sequential cells which are not FFs: 1
[11/09 21:36:17    555s] 
[11/09 21:36:17    555s] Start to check current routing status for nets...
[11/09 21:36:17    555s] Using hname+ instead name for net compare
[11/09 21:36:17    555s] All nets are already routed correctly.
[11/09 21:36:17    555s] End to check current routing status for nets (mem=1583.2M)
[11/09 21:36:17    555s] #################################################################################
[11/09 21:36:17    555s] # Design Stage: PreRoute
[11/09 21:36:17    555s] # Design Name: layout_lab_design
[11/09 21:36:17    555s] # Design Mode: 90nm
[11/09 21:36:17    555s] # Analysis Mode: MMMC OCV 
[11/09 21:36:17    555s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:17    555s] # Signoff Settings: SI Off 
[11/09 21:36:17    555s] #################################################################################
[11/09 21:36:17    555s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:17    555s] Calculate early delays in OCV mode...
[11/09 21:36:17    555s] Calculate late delays in OCV mode...
[11/09 21:36:17    555s] Topological Sorting (CPU = 0:00:00.0, MEM = 1581.2M, InitMEM = 1581.2M)
[11/09 21:36:17    555s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:17    555s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:17    555s] Total number of fetched objects 699
[11/09 21:36:17    555s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:17    555s] End delay calculation. (MEM=1646.66 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:36:17    555s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1646.7M) ***
[11/09 21:36:17    555s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:09:16 mem=1646.7M)
[11/09 21:36:17    555s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.464  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.560%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1583.4M, totSessionCpu=0:09:16 **
[11/09 21:36:17    555s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:17    555s] ### Creating PhyDesignMc. totSessionCpu=0:09:16 mem=1583.4M
[11/09 21:36:17    555s] #spOpts: mergeVia=F 
[11/09 21:36:17    555s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:16 mem=1583.4M
[11/09 21:36:17    555s] *** Starting optimizing excluded clock nets MEM= 1583.4M) ***
[11/09 21:36:17    555s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1583.4M) ***
[11/09 21:36:17    555s] Begin: GigaOpt high fanout net optimization
[11/09 21:36:17    555s] Info: 16 io nets excluded
[11/09 21:36:17    555s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:17    555s] Summary for sequential cells idenfication: 
[11/09 21:36:17    555s] Identified SBFF number: 3
[11/09 21:36:17    555s] Identified MBFF number: 0
[11/09 21:36:17    555s] Not identified SBFF number: 0
[11/09 21:36:17    555s] Not identified MBFF number: 0
[11/09 21:36:17    555s] Number of sequential cells which are not FFs: 1
[11/09 21:36:17    555s] 
[11/09 21:36:17    555s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:17    555s] ### Creating PhyDesignMc. totSessionCpu=0:09:16 mem=1593.4M
[11/09 21:36:17    555s] #spOpts: mergeVia=F 
[11/09 21:36:17    555s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:16 mem=1593.4M
[11/09 21:36:17    555s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=1593.4M
[11/09 21:36:18    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=1609.4M
[11/09 21:36:18    556s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=1659.4M
[11/09 21:36:18    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=1659.4M
[11/09 21:36:18    556s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:18    556s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:36:18    556s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:18    556s] |     0.56%|        -|   0.100|   0.000|   0:00:00.0| 1773.9M|
[11/09 21:36:18    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0.56%|        -|   0.100|   0.000|   0:00:00.0| 1773.9M|
[11/09 21:36:18    556s] +----------+---------+--------+--------+------------+--------+
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1773.9M) ***
[11/09 21:36:18    556s] End: GigaOpt high fanout net optimization
[11/09 21:36:18    556s] Begin: GigaOpt DRV Optimization
[11/09 21:36:18    556s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:36:18    556s] Info: 16 io nets excluded
[11/09 21:36:18    556s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:18    556s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:36:18    556s] ### Creating PhyDesignMc. totSessionCpu=0:09:16 mem=1754.8M
[11/09 21:36:18    556s] #spOpts: mergeVia=F 
[11/09 21:36:18    556s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:16 mem=1754.8M
[11/09 21:36:18    556s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=1754.8M
[11/09 21:36:18    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=1754.8M
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] Info: violation cost 0.084370 (cap = 0.084370, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0   |     0   |     4   |      4  |     0   |     0   |     0   |     0   | 4.46 |          0|          0|          0|   0.56  |            |           |
[11/09 21:36:18    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.46 |          3|          0|          1|   0.56  |   0:00:00.0|    1773.9M|
[11/09 21:36:18    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.46 |          0|          0|          0|   0.56  |   0:00:00.0|    1773.9M|
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1773.9M) ***
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Starting refinePlace (0:09:16 mem=1789.9M) ***
[11/09 21:36:18    556s] Total net bbox length = 1.552e+05 (8.060e+04 7.457e+04) (ext = 6.379e+04)
[11/09 21:36:18    556s] Starting refinePlace ...
[11/09 21:36:18    556s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:18    556s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:18    556s] Density distribution unevenness ratio = 97.225%
[11/09 21:36:18    556s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:36:18    556s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1789.9MB) @(0:09:16 - 0:09:16).
[11/09 21:36:18    556s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:18    556s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:36:18    556s] Move report: legalization moves 3 insts, mean move: 6.40 um, max move: 9.60 um
[11/09 21:36:18    556s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC317_n181): (5527.20, 351.00) --> (5517.60, 351.00)
[11/09 21:36:18    556s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1789.9MB) @(0:09:16 - 0:09:16).
[11/09 21:36:18    556s] Move report: Detail placement moves 3 insts, mean move: 6.40 um, max move: 9.60 um
[11/09 21:36:18    556s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC317_n181): (5527.20, 351.00) --> (5517.60, 351.00)
[11/09 21:36:18    556s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1789.9MB
[11/09 21:36:18    556s] Statistics of distance of Instance movement in refine placement:
[11/09 21:36:18    556s]   maximum (X+Y) =         9.60 um
[11/09 21:36:18    556s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC317_n181) with max move: (5527.2, 351) -> (5517.6, 351)
[11/09 21:36:18    556s]   mean    (X+Y) =         6.40 um
[11/09 21:36:18    556s] Summary Report:
[11/09 21:36:18    556s] Instances move: 3 (out of 674 movable)
[11/09 21:36:18    556s] Instances flipped: 0
[11/09 21:36:18    556s] Mean displacement: 6.40 um
[11/09 21:36:18    556s] Max displacement: 9.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC317_n181) (5527.2, 351) -> (5517.6, 351)
[11/09 21:36:18    556s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:36:18    556s] Total instances moved : 3
[11/09 21:36:18    556s] Total net bbox length = 1.552e+05 (8.062e+04 7.457e+04) (ext = 6.379e+04)
[11/09 21:36:18    556s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1789.9MB
[11/09 21:36:18    556s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1789.9MB) @(0:09:16 - 0:09:16).
[11/09 21:36:18    556s] *** Finished refinePlace (0:09:16 mem=1789.9M) ***
[11/09 21:36:18    556s] *** maximum move = 9.60 um ***
[11/09 21:36:18    556s] *** Finished re-routing un-routed nets (1789.9M) ***
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1789.9M) ***
[11/09 21:36:18    556s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:36:18    556s] End: GigaOpt DRV Optimization
[11/09 21:36:18    556s] GigaOpt: Cleaning up trial route
[11/09 21:36:18    556s] ### Creating LA Mngr. totSessionCpu=0:09:16 mem=1770.8M
[11/09 21:36:18    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:16 mem=1770.8M
[11/09 21:36:18    556s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:36:18    556s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:36:18    556s] [PSP] Initial Peak syMemory usage = 1770.8 MB
[11/09 21:36:18    556s] (I)       Reading DB...
[11/09 21:36:18    556s] (I)       congestionReportName   : 
[11/09 21:36:18    556s] (I)       layerRangeFor2DCongestion : 
[11/09 21:36:18    556s] (I)       buildTerm2TermWires    : 1
[11/09 21:36:18    556s] (I)       doTrackAssignment      : 1
[11/09 21:36:18    556s] (I)       dumpBookshelfFiles     : 0
[11/09 21:36:18    556s] (I)       numThreads             : 1
[11/09 21:36:18    556s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:36:18    556s] (I)       honorPin               : false
[11/09 21:36:18    556s] (I)       honorPinGuide          : true
[11/09 21:36:18    556s] (I)       honorPartition         : false
[11/09 21:36:18    556s] (I)       allowPartitionCrossover: false
[11/09 21:36:18    556s] (I)       honorSingleEntry       : true
[11/09 21:36:18    556s] (I)       honorSingleEntryStrong : true
[11/09 21:36:18    556s] (I)       handleViaSpacingRule   : false
[11/09 21:36:18    556s] (I)       handleEolSpacingRule   : false
[11/09 21:36:18    556s] (I)       PDConstraint           : none
[11/09 21:36:18    556s] (I)       expBetterNDRHandling   : false
[11/09 21:36:18    556s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:36:18    556s] (I)       routingEffortLevel     : 3
[11/09 21:36:18    556s] (I)       effortLevel            : standard
[11/09 21:36:18    556s] [NR-eGR] minRouteLayer          : 2
[11/09 21:36:18    556s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:36:18    556s] (I)       numRowsPerGCell        : 1
[11/09 21:36:18    556s] (I)       speedUpLargeDesign     : 0
[11/09 21:36:18    556s] (I)       speedUpBlkViolationClean: 1
[11/09 21:36:18    556s] (I)       multiThreadingTA       : 1
[11/09 21:36:18    556s] (I)       blockedPinEscape       : 1
[11/09 21:36:18    556s] (I)       blkAwareLayerSwitching : 1
[11/09 21:36:18    556s] (I)       betterClockWireModeling: 1
[11/09 21:36:18    556s] (I)       congestionCleanMode    : 0
[11/09 21:36:18    556s] (I)       optimizationMode       : false
[11/09 21:36:18    556s] (I)       routeSecondPG          : false
[11/09 21:36:18    556s] (I)       punchThroughDistance   : 500.00
[11/09 21:36:18    556s] (I)       scenicBound            : 1.15
[11/09 21:36:18    556s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:36:18    556s] (I)       source-to-sink ratio   : 0.00
[11/09 21:36:18    556s] (I)       targetCongestionRatioH : 1.00
[11/09 21:36:18    556s] (I)       targetCongestionRatioV : 1.00
[11/09 21:36:18    556s] (I)       layerCongestionRatio   : 0.70
[11/09 21:36:18    556s] (I)       m1CongestionRatio      : 0.10
[11/09 21:36:18    556s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:36:18    556s] (I)       localRouteEffort       : 1.00
[11/09 21:36:18    556s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:36:18    556s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:36:18    556s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:36:18    556s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:36:18    556s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:36:18    556s] (I)       blockTrack             : 
[11/09 21:36:18    556s] (I)       routeVias              : 
[11/09 21:36:18    556s] (I)       readTROption           : true
[11/09 21:36:18    556s] (I)       extraSpacingFactor     : 1.00
[11/09 21:36:18    556s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:36:18    556s] (I)       routeSelectedNetsOnly  : false
[11/09 21:36:18    556s] (I)       before initializing RouteDB syMemory usage = 1770.8 MB
[11/09 21:36:18    556s] (I)       starting read tracks
[11/09 21:36:18    556s] (I)       build grid graph
[11/09 21:36:18    556s] (I)       build grid graph start
[11/09 21:36:18    556s] [NR-eGR] Layer1 has no routable track
[11/09 21:36:18    556s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:36:18    556s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:36:18    556s] (I)       build grid graph end
[11/09 21:36:18    556s] (I)       numViaLayers=2
[11/09 21:36:18    556s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:36:18    556s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:36:18    556s] (I)       end build via table
[11/09 21:36:18    556s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=532 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:36:18    556s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:36:18    556s] (I)       readDataFromPlaceDB
[11/09 21:36:18    556s] (I)       Read net information..
[11/09 21:36:18    556s] [NR-eGR] Read numTotalNets=702  numIgnoredNets=16
[11/09 21:36:18    556s] (I)       Read testcase time = 0.000 seconds
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] (I)       build grid graph start
[11/09 21:36:18    556s] (I)       build grid graph end
[11/09 21:36:18    556s] (I)       Model blockage into capacity
[11/09 21:36:18    556s] (I)       Read numBlocks=2062  numPreroutedWires=0  numCapScreens=0
[11/09 21:36:18    556s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:36:18    556s] (I)       blocked area on Layer2 : 3308910300000  (4.83%)
[11/09 21:36:18    556s] (I)       blocked area on Layer3 : 1775441115000  (2.59%)
[11/09 21:36:18    556s] (I)       Modeling time = 0.010 seconds
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] (I)       totalPins=2283  totalGlobalPin=2196 (96.19%)
[11/09 21:36:18    556s] (I)       Number of ignored nets = 16
[11/09 21:36:18    556s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:36:18    556s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:36:18    556s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:36:18    556s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:36:18    556s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:36:18    556s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:36:18    556s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:36:18    556s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:36:18    556s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:36:18    556s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:36:18    556s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1770.8 MB
[11/09 21:36:18    556s] (I)       Layer1  viaCost=200.00
[11/09 21:36:18    556s] (I)       Layer2  viaCost=100.00
[11/09 21:36:18    556s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:36:18    556s] (I)       routing area        :  (0, 0) - (8296800, 8262000)
[11/09 21:36:18    556s] (I)       core area           :  (350400, 351000) - (7946400, 7911000)
[11/09 21:36:18    556s] (I)       Site Width          :  2400  (dbu)
[11/09 21:36:18    556s] (I)       Row Height          : 30000  (dbu)
[11/09 21:36:18    556s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:36:18    556s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:36:18    556s] (I)       grid                :   276   275     3
[11/09 21:36:18    556s] (I)       vertical capacity   :     0 30000     0
[11/09 21:36:18    556s] (I)       horizontal capacity :     0     0 30000
[11/09 21:36:18    556s] (I)       Default wire width  :   900   900  1500
[11/09 21:36:18    556s] (I)       Default wire space  :   900   900   900
[11/09 21:36:18    556s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:36:18    556s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:36:18    556s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:36:18    556s] (I)       Total num of tracks :     0  3457  2754
[11/09 21:36:18    556s] (I)       Num of masks        :     1     1     1
[11/09 21:36:18    556s] (I)       Num of trim masks   :     0     0     0
[11/09 21:36:18    556s] (I)       --------------------------------------------------------
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] [NR-eGR] ============ Routing rule table ============
[11/09 21:36:18    556s] [NR-eGR] Rule id 0. Nets 686 
[11/09 21:36:18    556s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:36:18    556s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:36:18    556s] [NR-eGR] ========================================
[11/09 21:36:18    556s] [NR-eGR] 
[11/09 21:36:18    556s] (I)       After initializing earlyGlobalRoute syMemory usage = 1770.8 MB
[11/09 21:36:18    556s] (I)       Loading and dumping file time : 0.02 seconds
[11/09 21:36:18    556s] (I)       ============= Initialization =============
[11/09 21:36:18    556s] (I)       total 2D Cap : 1683260 = (750524 H, 932736 V)
[11/09 21:36:18    556s] [NR-eGR] Layer group 1: route 686 net(s) in layer range [2, 3]
[11/09 21:36:18    556s] (I)       ============  Phase 1a Route ============
[11/09 21:36:18    556s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:36:18    556s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:36:18    556s] (I)       Usage: 5750 = (2983 H, 2767 V) = (0.40% H, 0.30% V) = (8.949e+04um H, 8.301e+04um V)
[11/09 21:36:18    556s] (I)       
[11/09 21:36:18    556s] (I)       ============  Phase 1b Route ============
[11/09 21:36:18    556s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:36:18    556s] (I)       Usage: 5750 = (2983 H, 2767 V) = (0.40% H, 0.30% V) = (8.949e+04um H, 8.301e+04um V)
[11/09 21:36:18    556s] (I)       
[11/09 21:36:18    556s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725000e+05um
[11/09 21:36:18    556s] (I)       ============  Phase 1c Route ============
[11/09 21:36:18    556s] (I)       Level2 Grid: 56 x 55
[11/09 21:36:18    556s] (I)       Phase 1c runs 0.00 seconds
[11/09 21:36:18    556s] (I)       Usage: 5750 = (2983 H, 2767 V) = (0.40% H, 0.30% V) = (8.949e+04um H, 8.301e+04um V)
[11/09 21:36:18    556s] (I)       
[11/09 21:36:18    556s] (I)       ============  Phase 1d Route ============
[11/09 21:36:18    556s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:36:18    556s] (I)       Usage: 5751 = (2984 H, 2767 V) = (0.40% H, 0.30% V) = (8.952e+04um H, 8.301e+04um V)
[11/09 21:36:18    556s] (I)       
[11/09 21:36:18    556s] (I)       ============  Phase 1e Route ============
[11/09 21:36:18    556s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:36:18    556s] (I)       Usage: 5751 = (2984 H, 2767 V) = (0.40% H, 0.30% V) = (8.952e+04um H, 8.301e+04um V)
[11/09 21:36:18    556s] (I)       
[11/09 21:36:18    556s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725300e+05um
[11/09 21:36:18    556s] [NR-eGR] 
[11/09 21:36:18    556s] (I)       ============  Phase 1l Route ============
[11/09 21:36:18    556s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:36:18    556s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:36:18    556s] (I)       total 2D Cap : 1683616 = (750592 H, 933024 V)
[11/09 21:36:18    556s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:36:18    556s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:36:18    556s] (I)       ============= track Assignment ============
[11/09 21:36:18    556s] (I)       extract Global 3D Wires
[11/09 21:36:18    556s] (I)       Extract Global WL : time=0.00
[11/09 21:36:18    556s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:36:18    556s] (I)       Initialization real time=0.00 seconds
[11/09 21:36:18    556s] (I)       Kernel real time=0.01 seconds
[11/09 21:36:18    556s] (I)       End Greedy Track Assignment
[11/09 21:36:18    556s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2267
[11/09 21:36:18    556s] [NR-eGR] Layer2(metal2)(V) length: 8.679150e+04um, number of vias: 3444
[11/09 21:36:18    556s] [NR-eGR] Layer3(metal3)(H) length: 9.227040e+04um, number of vias: 0
[11/09 21:36:18    556s] [NR-eGR] Total length: 1.790619e+05um, number of vias: 5711
[11/09 21:36:18    556s] [NR-eGR] End Peak syMemory usage = 1622.0 MB
[11/09 21:36:18    556s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[11/09 21:36:18    556s] GigaOpt: Cleaning up extraction
[11/09 21:36:18    556s] Extraction called for design 'layout_lab_design' of instances=698 and nets=713 using extraction engine 'preRoute' .
[11/09 21:36:18    556s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:18    556s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:18    556s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:18    556s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:18    556s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:18    556s]       RC Corner Indexes            0   
[11/09 21:36:18    556s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:18    556s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:18    556s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:18    556s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:18    556s] Shrink Factor                : 1.00000
[11/09 21:36:18    556s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:18    556s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:18    556s] Using capacitance table file ...
[11/09 21:36:18    556s] Updating RC grid for preRoute extraction ...
[11/09 21:36:18    556s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:18    556s] Initializing multi-corner resistance tables ...
[11/09 21:36:18    556s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1622.039M)
[11/09 21:36:18    556s] GigaOpt: Cleaning up delay & timing
[11/09 21:36:18    556s] #################################################################################
[11/09 21:36:18    556s] # Design Stage: PreRoute
[11/09 21:36:18    556s] # Design Name: layout_lab_design
[11/09 21:36:18    556s] # Design Mode: 90nm
[11/09 21:36:18    556s] # Analysis Mode: MMMC OCV 
[11/09 21:36:18    556s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:18    556s] # Signoff Settings: SI Off 
[11/09 21:36:18    556s] #################################################################################
[11/09 21:36:18    556s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:18    556s] Calculate early delays in OCV mode...
[11/09 21:36:18    556s] Calculate late delays in OCV mode...
[11/09 21:36:18    556s] Topological Sorting (CPU = 0:00:00.0, MEM = 1620.0M, InitMEM = 1620.0M)
[11/09 21:36:18    556s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:18    556s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:18    556s] Total number of fetched objects 702
[11/09 21:36:18    556s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:18    556s] End delay calculation. (MEM=1669.47 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:36:18    556s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1669.5M) ***
[11/09 21:36:18    556s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:36:18    556s] Info: 16 io nets excluded
[11/09 21:36:18    556s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:18    556s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:18    556s] ### Creating PhyDesignMc. totSessionCpu=0:09:17 mem=1669.5M
[11/09 21:36:18    556s] Core basic site is core
[11/09 21:36:18    556s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:18    556s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:17 mem=1669.5M
[11/09 21:36:18    556s] ### Creating LA Mngr. totSessionCpu=0:09:17 mem=1669.5M
[11/09 21:36:18    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:17 mem=1669.5M
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] Info: violation cost 0.018809 (cap = 0.018809, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   0.56  |            |           |
[11/09 21:36:18    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          1|          0|          0|   0.56  |   0:00:00.0|    1761.0M|
[11/09 21:36:18    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:36:18    556s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.39 |          0|          0|          0|   0.56  |   0:00:00.0|    1761.0M|
[11/09 21:36:18    556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1761.0M) ***
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Starting refinePlace (0:09:17 mem=1777.0M) ***
[11/09 21:36:18    556s] Total net bbox length = 1.552e+05 (8.062e+04 7.457e+04) (ext = 6.379e+04)
[11/09 21:36:18    556s] Starting refinePlace ...
[11/09 21:36:18    556s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:18    556s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:18    556s] Density distribution unevenness ratio = 97.225%
[11/09 21:36:18    556s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:36:18    556s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1777.0MB) @(0:09:17 - 0:09:17).
[11/09 21:36:18    556s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:18    556s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:36:18    556s] Move report: legalization moves 1 insts, mean move: 9.60 um, max move: 9.60 um
[11/09 21:36:18    556s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC737_n184): (5388.00, 351.00) --> (5378.40, 351.00)
[11/09 21:36:18    556s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1777.0MB) @(0:09:17 - 0:09:17).
[11/09 21:36:18    556s] Move report: Detail placement moves 1 insts, mean move: 9.60 um, max move: 9.60 um
[11/09 21:36:18    556s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC737_n184): (5388.00, 351.00) --> (5378.40, 351.00)
[11/09 21:36:18    556s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.0MB
[11/09 21:36:18    556s] Statistics of distance of Instance movement in refine placement:
[11/09 21:36:18    556s]   maximum (X+Y) =         9.60 um
[11/09 21:36:18    556s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC737_n184) with max move: (5388, 351) -> (5378.4, 351)
[11/09 21:36:18    556s]   mean    (X+Y) =         9.60 um
[11/09 21:36:18    556s] Summary Report:
[11/09 21:36:18    556s] Instances move: 1 (out of 675 movable)
[11/09 21:36:18    556s] Instances flipped: 0
[11/09 21:36:18    556s] Mean displacement: 9.60 um
[11/09 21:36:18    556s] Max displacement: 9.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC737_n184) (5388, 351) -> (5378.4, 351)
[11/09 21:36:18    556s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:36:18    556s] Total instances moved : 1
[11/09 21:36:18    556s] Total net bbox length = 1.552e+05 (8.063e+04 7.457e+04) (ext = 6.379e+04)
[11/09 21:36:18    556s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.0MB
[11/09 21:36:18    556s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1777.0MB) @(0:09:17 - 0:09:17).
[11/09 21:36:18    556s] *** Finished refinePlace (0:09:17 mem=1777.0M) ***
[11/09 21:36:18    556s] *** maximum move = 9.60 um ***
[11/09 21:36:18    556s] *** Finished re-routing un-routed nets (1777.0M) ***
[11/09 21:36:18    556s] 
[11/09 21:36:18    556s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1777.0M) ***
[11/09 21:36:18    556s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:36:18    556s] GigaOpt: Cleaning up delay & timing
[11/09 21:36:18    556s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1643.5M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.392  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.562%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1643.5M, totSessionCpu=0:09:17 **
[11/09 21:36:18    556s] Effort level <high> specified for reg2reg path_group
[11/09 21:36:18    556s] Reported timing to dir ./timingReports
[11/09 21:36:18    556s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1645.5M, totSessionCpu=0:09:17 **
[11/09 21:36:19    556s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.392  |  4.392  |  4.651  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.562%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1643.5M, totSessionCpu=0:09:17 **
[11/09 21:36:19    556s] *** Finished optDesign ***
[11/09 21:36:19    556s] 
[11/09 21:36:19    556s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:01.7)
[11/09 21:36:19    556s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:36:19    556s] <CMD> clockDesign
[11/09 21:36:19    556s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:36:19    556s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:36:19    556s] <clockDesign CMD> ccopt_design -cts
[11/09 21:36:19    557s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:36:19    557s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:36:19    557s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:36:19    557s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:36:19    557s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:36:19    557s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:36:19    557s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:36:19    557s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:36:19    557s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:36:19    557s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:36:19    557s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:36:19    557s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:36:19    557s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:36:19    557s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:36:19    557s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:36:19    557s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:36:19    557s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:36:19    557s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1592.3M, totSessionCpu=0:09:17 **
[11/09 21:36:19    557s] **ERROR: (IMPCK-9000):	
[11/09 21:36:19    557s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:36:19    557s] Severity  ID               Count  Summary                                  
[11/09 21:36:19    557s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:36:19    557s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:36:19    557s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:36:19    557s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:36:19    557s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:36:19    557s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:36:19    557s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] <CMD> trialRoute
[11/09 21:36:19    557s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:36:19    557s] Set wireMPool w/ noThreadCheck
[11/09 21:36:19    557s] *** Starting trialRoute (mem=1592.3M) ***
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Using hname+ instead name for net compare
[11/09 21:36:19    557s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:36:19    557s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:36:19    557s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:36:19    557s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1592.3M)
[11/09 21:36:19    557s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Nr of prerouted/Fixed nets = 16
[11/09 21:36:19    557s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:36:19    557s] routingBox: (1200 1500) (8295600 8260500)
[11/09 21:36:19    557s] coreBox:    (350400 351000) (7946400 7911000)
[11/09 21:36:19    557s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/15
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M):
[11/09 21:36:19    557s] Est net length = 1.722e+05um = 9.006e+04H + 8.214e+04V
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.005e+05um 1.413e+05um) = (8337 4706)
[11/09 21:36:19    557s] Obstruct: 1138 = 564 (0.3%H) + 574 (0.3%V)
[11/09 21:36:19    557s] Overflow: 33 = 0 (0.00% H) + 33 (0.02% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M):
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.004e+05um 1.413e+05um) = (8324 4706)
[11/09 21:36:19    557s] Overflow: 33 = 0 (0.00% H) + 33 (0.02% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M):
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.002e+05um 1.411e+05um) = (8311 4702)
[11/09 21:36:19    557s] Overflow: 32 = 0 (0.00% H) + 32 (0.02% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M):
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.002e+05um 1.412e+05um) = (8313 4704)
[11/09 21:36:19    557s] Overflow: 28 = 0 (0.00% H) + 28 (0.02% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1a-1d Overflow: 0.00% H + 0.02% V (0:00:00.0 1601.5M)

[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M):
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.002e+05um 1.413e+05um) = (8314 4708)
[11/09 21:36:19    557s] Overflow: 22 = 0 (0.00% H) + 22 (0.01% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M):
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.004e+05um 1.415e+05um) = (8325 4715)
[11/09 21:36:19    557s] Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Congestion distribution:
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Remain	cntH		cntV
[11/09 21:36:19    557s] --------------------------------------
[11/09 21:36:19    557s]  -1:	0	 0.00%	15	 0.01%
[11/09 21:36:19    557s] --------------------------------------
[11/09 21:36:19    557s]   0:	0	 0.00%	176	 0.10%
[11/09 21:36:19    557s]   1:	0	 0.00%	282	 0.16%
[11/09 21:36:19    557s]   2:	47	 0.03%	375	 0.22%
[11/09 21:36:19    557s]   3:	84	 0.05%	547	 0.32%
[11/09 21:36:19    557s]   4:	45	 0.03%	1093	 0.64%
[11/09 21:36:19    557s]   5:	171584	99.90%	169262	98.55%
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.0 1601.5M)

[11/09 21:36:19    557s] Global route (cpu=0.0s real=0.0s 1601.5M)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] *** After '-updateRemainTrks' operation: 
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Usage: (0.5%H 0.5%V) = (1.004e+05um 1.415e+05um) = (8325 4715)
[11/09 21:36:19    557s] Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.0 1601.5M)

[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Congestion distribution:
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Remain	cntH		cntV
[11/09 21:36:19    557s] --------------------------------------
[11/09 21:36:19    557s]  -1:	0	 0.00%	15	 0.01%
[11/09 21:36:19    557s] --------------------------------------
[11/09 21:36:19    557s]   0:	0	 0.00%	176	 0.10%
[11/09 21:36:19    557s]   1:	0	 0.00%	282	 0.16%
[11/09 21:36:19    557s]   2:	47	 0.03%	375	 0.22%
[11/09 21:36:19    557s]   3:	84	 0.05%	547	 0.32%
[11/09 21:36:19    557s]   4:	45	 0.03%	1093	 0.64%
[11/09 21:36:19    557s]   5:	171584	99.90%	169262	98.55%
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.1 1601.5M) ***
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Using trMTFlushLazyWireDel= 1
[11/09 21:36:19    557s] Not using mpools for CRoute
[11/09 21:36:19    557s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:36:19    557s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M)
[11/09 21:36:19    557s] Not using mpools for CRoute
[11/09 21:36:19    557s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M)
[11/09 21:36:19    557s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:36:19    557s] Cleanup real= 0:00:00.0
[11/09 21:36:19    557s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1601.5M)
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Total length: 1.756e+05um, number of vias: 4401
[11/09 21:36:19    557s] M1(H) length: 0.000e+00um, number of vias: 2269
[11/09 21:36:19    557s] M2(V) length: 8.655e+04um, number of vias: 2132
[11/09 21:36:19    557s] M3(H) length: 8.906e+04um
[11/09 21:36:19    557s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1601.5M) ***
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Skipping QALenRecalc
[11/09 21:36:19    557s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:36:19    557s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:36:19    557s] *** Finished all Phases (cpu=0:00:00.1 mem=1601.5M) ***
[11/09 21:36:19    557s] trMTFlushLazyWireDel was already disabled
[11/09 21:36:19    557s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:36:19    557s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:36:19    557s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:36:19    557s] Peak Memory Usage was 1601.5M 
[11/09 21:36:19    557s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:01.2
[11/09 21:36:19    557s]   TrialRoute full (called 20x) runtime= 0:00:01.1
[11/09 21:36:19    557s]   GlbRouteEst (called 24x) runtime= 0:00:00.1
[11/09 21:36:19    557s] *** Finished trialRoute (cpu=0:00:00.1 mem=1601.5M) ***
[11/09 21:36:19    557s] 
[11/09 21:36:19    557s] Set wireMPool w/ threadCheck
[11/09 21:36:19    557s] <CMD> timeDesign -postCTS
[11/09 21:36:19    557s] Start to check current routing status for nets...
[11/09 21:36:19    557s] Using hname+ instead name for net compare
[11/09 21:36:19    557s] All nets are already routed correctly.
[11/09 21:36:19    557s] End to check current routing status for nets (mem=1596.2M)
[11/09 21:36:19    557s] Extraction called for design 'layout_lab_design' of instances=699 and nets=714 using extraction engine 'preRoute' .
[11/09 21:36:19    557s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:19    557s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:19    557s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:19    557s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:19    557s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:19    557s]       RC Corner Indexes            0   
[11/09 21:36:19    557s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:19    557s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:19    557s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:19    557s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:19    557s] Shrink Factor                : 1.00000
[11/09 21:36:19    557s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:19    557s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:19    557s] Using capacitance table file ...
[11/09 21:36:19    557s] Updating RC grid for preRoute extraction ...
[11/09 21:36:19    557s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:19    557s] Initializing multi-corner resistance tables ...
[11/09 21:36:19    557s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1596.227M)
[11/09 21:36:19    557s] Effort level <high> specified for reg2reg path_group
[11/09 21:36:19    557s] #################################################################################
[11/09 21:36:19    557s] # Design Stage: PreRoute
[11/09 21:36:19    557s] # Design Name: layout_lab_design
[11/09 21:36:19    557s] # Design Mode: 90nm
[11/09 21:36:19    557s] # Analysis Mode: MMMC OCV 
[11/09 21:36:19    557s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:19    557s] # Signoff Settings: SI On 
[11/09 21:36:19    557s] #################################################################################
[11/09 21:36:19    557s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:19    557s] Calculate early delays in OCV mode...
[11/09 21:36:19    557s] Calculate late delays in OCV mode...
[11/09 21:36:19    557s] Topological Sorting (CPU = 0:00:00.0, MEM = 1597.2M, InitMEM = 1597.2M)
[11/09 21:36:19    557s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:19    557s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:19    557s] Total number of fetched objects 703
[11/09 21:36:19    557s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:19    557s] End delay calculation. (MEM=1647.4 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:36:19    557s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1647.4M) ***
[11/09 21:36:19    557s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:09:17 mem=1647.4M)
[11/09 21:36:20    557s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.475  | -1.475  |  0.146  |
|           TNS (ns):| -68.210 | -68.210 |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.562%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:36:20    557s] Total CPU time: 0.39 sec
[11/09 21:36:20    557s] Total Real time: 1.0 sec
[11/09 21:36:20    557s] Total Memory Usage: 1587.164062 Mbytes
[11/09 21:36:20    557s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:36:20    557s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:36:20    557s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:36:20    557s] <CMD> extractRC -outfile encounter.cap
[11/09 21:36:20    557s] Extraction called for design 'layout_lab_design' of instances=699 and nets=714 using extraction engine 'preRoute' .
[11/09 21:36:20    557s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:36:20    557s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:36:20    557s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:36:20    557s] RC Extraction called in multi-corner(1) mode.
[11/09 21:36:20    557s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:36:20    557s]       RC Corner Indexes            0   
[11/09 21:36:20    557s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:36:20    557s] Resistance Scaling Factor    : 1.00000 
[11/09 21:36:20    557s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:36:20    557s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:36:20    557s] Shrink Factor                : 1.00000
[11/09 21:36:20    557s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:36:20    557s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:36:20    557s] Using capacitance table file ...
[11/09 21:36:20    557s] Updating RC grid for preRoute extraction ...
[11/09 21:36:20    557s] Initializing multi-corner capacitance tables ... 
[11/09 21:36:20    557s] Initializing multi-corner resistance tables ...
[11/09 21:36:20    557s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1587.164M)
[11/09 21:36:20    557s] <CMD> setOptMode -yieldEffort none
[11/09 21:36:20    557s] <CMD> setOptMode -highEffort
[11/09 21:36:20    557s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:36:20    557s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:36:20    557s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:36:20    557s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:36:20    557s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:36:20    557s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:36:20    557s] <CMD> optDesign -postCTS -hold
[11/09 21:36:20    557s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:36:20    557s] GigaOpt running with 1 threads.
[11/09 21:36:20    557s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:36:20    557s] #spOpts: mergeVia=F 
[11/09 21:36:20    557s] Core basic site is core
[11/09 21:36:20    557s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:20    557s] #spOpts: mergeVia=F 
[11/09 21:36:20    557s] #spOpts: mergeVia=F 
[11/09 21:36:20    557s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:36:20    557s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:36:20    557s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:36:20    557s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:36:20    557s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:36:20    557s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:36:20    557s] 	...
[11/09 21:36:20    557s] 	Reporting only the 20 first cells found...
[11/09 21:36:20    557s] 
[11/09 21:36:20    557s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1585.0M, totSessionCpu=0:09:18 **
[11/09 21:36:20    557s] *** optDesign -postCTS ***
[11/09 21:36:20    557s] DRC Margin: user margin 0.0
[11/09 21:36:20    557s] Hold Target Slack: user slack 0
[11/09 21:36:20    557s] Setup Target Slack: user slack 0;
[11/09 21:36:20    557s] Summary for sequential cells idenfication: 
[11/09 21:36:20    557s] Identified SBFF number: 3
[11/09 21:36:20    557s] Identified MBFF number: 0
[11/09 21:36:20    557s] Not identified SBFF number: 0
[11/09 21:36:20    557s] Not identified MBFF number: 0
[11/09 21:36:20    557s] Number of sequential cells which are not FFs: 1
[11/09 21:36:20    557s] 
[11/09 21:36:20    557s] Start to check current routing status for nets...
[11/09 21:36:20    557s] Using hname+ instead name for net compare
[11/09 21:36:20    557s] All nets are already routed correctly.
[11/09 21:36:20    557s] End to check current routing status for nets (mem=1585.0M)
[11/09 21:36:20    557s] ### Creating LA Mngr. totSessionCpu=0:09:18 mem=1651.8M
[11/09 21:36:20    557s] ### Creating LA Mngr, finished. totSessionCpu=0:09:18 mem=1651.8M
[11/09 21:36:20    557s] Compute RC Scale Done ...
[11/09 21:36:20    557s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:36:20    557s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:36:20    557s] *info: ------------------------------------------------------------------
[11/09 21:36:20    557s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:36:20    557s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:36:20    557s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:36:20    557s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:36:20    557s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:36:20    557s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:20    557s] ### Creating PhyDesignMc. totSessionCpu=0:09:18 mem=1698.5M
[11/09 21:36:20    557s] #spOpts: mergeVia=F 
[11/09 21:36:20    557s] Core basic site is core
[11/09 21:36:20    557s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:20    557s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:18 mem=1698.5M
[11/09 21:36:20    557s] GigaOpt Hold Optimizer is used
[11/09 21:36:20    557s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:18 mem=1698.5M ***
[11/09 21:36:20    557s] Effort level <high> specified for reg2reg path_group
[11/09 21:36:20    557s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:36:20    557s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:36:20    557s] #################################################################################
[11/09 21:36:20    557s] # Design Stage: PreRoute
[11/09 21:36:20    557s] # Design Name: layout_lab_design
[11/09 21:36:20    557s] # Design Mode: 90nm
[11/09 21:36:20    557s] # Analysis Mode: MMMC OCV 
[11/09 21:36:20    557s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:20    557s] # Signoff Settings: SI On 
[11/09 21:36:20    557s] #################################################################################
[11/09 21:36:20    557s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:20    557s] Calculate late delays in OCV mode...
[11/09 21:36:20    557s] Calculate early delays in OCV mode...
[11/09 21:36:20    557s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:36:20    557s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:20    557s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 701. 
[11/09 21:36:20    557s] Total number of fetched objects 703
[11/09 21:36:20    557s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:20    557s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:36:20    557s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:36:20    557s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:36:20    557s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:36:20    557s] Done building hold timer [2346 node(s), 3027 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:36:21    557s]  
_______________________________________________________________________
[11/09 21:36:21    557s] #################################################################################
[11/09 21:36:21    557s] # Design Stage: PreRoute
[11/09 21:36:21    557s] # Design Name: layout_lab_design
[11/09 21:36:21    557s] # Design Mode: 90nm
[11/09 21:36:21    557s] # Analysis Mode: MMMC OCV 
[11/09 21:36:21    557s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:21    557s] # Signoff Settings: SI On 
[11/09 21:36:21    557s] #################################################################################
[11/09 21:36:21    557s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:21    557s] Calculate early delays in OCV mode...
[11/09 21:36:21    557s] Calculate late delays in OCV mode...
[11/09 21:36:21    557s] Topological Sorting (CPU = 0:00:00.0, MEM = 1696.5M, InitMEM = 1696.5M)
[11/09 21:36:21    558s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:21    558s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:21    558s] Total number of fetched objects 703
[11/09 21:36:21    558s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:21    558s] End delay calculation. (MEM=1704.66 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:36:21    558s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1704.7M) ***
[11/09 21:36:21    558s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:09:18 mem=1704.7M)
[11/09 21:36:21    558s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:09:18 mem=1704.7M ***
[11/09 21:36:21    558s] *info: category slack lower bound [L -1475.4] default
[11/09 21:36:21    558s] *info: category slack lower bound [H -1475.4] reg2reg 
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s]          WNS    reg2regWNS
[11/09 21:36:21    558s]    -1.475 ns     -1.475 ns
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.475  | -1.475  |  0.146  |
|           TNS (ns):| -68.210 | -68.210 |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.874 | -2.354  | -27.874 |
|           TNS (ns):| -2278.5 |-104.112 | -2244.2 |
|    Violating Paths:|   202   |   125   |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.562%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:36:21    558s] Identified SBFF number: 3
[11/09 21:36:21    558s] Identified MBFF number: 0
[11/09 21:36:21    558s] Not identified SBFF number: 0
[11/09 21:36:21    558s] Not identified MBFF number: 0
[11/09 21:36:21    558s] Number of sequential cells which are not FFs: 1
[11/09 21:36:21    558s] 
[11/09 21:36:21    558s] Summary for sequential cells idenfication: 
[11/09 21:36:21    558s] Identified SBFF number: 3
[11/09 21:36:21    558s] Identified MBFF number: 0
[11/09 21:36:21    558s] Not identified SBFF number: 0
[11/09 21:36:21    558s] Not identified MBFF number: 0
[11/09 21:36:21    558s] Number of sequential cells which are not FFs: 1
[11/09 21:36:21    558s] 
[11/09 21:36:21    558s] 
[11/09 21:36:21    558s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:36:21    558s] *Info: worst delay setup view: osu05
[11/09 21:36:21    558s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:36:21    558s] =================================================================
[11/09 21:36:21    558s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:36:21    558s] ------------------------------------------------------------------
[11/09 21:36:21    558s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:36:21    558s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:36:21    558s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:36:21    558s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:36:21    558s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:36:21    558s] =================================================================
[11/09 21:36:21    558s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1632.2M, totSessionCpu=0:09:18 **
[11/09 21:36:21    558s] ### Creating LA Mngr. totSessionCpu=0:09:18 mem=1632.2M
[11/09 21:36:21    558s] ### Creating LA Mngr, finished. totSessionCpu=0:09:18 mem=1632.2M
[11/09 21:36:21    558s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:36:21    558s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:36:21    558s] Info: 16 io nets excluded
[11/09 21:36:21    558s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s]    Hold Timing Summary  - Initial 
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s]  Target slack: 0.000 ns
[11/09 21:36:21    558s] View: osu05 
[11/09 21:36:21    558s] 	WNS: -6.671 
[11/09 21:36:21    558s] 	TNS: -418.417 
[11/09 21:36:21    558s] 	VP: 131 
[11/09 21:36:21    558s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s]    Setup Timing Summary  - Initial 
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s]  Target slack: 0.000 ns
[11/09 21:36:21    558s] View: osu05 
[11/09 21:36:21    558s] 	WNS: -1.475 
[11/09 21:36:21    558s] 	TNS: -68.210 
[11/09 21:36:21    558s] 	VP: 64 
[11/09 21:36:21    558s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D 
[11/09 21:36:21    558s] --------------------------------------------------- 
[11/09 21:36:21    558s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:21    558s] ### Creating PhyDesignMc. totSessionCpu=0:09:18 mem=1765.7M
[11/09 21:36:21    558s] #spOpts: mergeVia=F 
[11/09 21:36:21    558s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:18 mem=1765.7M
[11/09 21:36:21    558s] 
[11/09 21:36:21    558s] *** Starting Core Fixing (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:09:18 mem=1765.7M density=0.562% ***
[11/09 21:36:21    558s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:36:21    558s] 
[11/09 21:36:21    558s] Phase I ......
[11/09 21:36:21    558s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:36:21    558s] *info: Levelized Batch Commit is enabled
[11/09 21:36:21    558s] Executing transform: ECO Safe Resize
[11/09 21:36:21    558s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:21    558s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:36:21    558s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:21    558s] Worst hold path end point:
[11/09 21:36:21    558s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:21    558s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:21    558s] |   0|  -6.671|  -418.42|     131|          0|       0(     0)|     0.56%|   0:00:01.0|  1765.7M|
[11/09 21:36:21    558s] Worst hold path end point:
[11/09 21:36:21    558s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:21    558s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:21    558s] |   1|  -6.671|  -418.42|     131|          0|       0(     0)|     0.56%|   0:00:01.0|  1765.7M|
[11/09 21:36:21    558s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:21    558s] Executing transform: AddBuffer + LegalResize
[11/09 21:36:21    558s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:21    558s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:36:21    558s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:21    558s] Worst hold path end point:
[11/09 21:36:21    558s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:21    558s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:21    558s] |   0|  -6.671|  -418.42|     131|          0|       0(     0)|     0.56%|   0:00:01.0|  1765.7M|
[11/09 21:36:23    560s] Worst hold path end point:
[11/09 21:36:23    560s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:23    560s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:23    560s] |   1|  -6.181|  -355.25|      99|        143|       0(     0)|     0.84%|   0:00:03.0|  1765.7M|
[11/09 21:36:25    562s] Worst hold path end point:
[11/09 21:36:25    562s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:25    562s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:25    562s] |   2|  -5.586|  -297.94|      89|         94|       0(     0)|     1.02%|   0:00:05.0|  1765.7M|
[11/09 21:36:26    562s] Worst hold path end point:
[11/09 21:36:26    562s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:26    562s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:26    562s] |   3|  -5.067|  -253.99|      86|         47|       0(     0)|     1.07%|   0:00:06.0|  1765.7M|
[11/09 21:36:26    563s] Worst hold path end point:
[11/09 21:36:26    563s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:26    563s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:26    563s] |   4|  -4.536|  -211.69|      82|         18|       0(     0)|     1.10%|   0:00:06.0|  1765.7M|
[11/09 21:36:27    564s] Worst hold path end point:
[11/09 21:36:27    564s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:27    564s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:27    564s] |   5|  -3.887|  -170.43|      81|         16|       0(     0)|     1.13%|   0:00:07.0|  1765.7M|
[11/09 21:36:28    565s] Worst hold path end point:
[11/09 21:36:28    565s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:28    565s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:28    565s] |   6|  -3.450|  -131.38|      80|         14|       0(     0)|     1.15%|   0:00:08.0|  1784.8M|
[11/09 21:36:29    566s] Worst hold path end point:
[11/09 21:36:29    566s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:29    566s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:29    566s] |   7|  -2.948|   -92.70|      76|         12|       0(     0)|     1.18%|   0:00:09.0|  1784.8M|
[11/09 21:36:29    566s] Worst hold path end point:
[11/09 21:36:29    566s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:29    566s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:29    566s] |   8|  -2.450|   -55.43|      73|         13|       0(     0)|     1.20%|   0:00:09.0|  1784.8M|
[11/09 21:36:30    567s] Worst hold path end point:
[11/09 21:36:30    567s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:30    567s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:30    567s] |   9|  -1.952|   -25.03|      62|         12|       0(     0)|     1.22%|   0:00:10.0|  1784.8M|
[11/09 21:36:30    567s] Worst hold path end point:
[11/09 21:36:30    567s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:30    567s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:30    567s] |  10|  -1.755|    -6.35|      26|         12|       0(     0)|     1.23%|   0:00:10.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  11|  -1.604|    -2.46|      12|          5|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  12|  -1.450|    -1.57|       3|          4|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  13|  -1.295|    -1.30|       1|          1|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  14|  -1.141|    -1.14|       1|          1|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  15|  -0.987|    -0.99|       1|          1|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  16|  -0.929|    -0.93|       1|          1|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |  17|  -0.929|    -0.93|       1|          0|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *info:    Total 394 cells added for Phase I
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]    Hold Timing Summary  - Phase I 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]  Target slack: 0.000 ns
[11/09 21:36:31    568s] View: osu05 
[11/09 21:36:31    568s] 	WNS: -0.929 
[11/09 21:36:31    568s] 	TNS: -0.929 
[11/09 21:36:31    568s] 	VP: 1 
[11/09 21:36:31    568s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]    Setup Timing Summary  - Phase I 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]  Target slack: 0.000 ns
[11/09 21:36:31    568s] View: osu05 
[11/09 21:36:31    568s] 	WNS: -1.471 
[11/09 21:36:31    568s] 	TNS: -68.137 
[11/09 21:36:31    568s] 	VP: 64 
[11/09 21:36:31    568s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] Phase II ......
[11/09 21:36:31    568s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:36:31    568s] *info: Levelized Batch Commit is enabled
[11/09 21:36:31    568s] Executing transform: AddBuffer
[11/09 21:36:31    568s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:31    568s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:36:31    568s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |   0|  -0.929|    -0.93|       1|          0|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |   1|  -0.755|    -0.76|       1|          2|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |   2|  -0.600|    -0.60|       1|          2|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |   3|  -0.293|    -0.29|       1|          3|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:36:31    568s] |   4|  -0.139|    -0.14|       1|          2|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] Worst hold path end point:
[11/09 21:36:31    568s]   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D
[11/09 21:36:31    568s]     net: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130 (nrTerm=2)
[11/09 21:36:31    568s] |   5|   0.002|     0.00|       0|          1|       0(     0)|     1.24%|   0:00:11.0|  1784.8M|
[11/09 21:36:31    568s] +-----------------------------------------------------------------------------------------------+
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *info:    Total 10 cells added for Phase II
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]    Hold Timing Summary  - Phase II 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]  Target slack: 0.000 ns
[11/09 21:36:31    568s] View: osu05 
[11/09 21:36:31    568s] 	WNS: 0.002 
[11/09 21:36:31    568s] 	TNS: 0.000 
[11/09 21:36:31    568s] 	VP: 0 
[11/09 21:36:31    568s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]    Setup Timing Summary  - Phase II 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s]  Target slack: 0.000 ns
[11/09 21:36:31    568s] View: osu05 
[11/09 21:36:31    568s] 	WNS: -1.471 
[11/09 21:36:31    568s] 	TNS: -68.980 
[11/09 21:36:31    568s] 	VP: 65 
[11/09 21:36:31    568s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D 
[11/09 21:36:31    568s] --------------------------------------------------- 
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *** Finished Core Fixing (fixHold) cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=0:09:28 mem=1784.8M density=1.243% ***
[11/09 21:36:31    568s] *info:
[11/09 21:36:31    568s] *info: Added a total of 404 cells to fix/reduce hold violation
[11/09 21:36:31    568s] *info:          in which 201 termBuffering
[11/09 21:36:31    568s] *info:
[11/09 21:36:31    568s] *info: Summary: 
[11/09 21:36:31    568s] *info:           76 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:36:31    568s] *info:            6 cells of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:36:31    568s] *info:           15 cells of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:36:31    568s] *info:           43 cells of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:36:31    568s] *info:          264 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:36:31    568s] *info:
[11/09 21:36:31    568s] *** Starting refinePlace (0:09:28 mem=1820.8M) ***
[11/09 21:36:31    568s] Total net bbox length = 2.418e+05 (1.425e+05 9.925e+04) (ext = 3.901e+04)
[11/09 21:36:31    568s] Starting refinePlace ...
[11/09 21:36:31    568s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:31    568s] default core: bins with density >  0.75 =    0 % ( 0 / 676 )
[11/09 21:36:31    568s] Density distribution unevenness ratio = 93.355%
[11/09 21:36:31    568s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:36:31    568s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1820.8MB) @(0:09:28 - 0:09:28).
[11/09 21:36:31    568s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:31    568s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:36:31    568s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:31    568s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1820.8MB) @(0:09:28 - 0:09:28).
[11/09 21:36:31    568s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:36:31    568s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1820.8MB
[11/09 21:36:31    568s] Statistics of distance of Instance movement in refine placement:
[11/09 21:36:31    568s]   maximum (X+Y) =         0.00 um
[11/09 21:36:31    568s]   mean    (X+Y) =         0.00 um
[11/09 21:36:31    568s] Summary Report:
[11/09 21:36:31    568s] Instances move: 0 (out of 1079 movable)
[11/09 21:36:31    568s] Instances flipped: 0
[11/09 21:36:31    568s] Mean displacement: 0.00 um
[11/09 21:36:31    568s] Max displacement: 0.00 um 
[11/09 21:36:31    568s] Total instances moved : 0
[11/09 21:36:31    568s] Total net bbox length = 2.418e+05 (1.425e+05 9.925e+04) (ext = 3.901e+04)
[11/09 21:36:31    568s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1820.8MB
[11/09 21:36:31    568s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1820.8MB) @(0:09:28 - 0:09:28).
[11/09 21:36:31    568s] *** Finished refinePlace (0:09:28 mem=1820.8M) ***
[11/09 21:36:31    568s] *** maximum move = 0.00 um ***
[11/09 21:36:31    568s] *** Finished re-routing un-routed nets (1820.8M) ***
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1820.8M) ***
[11/09 21:36:31    568s] *** Finish Post CTS Hold Fixing (cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:09:28 mem=1820.8M density=1.243%) ***
[11/09 21:36:31    568s] *** Steiner Routed Nets: 52.755%; Threshold: 100; Threshold for Hold: 100
[11/09 21:36:31    568s] ### Creating LA Mngr. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] ### Creating LA Mngr, finished. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] Re-routed 0 nets
[11/09 21:36:31    568s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:36:31    568s] Summary for sequential cells idenfication: 
[11/09 21:36:31    568s] Identified SBFF number: 3
[11/09 21:36:31    568s] Identified MBFF number: 0
[11/09 21:36:31    568s] Not identified SBFF number: 0
[11/09 21:36:31    568s] Not identified MBFF number: 0
[11/09 21:36:31    568s] Number of sequential cells which are not FFs: 1
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] Summary for sequential cells idenfication: 
[11/09 21:36:31    568s] Identified SBFF number: 3
[11/09 21:36:31    568s] Identified MBFF number: 0
[11/09 21:36:31    568s] Not identified SBFF number: 0
[11/09 21:36:31    568s] Not identified MBFF number: 0
[11/09 21:36:31    568s] Number of sequential cells which are not FFs: 1
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] GigaOpt: WNS changes after routing: -1.475 -> -1.471 (bump = -0.004)
[11/09 21:36:31    568s] GigaOpt: Skipping postEco optimization
[11/09 21:36:31    568s] GigaOpt: WNS changes after postEco optimization: -1.475 -> -1.471 (bump = -0.004)
[11/09 21:36:31    568s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:36:31    568s] *** Steiner Routed Nets: 52.755%; Threshold: 100; Threshold for Hold: 100
[11/09 21:36:31    568s] ### Creating LA Mngr. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] ### Creating LA Mngr, finished. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] Re-routed 0 nets
[11/09 21:36:31    568s] Begin: GigaOpt Optimization in post-eco TNS mode
[11/09 21:36:31    568s] Info: 16 io nets excluded
[11/09 21:36:31    568s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:36:31    568s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:31    568s] ### Creating PhyDesignMc. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] #spOpts: mergeVia=F 
[11/09 21:36:31    568s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] ### Creating LA Mngr. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] ### Creating LA Mngr, finished. totSessionCpu=0:09:28 mem=1642.2M
[11/09 21:36:31    568s] *info: 16 io nets excluded
[11/09 21:36:31    568s] *info: 2 clock nets excluded
[11/09 21:36:31    568s] *info: 2 special nets excluded.
[11/09 21:36:31    568s] *info: 11 no-driver nets excluded.
[11/09 21:36:31    568s] ** GigaOpt Optimizer WNS Slack -1.471 TNS Slack -68.980 Density 1.24
[11/09 21:36:31    568s] Optimizer TNS Opt
[11/09 21:36:31    568s] Active Path Group: reg2reg  
[11/09 21:36:31    568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:31    568s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:36:31    568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:31    568s] |  -1.471|   -1.471| -68.980|  -68.980|     1.24%|   0:00:00.0| 1791.7M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D  |
[11/09 21:36:31    568s] |  -1.471|   -1.471| -68.980|  -68.980|     1.24%|   0:00:00.0| 1791.7M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D  |
[11/09 21:36:31    568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1791.7M) ***
[11/09 21:36:31    568s] Active Path Group: default 
[11/09 21:36:31    568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:31    568s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:36:31    568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:31    568s] |  -0.691|   -1.471|  -0.865|  -68.980|     1.24%|   0:00:00.0| 1791.7M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:36:31    568s] |  -0.691|   -1.471|  -0.865|  -68.980|     1.24%|   0:00:00.0| 1791.7M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:36:31    568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1791.7M) ***
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1791.7M) ***
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1791.7M) ***
[11/09 21:36:31    568s] 
[11/09 21:36:31    568s] End: GigaOpt Optimization in post-eco TNS mode
[11/09 21:36:31    568s] Reported timing to dir ./timingReports
[11/09 21:36:31    568s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1640.2M, totSessionCpu=0:09:29 **
[11/09 21:36:31    568s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:36:31    568s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:36:31    568s] #################################################################################
[11/09 21:36:31    568s] # Design Stage: PreRoute
[11/09 21:36:31    568s] # Design Name: layout_lab_design
[11/09 21:36:31    568s] # Design Mode: 90nm
[11/09 21:36:31    568s] # Analysis Mode: MMMC OCV 
[11/09 21:36:31    568s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:31    568s] # Signoff Settings: SI On 
[11/09 21:36:31    568s] #################################################################################
[11/09 21:36:31    568s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:31    568s] Calculate late delays in OCV mode...
[11/09 21:36:31    568s] Calculate early delays in OCV mode...
[11/09 21:36:31    568s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:36:31    568s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:31    568s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1105. 
[11/09 21:36:31    568s] Total number of fetched objects 1107
[11/09 21:36:31    568s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:31    568s] End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
[11/09 21:36:31    568s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:36:31    568s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M)
[11/09 21:36:33    568s]  
_______________________________________________________________________
[11/09 21:36:33    569s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.471  | -1.471  | -0.691  |
|           TNS (ns):| -68.980 | -68.980 | -0.865  |
|    Violating Paths:|   65    |   65    |    3    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.874 |  0.015  | -27.874 |
|           TNS (ns):| -1860.0 |  0.000  | -1860.0 |
|    Violating Paths:|   71    |    0    |   71    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.243%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:02.0, MEM=1644.2M
[11/09 21:36:33    569s] **optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1640.2M, totSessionCpu=0:09:29 **
[11/09 21:36:33    569s] *** Finished optDesign ***
[11/09 21:36:33    569s] 
[11/09 21:36:33    569s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:11.5 real=0:00:13.2)
[11/09 21:36:33    569s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:36:33    569s] <CMD> optDesign -postCTS -drv
[11/09 21:36:33    569s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:36:33    569s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:36:33    569s] Core basic site is core
[11/09 21:36:33    569s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:33    569s] #spOpts: mergeVia=F 
[11/09 21:36:33    569s] GigaOpt running with 1 threads.
[11/09 21:36:33    569s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:36:33    569s] #spOpts: mergeVia=F 
[11/09 21:36:33    569s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:36:33    569s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:36:33    569s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:36:33    569s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:36:33    569s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:36:33    569s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:36:33    569s] 	...
[11/09 21:36:33    569s] 	Reporting only the 20 first cells found...
[11/09 21:36:33    569s] 
[11/09 21:36:33    569s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1605.0M, totSessionCpu=0:09:29 **
[11/09 21:36:33    569s] *** optDesign -postCTS ***
[11/09 21:36:33    569s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:36:33    569s] Hold Target Slack: user slack 0
[11/09 21:36:33    569s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:36:33    569s] Multi-VT timing optimization disabled based on library information.
[11/09 21:36:33    569s] Summary for sequential cells idenfication: 
[11/09 21:36:33    569s] Identified SBFF number: 3
[11/09 21:36:33    569s] Identified MBFF number: 0
[11/09 21:36:33    569s] Not identified SBFF number: 0
[11/09 21:36:33    569s] Not identified MBFF number: 0
[11/09 21:36:33    569s] Number of sequential cells which are not FFs: 1
[11/09 21:36:33    569s] 
[11/09 21:36:33    569s] Start to check current routing status for nets...
[11/09 21:36:33    569s] Using hname+ instead name for net compare
[11/09 21:36:33    569s] All nets are already routed correctly.
[11/09 21:36:33    569s] End to check current routing status for nets (mem=1605.0M)
[11/09 21:36:33    569s] #################################################################################
[11/09 21:36:33    569s] # Design Stage: PreRoute
[11/09 21:36:33    569s] # Design Name: layout_lab_design
[11/09 21:36:33    569s] # Design Mode: 90nm
[11/09 21:36:33    569s] # Analysis Mode: MMMC OCV 
[11/09 21:36:33    569s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:36:33    569s] # Signoff Settings: SI Off 
[11/09 21:36:33    569s] #################################################################################
[11/09 21:36:33    569s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:36:33    569s] Calculate early delays in OCV mode...
[11/09 21:36:33    569s] Calculate late delays in OCV mode...
[11/09 21:36:33    569s] Topological Sorting (CPU = 0:00:00.0, MEM = 1603.0M, InitMEM = 1603.0M)
[11/09 21:36:34    570s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:36:34    570s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:36:34    570s] Total number of fetched objects 1107
[11/09 21:36:34    570s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:36:34    570s] End delay calculation. (MEM=1648.41 CPU=0:00:00.8 REAL=0:00:01.0)
[11/09 21:36:34    570s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1648.4M) ***
[11/09 21:36:34    570s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:09:30 mem=1648.4M)
[11/09 21:36:34    570s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.471  |
|           TNS (ns):| -68.971 |
|    Violating Paths:|   65    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.243%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1585.2M, totSessionCpu=0:09:30 **
[11/09 21:36:34    570s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:36:34    570s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=1585.2M
[11/09 21:36:34    570s] #spOpts: mergeVia=F 
[11/09 21:36:34    570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=1585.2M
[11/09 21:36:34    570s] *** Starting optimizing excluded clock nets MEM= 1615.2M) ***
[11/09 21:36:34    570s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1615.2M) ***
[11/09 21:36:34    570s] *** Starting optimizing excluded clock nets MEM= 1615.2M) ***
[11/09 21:36:34    570s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1615.2M) ***
[11/09 21:36:34    570s] Effort level <high> specified for reg2reg path_group
[11/09 21:36:34    570s] Reported timing to dir ./timingReports
[11/09 21:36:34    570s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1623.2M, totSessionCpu=0:09:30 **
[11/09 21:36:35    570s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.471  | -1.471  | -0.691  |
|           TNS (ns):| -68.971 | -68.971 | -0.865  |
|    Violating Paths:|   65    |   65    |    3    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.243%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1621.2M, totSessionCpu=0:09:30 **
[11/09 21:36:35    570s] *** Finished optDesign ***
[11/09 21:36:35    570s] 
[11/09 21:36:35    570s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.2 real=0:00:01.5)
[11/09 21:36:35    570s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:36:35    570s] <CMD> all_hold_analysis_views
[11/09 21:36:35    570s] <CMD> all_setup_analysis_views
[11/09 21:36:35    570s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:36:35    570s] Checking spec file integrity...
[11/09 21:36:35    570s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:36:35    570s] a) clock tree synthesis is not yet run, or
[11/09 21:36:35    570s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:36:35    570s] c) clock specification file mis-spelled clock name
[11/09 21:36:35    570s] 
[11/09 21:36:35    570s] Please correct above error(s) before running CTS.
[11/09 21:36:35    570s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1599.0M) ***
[11/09 21:36:35    570s] <CMD> addFiller -cell FILL
[11/09 21:36:35    570s] Core basic site is core
[11/09 21:36:35    570s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:36:35    570s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:36:42    578s] *INFO: Adding fillers to top-module.
[11/09 21:36:42    578s] *INFO:   Added 787663 filler insts (cell FILL / prefix FILLER).
[11/09 21:36:42    578s] *INFO: Total 787663 filler insts added - prefix FILLER (CPU: 0:00:07.6).
[11/09 21:36:43    578s] For 787663 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
[11/09 21:36:43    578s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:36:43    578s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:36:43    578s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:36:43    578s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:36:43    578s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:36:43    578s] <CMD> sroute
[11/09 21:36:43    578s] #- Begin sroute (date=11/09 21:36:43, mem=1718.0M)
[11/09 21:36:46    581s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:36:46 2019 ***
[11/09 21:36:46    581s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:36:46    581s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:36:46    581s] 
[11/09 21:36:46    581s] Begin option processing ...
[11/09 21:36:46    581s] srouteConnectPowerBump set to false
[11/09 21:36:46    581s] routeSpecial set to true
[11/09 21:36:46    581s] srouteConnectConverterPin set to false
[11/09 21:36:46    581s] srouteFollowCorePinEnd set to 3
[11/09 21:36:46    581s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:36:46    581s] sroutePadPinAllPorts set to true
[11/09 21:36:46    581s] sroutePreserveExistingRoutes set to true
[11/09 21:36:46    581s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:36:46    581s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2595.00 megs.
[11/09 21:36:46    581s] 
[11/09 21:36:46    581s] Reading DB technology information...
[11/09 21:36:46    581s] Finished reading DB technology information.
[11/09 21:36:46    581s] Reading floorplan and netlist information...
[11/09 21:36:49    584s] Finished reading floorplan and netlist information.
[11/09 21:36:50    585s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:36:50    585s] Read in 38 macros, 28 used
[11/09 21:36:50    585s] Read in 788766 components
[11/09 21:36:50    585s]   788742 core components: 0 unplaced, 788742 placed, 0 fixed
[11/09 21:36:50    585s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:36:50    585s] Read in 16 logical pins
[11/09 21:36:50    585s] Read in 16 nets
[11/09 21:36:50    585s] Read in 2 special nets, 2 routed
[11/09 21:36:50    585s] Read in 1577492 terminals
[11/09 21:36:50    585s] Begin power routing ...
[11/09 21:36:51    586s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:36:51    586s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:36:51    586s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:37:53    648s] CPU time for FollowPin 61 seconds
[11/09 21:37:54    649s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:38:58    713s] CPU time for FollowPin 63 seconds
[11/09 21:38:59    715s]   Number of IO ports routed: 0
[11/09 21:38:59    715s]   Number of Block ports routed: 0
[11/09 21:38:59    715s]   Number of Stripe ports routed: 0
[11/09 21:38:59    715s]   Number of Core ports routed: 0
[11/09 21:38:59    715s]   Number of Pad ports routed: 0
[11/09 21:38:59    715s]   Number of Power Bump ports routed: 0
[11/09 21:38:59    715s] End power routing: cpu: 0:02:10, real: 0:02:09, peak: 2951.00 megs.
[11/09 21:38:59    715s] 
[11/09 21:38:59    715s] 
[11/09 21:38:59    715s] 
[11/09 21:38:59    715s]  Begin updating DB with routing results ...
[11/09 21:38:59    715s]  Updating DB with 17 via definition ...
[11/09 21:39:00    715s] sroute created 0 wire.
[11/09 21:39:00    715s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:39:00    715s] #- End sroute (date=11/09 21:39:00, total cpu=0:02:17, real=0:02:17, peak res=2070.4M, current mem=2070.4M)
[11/09 21:39:00    715s] <CMD> globalDetailRoute
[11/09 21:39:00    715s] 
[11/09 21:39:00    715s] globalDetailRoute
[11/09 21:39:00    715s] 
[11/09 21:39:00    715s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:39:00    715s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:39:00    715s] #Start globalDetailRoute on Sat Nov  9 21:39:00 2019
[11/09 21:39:00    715s] #
[11/09 21:39:01    716s] ### Net info: total nets: 1118
[11/09 21:39:01    716s] ### Net info: dirty nets: 568
[11/09 21:39:01    716s] ### Net info: marked as disconnected nets: 0
[11/09 21:39:01    716s] ### Net info: fully routed nets: 0
[11/09 21:39:01    716s] ### Net info: trivial (single pin) nets: 0
[11/09 21:39:01    716s] ### Net info: unrouted nets: 1118
[11/09 21:39:01    716s] ### Net info: re-extraction nets: 0
[11/09 21:39:01    716s] ### Net info: ignored nets: 0
[11/09 21:39:01    716s] ### Net info: skip routing nets: 0
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:02    717s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:39:02    717s] #Start routing data preparation.
[11/09 21:39:02    717s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:39:02    717s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:39:02    717s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:39:02    717s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:39:02    717s] #Voltage range [0.000 - 5.000] has 1116 nets.
[11/09 21:39:02    717s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:39:02    717s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:39:02    717s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:39:04    719s] #Regenerating Ggrids automatically.
[11/09 21:39:04    719s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:39:04    719s] #Using automatically generated G-grids.
[11/09 21:39:04    719s] #Done routing data preparation.
[11/09 21:39:04    719s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1589.95 (MB), peak = 1752.35 (MB)
[11/09 21:39:04    719s] #Merging special wires...
[11/09 21:39:04    719s] #
[11/09 21:39:04    719s] #Connectivity extraction summary:
[11/09 21:39:04    719s] #1092 (97.67%) nets are without wires.
[11/09 21:39:04    719s] #26 nets are fixed|skipped|trivial (not extracted).
[11/09 21:39:04    719s] #Total number of nets = 1118.
[11/09 21:39:04    719s] #
[11/09 21:39:04    719s] #Number of eco nets is 0
[11/09 21:39:04    719s] #
[11/09 21:39:04    719s] #Start data preparation...
[11/09 21:39:04    719s] #
[11/09 21:39:04    719s] #Data preparation is done on Sat Nov  9 21:39:04 2019
[11/09 21:39:04    719s] #
[11/09 21:39:04    719s] #Analyzing routing resource...
[11/09 21:39:05    720s] #Routing resource analysis is done on Sat Nov  9 21:39:05 2019
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #  Resource Analysis:
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:39:05    720s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:39:05    720s] #  --------------------------------------------------------------
[11/09 21:39:05    720s] #  Metal 1        H        2722          32       29756     2.38%
[11/09 21:39:05    720s] #  Metal 2        V        3417          40       29756     0.90%
[11/09 21:39:05    720s] #  Metal 3        H        2728          26       29756     1.04%
[11/09 21:39:05    720s] #  --------------------------------------------------------------
[11/09 21:39:05    720s] #  Total                   8868       1.07%       89268     1.44%
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1591.48 (MB), peak = 1752.35 (MB)
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #start global routing iteration 1...
[11/09 21:39:05    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.66 (MB), peak = 1752.35 (MB)
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #start global routing iteration 2...
[11/09 21:39:05    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.62 (MB), peak = 1752.35 (MB)
[11/09 21:39:05    720s] #
[11/09 21:39:05    720s] #start global routing iteration 3...
[11/09 21:39:06    721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.89 (MB), peak = 1752.35 (MB)
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #start global routing iteration 4...
[11/09 21:39:06    721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.64 (MB), peak = 1752.35 (MB)
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
[11/09 21:39:06    721s] #Total number of routable nets = 1092.
[11/09 21:39:06    721s] #Total number of nets in the design = 1118.
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #1092 routable nets have only global wires.
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #Routed nets constraints summary:
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #        Rules   Unconstrained  
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #      Default            1092  
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #        Total            1092  
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #Routing constraints summary of the whole design:
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #        Rules   Unconstrained  
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #      Default            1092  
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #        Total            1092  
[11/09 21:39:06    721s] #-----------------------------
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #                 OverCon       OverCon       OverCon          
[11/09 21:39:06    721s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:39:06    721s] #     Layer           (1)           (2)           (3)   OverCon
[11/09 21:39:06    721s] #  ------------------------------------------------------------
[11/09 21:39:06    721s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:39:06    721s] #   Metal 2      5(0.02%)      2(0.01%)      2(0.01%)   (0.03%)
[11/09 21:39:06    721s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:39:06    721s] #  ------------------------------------------------------------
[11/09 21:39:06    721s] #     Total      5(0.01%)      2(0.00%)      2(0.00%)   (0.01%)
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[11/09 21:39:06    721s] #  Overflow after GR: 0.00% H + 0.03% V
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #Complete Global Routing.
[11/09 21:39:06    721s] #Total wire length = 272592 um.
[11/09 21:39:06    721s] #Total half perimeter of net bounding box = 245746 um.
[11/09 21:39:06    721s] #Total wire length on LAYER metal1 = 20928 um.
[11/09 21:39:06    721s] #Total wire length on LAYER metal2 = 116688 um.
[11/09 21:39:06    721s] #Total wire length on LAYER metal3 = 134976 um.
[11/09 21:39:06    721s] #Total number of vias = 5011
[11/09 21:39:06    721s] #Up-Via Summary (total 5011):
[11/09 21:39:06    721s] #           
[11/09 21:39:06    721s] #-----------------------
[11/09 21:39:06    721s] #  Metal 1         3005
[11/09 21:39:06    721s] #  Metal 2         2006
[11/09 21:39:06    721s] #-----------------------
[11/09 21:39:06    721s] #                  5011 
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #Max overcon = 3 tracks.
[11/09 21:39:06    721s] #Total overcon = 0.01%.
[11/09 21:39:06    721s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:39:06    721s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1612.64 (MB), peak = 1752.35 (MB)
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #Connectivity extraction summary:
[11/09 21:39:06    721s] #Total number of nets = 0.
[11/09 21:39:06    721s] #
[11/09 21:39:06    721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1573.81 (MB), peak = 1752.35 (MB)
[11/09 21:39:06    721s] #Start Track Assignment.
[11/09 21:39:07    722s] #Done with 1329 horizontal wires in 2 hboxes and 1308 vertical wires in 2 hboxes.
[11/09 21:39:08    723s] #Done with 388 horizontal wires in 2 hboxes and 388 vertical wires in 2 hboxes.
[11/09 21:39:08    723s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[11/09 21:39:08    723s] #
[11/09 21:39:08    723s] #Track assignment summary:
[11/09 21:39:08    723s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:39:08    723s] #----------------------------------------------------
[11/09 21:39:08    723s] #M1 	  20924.40 	142.65%  	  0.00%
[11/09 21:39:08    723s] #M2 	 115241.11 	  0.13%  	  0.00%
[11/09 21:39:08    723s] #M3 	 132649.81 	  0.20%  	  0.00%
[11/09 21:39:08    723s] #----------------------------------------------------
[11/09 21:39:08    723s] #All 	 268815.31  	 11.26% 	  0.00%
[11/09 21:39:08    723s] #Complete Track Assignment.
[11/09 21:39:08    723s] #Total wire length = 285053 um.
[11/09 21:39:08    723s] #Total half perimeter of net bounding box = 245746 um.
[11/09 21:39:08    723s] #Total wire length on LAYER metal1 = 31079 um.
[11/09 21:39:08    723s] #Total wire length on LAYER metal2 = 115487 um.
[11/09 21:39:08    723s] #Total wire length on LAYER metal3 = 138487 um.
[11/09 21:39:08    723s] #Total number of vias = 5011
[11/09 21:39:08    723s] #Up-Via Summary (total 5011):
[11/09 21:39:08    723s] #           
[11/09 21:39:08    723s] #-----------------------
[11/09 21:39:08    723s] #  Metal 1         3005
[11/09 21:39:08    723s] #  Metal 2         2006
[11/09 21:39:08    723s] #-----------------------
[11/09 21:39:08    723s] #                  5011 
[11/09 21:39:08    723s] #
[11/09 21:39:08    723s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1679.66 (MB), peak = 1752.35 (MB)
[11/09 21:39:08    723s] #
[11/09 21:39:08    723s] #Cpu time = 00:00:07
[11/09 21:39:08    723s] #Elapsed time = 00:00:07
[11/09 21:39:08    723s] #Increased memory = 112.51 (MB)
[11/09 21:39:08    723s] #Total memory = 1679.66 (MB)
[11/09 21:39:08    723s] #Peak memory = 1752.35 (MB)
[11/09 21:39:09    724s] #
[11/09 21:39:09    724s] #Connectivity extraction summary:
[11/09 21:39:09    724s] #Total number of nets = 0.
[11/09 21:39:09    724s] #
[11/09 21:39:09    724s] #
[11/09 21:39:09    724s] #Start Detail Routing..
[11/09 21:39:09    724s] #start initial detail routing ...
[11/09 21:39:13    728s] #    number of violations = 0
[11/09 21:39:13    728s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1626.80 (MB), peak = 1752.35 (MB)
[11/09 21:39:13    728s] #start 1st optimization iteration ...
[11/09 21:39:13    728s] #    number of violations = 0
[11/09 21:39:13    728s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.80 (MB), peak = 1752.35 (MB)
[11/09 21:39:13    728s] #Complete Detail Routing.
[11/09 21:39:13    728s] #Total wire length = 275162 um.
[11/09 21:39:13    728s] #Total half perimeter of net bounding box = 245746 um.
[11/09 21:39:13    728s] #Total wire length on LAYER metal1 = 31659 um.
[11/09 21:39:13    728s] #Total wire length on LAYER metal2 = 119470 um.
[11/09 21:39:13    728s] #Total wire length on LAYER metal3 = 124033 um.
[11/09 21:39:13    728s] #Total number of vias = 5782
[11/09 21:39:13    728s] #Up-Via Summary (total 5782):
[11/09 21:39:13    728s] #           
[11/09 21:39:13    728s] #-----------------------
[11/09 21:39:13    728s] #  Metal 1         3187
[11/09 21:39:13    728s] #  Metal 2         2595
[11/09 21:39:13    728s] #-----------------------
[11/09 21:39:13    728s] #                  5782 
[11/09 21:39:13    728s] #
[11/09 21:39:13    728s] #Total number of DRC violations = 0
[11/09 21:39:13    728s] #Cpu time = 00:00:05
[11/09 21:39:13    728s] #Elapsed time = 00:00:05
[11/09 21:39:13    728s] #Increased memory = -100.56 (MB)
[11/09 21:39:13    728s] #Total memory = 1579.09 (MB)
[11/09 21:39:13    728s] #Peak memory = 1752.35 (MB)
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #Connectivity extraction summary:
[11/09 21:39:14    729s] #Total number of nets = 0.
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #Start Detail Routing..
[11/09 21:39:14    729s] #start initial detail routing ...
[11/09 21:39:14    729s] #    number of violations = 0
[11/09 21:39:14    729s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1579.87 (MB), peak = 1752.35 (MB)
[11/09 21:39:14    729s] #start 1st optimization iteration ...
[11/09 21:39:14    729s] #    number of violations = 0
[11/09 21:39:14    729s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1580.10 (MB), peak = 1752.35 (MB)
[11/09 21:39:14    729s] #Complete Detail Routing.
[11/09 21:39:14    729s] #Total wire length = 275162 um.
[11/09 21:39:14    729s] #Total half perimeter of net bounding box = 245746 um.
[11/09 21:39:14    729s] #Total wire length on LAYER metal1 = 31659 um.
[11/09 21:39:14    729s] #Total wire length on LAYER metal2 = 119470 um.
[11/09 21:39:14    729s] #Total wire length on LAYER metal3 = 124033 um.
[11/09 21:39:14    729s] #Total number of vias = 5782
[11/09 21:39:14    729s] #Up-Via Summary (total 5782):
[11/09 21:39:14    729s] #           
[11/09 21:39:14    729s] #-----------------------
[11/09 21:39:14    729s] #  Metal 1         3187
[11/09 21:39:14    729s] #  Metal 2         2595
[11/09 21:39:14    729s] #-----------------------
[11/09 21:39:14    729s] #                  5782 
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #Total number of DRC violations = 0
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #start routing for process antenna violation fix ...
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #Connectivity extraction summary:
[11/09 21:39:14    729s] #Total number of nets = 0.
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1579.32 (MB), peak = 1752.35 (MB)
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #Total wire length = 275162 um.
[11/09 21:39:14    729s] #Total half perimeter of net bounding box = 245746 um.
[11/09 21:39:14    729s] #Total wire length on LAYER metal1 = 31659 um.
[11/09 21:39:14    729s] #Total wire length on LAYER metal2 = 119470 um.
[11/09 21:39:14    729s] #Total wire length on LAYER metal3 = 124033 um.
[11/09 21:39:14    729s] #Total number of vias = 5782
[11/09 21:39:14    729s] #Up-Via Summary (total 5782):
[11/09 21:39:14    729s] #           
[11/09 21:39:14    729s] #-----------------------
[11/09 21:39:14    729s] #  Metal 1         3187
[11/09 21:39:14    729s] #  Metal 2         2595
[11/09 21:39:14    729s] #-----------------------
[11/09 21:39:14    729s] #                  5782 
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #Total number of DRC violations = 0
[11/09 21:39:14    729s] #
[11/09 21:39:14    729s] #detailRoute Statistics:
[11/09 21:39:14    729s] #Cpu time = 00:00:06
[11/09 21:39:14    729s] #Elapsed time = 00:00:06
[11/09 21:39:14    729s] #Increased memory = -99.91 (MB)
[11/09 21:39:14    729s] #Total memory = 1579.75 (MB)
[11/09 21:39:14    729s] #Peak memory = 1752.35 (MB)
[11/09 21:39:15    730s] #
[11/09 21:39:15    730s] #globalDetailRoute statistics:
[11/09 21:39:15    730s] #Cpu time = 00:00:15
[11/09 21:39:15    730s] #Elapsed time = 00:00:15
[11/09 21:39:15    730s] #Increased memory = -360.85 (MB)
[11/09 21:39:15    730s] #Total memory = 1391.50 (MB)
[11/09 21:39:15    730s] #Peak memory = 1752.35 (MB)
[11/09 21:39:15    730s] #Number of warnings = 17
[11/09 21:39:15    730s] #Total number of warnings = 517
[11/09 21:39:15    730s] #Number of fails = 0
[11/09 21:39:15    730s] #Total number of fails = 0
[11/09 21:39:15    730s] #Complete globalDetailRoute on Sat Nov  9 21:39:15 2019
[11/09 21:39:15    730s] #
[11/09 21:39:15    730s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:39:15    730s] <CMD> extractRC
[11/09 21:39:15    730s] Extraction called for design 'layout_lab_design' of instances=788766 and nets=1118 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:39:15    730s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:39:15    730s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:39:15    730s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:39:15    730s] RC Extraction called in multi-corner(1) mode.
[11/09 21:39:15    730s] Process corner(s) are loaded.
[11/09 21:39:15    730s]  Corner: osu05
[11/09 21:39:15    730s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:39:15    730s] Assumed metal fill uses the following parameters:
[11/09 21:39:15    730s]               Active Spacing      Min. Width
[11/09 21:39:15    730s]                 [microns]         [microns]
[11/09 21:39:15    730s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:39:15    730s]   Layer M1        0.600             0.400 
[11/09 21:39:15    730s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:39:15    730s]   Layer M2        0.600             0.400 
[11/09 21:39:15    730s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:39:15    730s]   Layer M3        0.600             0.400 
[11/09 21:39:15    730s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:39:15    730s]       RC Corner Indexes            0   
[11/09 21:39:15    730s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:39:15    730s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:39:15    730s] Resistance Scaling Factor    : 1.00000 
[11/09 21:39:15    730s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:39:15    730s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:39:15    730s] Shrink Factor                : 1.00000
[11/09 21:39:15    730s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:39:15    730s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:15    730s] Initializing multi-corner resistance tables ...
[11/09 21:39:15    730s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1796.1M)
[11/09 21:39:15    730s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:39:15    730s] Extracted 10.0169% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 20.0184% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 30.0199% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 40.0215% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 50.023% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 60.0245% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 70.0261% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 80.0276% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 90.0291% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1852.1M)
[11/09 21:39:15    730s] Number of Extracted Resistors     : 12947
[11/09 21:39:15    730s] Number of Extracted Ground Cap.   : 14016
[11/09 21:39:15    730s] Number of Extracted Coupling Cap. : 16596
[11/09 21:39:15    730s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:15    730s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:39:15    730s]  Corner: osu05
[11/09 21:39:15    730s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1820.1M)
[11/09 21:39:15    730s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:39:15    730s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1107 times net's RC data read were performed.
[11/09 21:39:15    730s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1824.074M)
[11/09 21:39:15    730s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:15    730s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1818.074M)
[11/09 21:39:15    730s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1818.074M)
[11/09 21:39:15    730s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:39:15    730s] <CMD> setOptMode -yieldEffort none
[11/09 21:39:15    730s] <CMD> setOptMode -effort high
[11/09 21:39:15    730s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:39:15    730s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:39:15    730s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:39:15    730s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:39:15    730s] <CMD> setOptMode -usefulSkew false
[11/09 21:39:15    730s] <CMD> optDesign -postRoute -incr
[11/09 21:39:15    730s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:39:15    730s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:39:15    730s] #spOpts: mergeVia=F 
[11/09 21:39:15    730s] Core basic site is core
[11/09 21:39:15    730s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:16    731s] Summary for sequential cells idenfication: 
[11/09 21:39:16    731s] Identified SBFF number: 3
[11/09 21:39:16    731s] Identified MBFF number: 0
[11/09 21:39:16    731s] Not identified SBFF number: 0
[11/09 21:39:16    731s] Not identified MBFF number: 0
[11/09 21:39:16    731s] Number of sequential cells which are not FFs: 1
[11/09 21:39:16    731s] 
[11/09 21:39:16    731s] #spOpts: mergeVia=F 
[11/09 21:39:16    731s] GigaOpt running with 1 threads.
[11/09 21:39:16    731s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:39:16    731s] #spOpts: mergeVia=F 
[11/09 21:39:16    731s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:16    731s] Initializing multi-corner resistance tables ...
[11/09 21:39:17    732s] Effort level <high> specified for reg2reg path_group
[11/09 21:39:17    732s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:39:17    732s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:39:17    732s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:39:17    732s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:39:17    732s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:39:17    732s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:39:17    732s] 	...
[11/09 21:39:17    732s] 	Reporting only the 20 first cells found...
[11/09 21:39:17    732s] 
[11/09 21:39:17    732s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1801.4M, totSessionCpu=0:12:12 **
[11/09 21:39:17    732s] **INFO: DRVs not fixed with -incr option
[11/09 21:39:17    732s] #Created 41 library cell signatures
[11/09 21:39:17    732s] #Created 1118 NETS and 0 SPECIALNETS signatures
[11/09 21:39:17    732s] #Created 788766 instance signatures
[11/09 21:39:17    732s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.95 (MB), peak = 1752.35 (MB)
[11/09 21:39:18    733s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1410.96 (MB), peak = 1752.35 (MB)
[11/09 21:39:18    733s] Begin checking placement ... (start mem=1812.7M, init mem=1812.7M)
[11/09 21:39:19    735s] *info: Placed = 788742        
[11/09 21:39:19    735s] *info: Unplaced = 0           
[11/09 21:39:19    735s] Placement Density:100.00%(57425760/57425760)
[11/09 21:39:19    735s] Placement Density (including fixed std cells):100.00%(57425760/57425760)
[11/09 21:39:19    735s] Finished checkPlace (cpu: total=0:00:01.6, vio checks=0:00:01.1; mem=1812.7M)
[11/09 21:39:19    735s]  Initial DC engine is -> aae
[11/09 21:39:19    735s]  
[11/09 21:39:19    735s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:39:19    735s]  
[11/09 21:39:19    735s]  
[11/09 21:39:19    735s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:39:19    735s]  
[11/09 21:39:19    735s] Reset EOS DB
[11/09 21:39:19    735s] Ignoring AAE DB Resetting ...
[11/09 21:39:19    735s]  Set Options for AAE Based Opt flow 
[11/09 21:39:19    735s] *** optDesign -postRoute ***
[11/09 21:39:19    735s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:39:19    735s] Setup Target Slack: user slack 0
[11/09 21:39:19    735s] Hold Target Slack: user slack 0
[11/09 21:39:19    735s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:39:19    735s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:19    735s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1812.7M)
[11/09 21:39:20    735s] Multi-VT timing optimization disabled based on library information.
[11/09 21:39:20    735s] Summary for sequential cells idenfication: 
[11/09 21:39:20    735s] Identified SBFF number: 3
[11/09 21:39:20    735s] Identified MBFF number: 0
[11/09 21:39:20    735s] Not identified SBFF number: 0
[11/09 21:39:20    735s] Not identified MBFF number: 0
[11/09 21:39:20    735s] Number of sequential cells which are not FFs: 1
[11/09 21:39:20    735s] 
[11/09 21:39:20    735s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:39:20    735s] Extraction called for design 'layout_lab_design' of instances=788766 and nets=1118 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:39:20    735s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:39:20    735s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:39:20    735s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:39:20    735s] RC Extraction called in multi-corner(1) mode.
[11/09 21:39:20    735s] Process corner(s) are loaded.
[11/09 21:39:20    735s]  Corner: osu05
[11/09 21:39:20    735s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:39:20    735s] Assumed metal fill uses the following parameters:
[11/09 21:39:20    735s]               Active Spacing      Min. Width
[11/09 21:39:20    735s]                 [microns]         [microns]
[11/09 21:39:20    735s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:39:20    735s]   Layer M1        0.600             0.400 
[11/09 21:39:20    735s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:39:20    735s]   Layer M2        0.600             0.400 
[11/09 21:39:20    735s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:39:20    735s]   Layer M3        0.600             0.400 
[11/09 21:39:20    735s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:39:20    735s]       RC Corner Indexes            0   
[11/09 21:39:20    735s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:39:20    735s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:39:20    735s] Resistance Scaling Factor    : 1.00000 
[11/09 21:39:20    735s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:39:20    735s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:39:20    735s] Shrink Factor                : 1.00000
[11/09 21:39:20    735s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:39:20    735s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:20    735s] Initializing multi-corner resistance tables ...
[11/09 21:39:20    735s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1790.8M)
[11/09 21:39:20    735s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:39:20    735s] Extracted 10.0169% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 20.0184% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 30.0199% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 40.0215% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 50.023% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 60.0245% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 70.0261% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 80.0276% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    735s] Extracted 90.0291% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    736s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1842.8M)
[11/09 21:39:20    736s] Number of Extracted Resistors     : 12947
[11/09 21:39:20    736s] Number of Extracted Ground Cap.   : 14016
[11/09 21:39:20    736s] Number of Extracted Coupling Cap. : 16596
[11/09 21:39:20    736s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:20    736s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:39:20    736s]  Corner: osu05
[11/09 21:39:20    736s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1804.8M)
[11/09 21:39:20    736s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:39:20    736s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1107 times net's RC data read were performed.
[11/09 21:39:20    736s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1804.793M)
[11/09 21:39:20    736s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:20    736s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1804.793M)
[11/09 21:39:20    736s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1804.793M)
[11/09 21:39:20    736s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:20    736s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1804.8M)
[11/09 21:39:20    736s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:20    736s] Initializing multi-corner resistance tables ...
[11/09 21:39:20    736s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:39:20    736s] #################################################################################
[11/09 21:39:20    736s] # Design Stage: PostRoute
[11/09 21:39:20    736s] # Design Name: layout_lab_design
[11/09 21:39:20    736s] # Design Mode: 90nm
[11/09 21:39:20    736s] # Analysis Mode: MMMC OCV 
[11/09 21:39:20    736s] # Parasitics Mode: SPEF/RCDB
[11/09 21:39:20    736s] # Signoff Settings: SI On 
[11/09 21:39:20    736s] #################################################################################
[11/09 21:39:20    736s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:39:20    736s] Setting infinite Tws ...
[11/09 21:39:20    736s] First Iteration Infinite Tw... 
[11/09 21:39:20    736s] Calculate early delays in OCV mode...
[11/09 21:39:20    736s] Calculate late delays in OCV mode...
[11/09 21:39:20    736s] Topological Sorting (CPU = 0:00:00.0, MEM = 1802.8M, InitMEM = 1802.8M)
[11/09 21:39:22    737s] Total number of fetched objects 1107
[11/09 21:39:22    737s] AAE_INFO-618: Total number of nets in the design is 1118,  98.9 percent of the nets selected for SI analysis
[11/09 21:39:22    737s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:22    737s] End delay calculation. (MEM=1875.79 CPU=0:00:01.5 REAL=0:00:02.0)
[11/09 21:39:22    737s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:39:22    737s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1875.8M) ***
[11/09 21:39:22    738s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1875.8M)
[11/09 21:39:22    738s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:39:22    738s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1875.8M)
[11/09 21:39:22    738s] 
[11/09 21:39:22    738s] Executing IPO callback for view pruning ..
[11/09 21:39:22    738s] Starting SI iteration 2
[11/09 21:39:22    738s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:39:22    738s] Calculate early delays in OCV mode...
[11/09 21:39:22    738s] Calculate late delays in OCV mode...
[11/09 21:39:22    738s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:39:22    738s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1107. 
[11/09 21:39:22    738s] Total number of fetched objects 1107
[11/09 21:39:22    738s] AAE_INFO-618: Total number of nets in the design is 1118,  0.5 percent of the nets selected for SI analysis
[11/09 21:39:22    738s] End delay calculation. (MEM=1883.84 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:39:22    738s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1883.8M) ***
[11/09 21:39:22    738s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:12:18 mem=1883.8M)
[11/09 21:39:23    738s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.539  | -3.539  | -1.878  |
|           TNS (ns):|-175.960 |-171.326 | -8.100  |
|    Violating Paths:|   70    |   66    |   13    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.243%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1777.0M, totSessionCpu=0:12:19 **
[11/09 21:39:23    738s] Setting latch borrow mode to budget during optimization.
[11/09 21:39:23    738s] *** Timing NOT met, worst failing slack is -3.539
[11/09 21:39:23    738s] *** Check timing (0:00:00.0)
[11/09 21:39:23    738s] Begin: GigaOpt Optimization in WNS mode
[11/09 21:39:23    738s] Info: 16 io nets excluded
[11/09 21:39:23    738s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:39:23    738s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:39:23    738s] ### Creating PhyDesignMc. totSessionCpu=0:12:19 mem=1777.0M
[11/09 21:39:23    738s] #spOpts: mergeVia=F 
[11/09 21:39:23    739s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:19 mem=1777.0M
[11/09 21:39:23    739s] ### Creating LA Mngr. totSessionCpu=0:12:19 mem=1777.0M
[11/09 21:39:23    739s] ### Creating LA Mngr, finished. totSessionCpu=0:12:19 mem=1793.0M
[11/09 21:39:23    739s] ### Creating LA Mngr. totSessionCpu=0:12:19 mem=1849.3M
[11/09 21:39:23    739s] ### Creating LA Mngr, finished. totSessionCpu=0:12:19 mem=1849.3M
[11/09 21:39:25    740s] *info: 16 io nets excluded
[11/09 21:39:25    740s] *info: 2 clock nets excluded
[11/09 21:39:25    740s] *info: 2 special nets excluded.
[11/09 21:39:25    740s] *info: 11 no-driver nets excluded.
[11/09 21:39:25    740s] ** GigaOpt Optimizer WNS Slack -3.539 TNS Slack -175.960 Density 100.00
[11/09 21:39:25    741s] Optimizer WNS Pass 0
[11/09 21:39:26    741s] Active Path Group: reg2reg  
[11/09 21:39:26    741s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:26    741s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:39:26    741s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:26    741s] |  -3.539|   -3.539|-171.326| -175.960|   100.00%|   0:00:00.0| 1979.7M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:26    741s] |  -3.456|   -3.456|-170.639| -175.273|   100.00%|   0:00:00.0| 1979.7M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:26    741s] |  -3.434|   -3.434|-170.463| -175.097|   100.00%|   0:00:00.0| 1979.7M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:26    741s] |  -3.434|   -3.434|-170.463| -175.097|   100.00%|   0:00:00.0| 1979.7M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:26    741s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:26    741s] 
[11/09 21:39:26    741s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1979.7M) ***
[11/09 21:39:26    741s] 
[11/09 21:39:26    741s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1979.7M) ***
[11/09 21:39:26    741s] ** GigaOpt Optimizer WNS Slack -3.434 TNS Slack -175.097 Density 100.00
[11/09 21:39:26    741s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:39:26    741s] Re Calculate Delays on 0 Nets
[11/09 21:39:26    741s] 
[11/09 21:39:26    741s] *** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1979.7M) ***
[11/09 21:39:26    742s] *** Starting refinePlace (0:12:22 mem=1954.7M) ***
[11/09 21:39:26    742s] Total net bbox length = 2.418e+05 (1.425e+05 9.926e+04) (ext = 3.901e+04)
[11/09 21:39:26    742s] Starting refinePlace ...
[11/09 21:39:27    742s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[11/09 21:39:27    742s] Type 'man IMPSP-2002' for more detail.
[11/09 21:39:27    742s] Total net bbox length = 2.418e+05 (1.425e+05 9.926e+04) (ext = 3.901e+04)
[11/09 21:39:27    742s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1954.7MB
[11/09 21:39:27    742s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1954.7MB) @(0:12:22 - 0:12:23).
[11/09 21:39:27    742s] *** Finished refinePlace (0:12:23 mem=1954.7M) ***
[11/09 21:39:27    742s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:39:27    742s] End: GigaOpt Optimization in WNS mode
[11/09 21:39:27    742s] Begin: GigaOpt Optimization in TNS mode
[11/09 21:39:27    742s] Info: 16 io nets excluded
[11/09 21:39:27    742s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:39:27    742s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:39:27    742s] ### Creating PhyDesignMc. totSessionCpu=0:12:23 mem=1835.6M
[11/09 21:39:27    743s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:23 mem=1835.6M
[11/09 21:39:27    743s] ### Creating LA Mngr. totSessionCpu=0:12:23 mem=1835.6M
[11/09 21:39:27    743s] ### Creating LA Mngr, finished. totSessionCpu=0:12:23 mem=1835.6M
[11/09 21:39:28    744s] *info: 16 io nets excluded
[11/09 21:39:28    744s] *info: 2 clock nets excluded
[11/09 21:39:28    744s] *info: 2 special nets excluded.
[11/09 21:39:28    744s] *info: 11 no-driver nets excluded.
[11/09 21:39:29    744s] ** GigaOpt Optimizer WNS Slack -3.434 TNS Slack -175.097 Density 100.00
[11/09 21:39:29    744s] Optimizer TNS Opt
[11/09 21:39:30    745s] Active Path Group: reg2reg  
[11/09 21:39:30    745s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:30    745s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:39:30    745s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:30    745s] |  -3.434|   -3.434|-170.463| -175.097|   100.00%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-170.463| -175.097|   100.00%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-170.127| -174.761|   100.00%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-169.769| -174.403|   100.00%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-169.419| -174.053|    99.99%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-169.058| -173.692|    99.99%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-168.986| -173.620|    99.99%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-168.692| -173.326|    99.99%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-168.103| -172.737|    99.98%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-167.840| -172.474|    99.98%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-167.752| -172.386|    99.98%|   0:00:00.0| 1987.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-167.692| -172.326|    99.98%|   0:00:00.0| 1988.9M|        NA|       NA| NA                                                 |
[11/09 21:39:30    745s] |  -3.434|   -3.434|-167.692| -172.326|    99.98%|   0:00:00.0| 1988.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:30    745s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:30    745s] 
[11/09 21:39:30    745s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1988.9M) ***
[11/09 21:39:30    745s] 
[11/09 21:39:30    745s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1988.9M) ***
[11/09 21:39:30    745s] ** GigaOpt Optimizer WNS Slack -3.434 TNS Slack -172.326 Density 99.98
[11/09 21:39:30    745s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:39:30    745s] Re Calculate Delays on 0 Nets
[11/09 21:39:30    745s] 
[11/09 21:39:30    745s] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1988.9M) ***
[11/09 21:39:30    746s] *** Starting refinePlace (0:12:26 mem=1943.8M) ***
[11/09 21:39:30    746s] Total net bbox length = 2.419e+05 (1.424e+05 9.947e+04) (ext = 3.901e+04)
[11/09 21:39:31    746s] Starting refinePlace ...
[11/09 21:39:31    746s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[11/09 21:39:31    746s] Type 'man IMPSP-2002' for more detail.
[11/09 21:39:31    746s] Total net bbox length = 2.419e+05 (1.424e+05 9.947e+04) (ext = 3.901e+04)
[11/09 21:39:31    746s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1943.8MB
[11/09 21:39:31    746s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1943.8MB) @(0:12:26 - 0:12:27).
[11/09 21:39:31    746s] *** Finished refinePlace (0:12:27 mem=1943.8M) ***
[11/09 21:39:31    746s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:39:31    746s] End: GigaOpt Optimization in TNS mode
[11/09 21:39:31    746s]   Timing/DRV Snapshot: (REF)
[11/09 21:39:31    746s]      Weighted WNS: -3.434
[11/09 21:39:31    746s]       All  PG WNS: -3.434
[11/09 21:39:31    746s]       High PG WNS: -3.434
[11/09 21:39:31    746s]       All  PG TNS: -172.326
[11/09 21:39:31    746s]       High PG TNS: -167.692
[11/09 21:39:31    746s]          Tran DRV: 0
[11/09 21:39:31    746s]           Cap DRV: 1
[11/09 21:39:31    746s]        Fanout DRV: 0
[11/09 21:39:31    746s]            Glitch: 0
[11/09 21:39:31    746s]    Category Slack: { [L, -3.434] [H, -3.434] }
[11/09 21:39:31    746s] 
[11/09 21:39:31    746s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:39:31    746s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:39:31    747s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.434  | -3.434  | -1.878  |
|           TNS (ns):|-172.326 |-167.692 | -8.100  |
|    Violating Paths:|   68    |   64    |   13    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.222%
       (99.979% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 1839.3M, totSessionCpu=0:12:27 **
[11/09 21:39:31    747s] -routeWithEco false                      # bool, default=false
[11/09 21:39:31    747s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:39:31    747s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:39:31    747s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:39:31    747s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:39:31    747s] 
[11/09 21:39:31    747s] globalDetailRoute
[11/09 21:39:31    747s] 
[11/09 21:39:31    747s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:39:31    747s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:39:31    747s] #setNanoRouteMode -routeWithEco true
[11/09 21:39:31    747s] #Start globalDetailRoute on Sat Nov  9 21:39:31 2019
[11/09 21:39:31    747s] #
[11/09 21:39:31    747s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1191 times net's RC data read were performed.
[11/09 21:39:33    748s] ### Net info: total nets: 1119
[11/09 21:39:33    748s] ### Net info: dirty nets: 9
[11/09 21:39:33    748s] ### Net info: marked as disconnected nets: 0
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC1055_binary_nxt_0 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN1055_binary_nxt_0 at location ( 6020.400 1327.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN1055_binary_nxt_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHC1021_n3 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN1021_n3 at location ( 6121.200 1294.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN1021_n3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC1004_binary_r_0 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN1004_binary_r_0 at location ( 6080.400 1294.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN1004_binary_r_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHC974_N5 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN974_N5 at location ( 6214.800 1267.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN974_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC876_binary_nxt_0 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN971_binary_nxt_0 at location ( 6010.800 1270.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN971_binary_nxt_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHC853_binary_nxt_2 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN969_binary_nxt_2 at location ( 5840.400 1150.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHC969_binary_nxt_2 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN969_binary_nxt_2 at location ( 5890.800 1294.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN969_binary_nxt_2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHC860_rptr_nxt_3 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_8 at location ( 5962.800 1234.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/CTRL/FE_PHC837_curr_state_0 connects to NET I0/LD/CTRL/FE_PHN962_curr_state_0 at location ( 5696.400 1111.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/CTRL/FE_PHC962_curr_state_0 connects to NET I0/LD/CTRL/FE_PHN962_curr_state_0 at location ( 5446.800 1234.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/CTRL/FE_PHN962_curr_state_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHC974_N5 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN880_N5 at location ( 6176.400 1270.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHC880_N5 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN880_N5 at location ( 6181.200 1294.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN880_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC876_binary_nxt_0 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN876_binary_nxt_0 at location ( 6049.200 1267.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN876_binary_nxt_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHC873_rptr_nxt_2 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN873_rptr_nxt_2 at location ( 6212.400 1027.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN873_rptr_nxt_2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHC860_rptr_nxt_3 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_5 at location ( 5924.400 1231.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHC853_binary_nxt_2 connects to NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN853_binary_nxt_2 at location ( 5878.800 1147.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN853_binary_nxt_2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/CTRL/FE_PHC837_curr_state_0 connects to NET I0/LD/CTRL/FE_PHN837_curr_state_0 at location ( 5734.800 1114.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/CTRL/FE_PHN837_curr_state_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/CTRL/FE_PHC823_curr_state_1 connects to NET I0/LD/CTRL/FE_PHN823_curr_state_1 at location ( 5691.600 1267.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/CTRL/FE_PHN823_curr_state_1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC1055_binary_nxt_0 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 at location ( 5991.600 1330.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHC880_N5 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/N5 at location ( 6142.800 1291.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[11/09 21:39:33    748s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/n3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:39:33    748s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[11/09 21:39:33    748s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:39:33    748s] ### Net info: fully routed nets: 1057
[11/09 21:39:33    748s] ### Net info: trivial (single pin) nets: 0
[11/09 21:39:33    748s] ### Net info: unrouted nets: 26
[11/09 21:39:33    748s] ### Net info: re-extraction nets: 36
[11/09 21:39:33    748s] ### Net info: ignored nets: 0
[11/09 21:39:33    748s] ### Net info: skip routing nets: 0
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:33    749s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:39:33    749s] #Loading the last recorded routing design signature
[11/09 21:39:34    750s] #Created 67 NETS and 0 SPECIALNETS new signatures
[11/09 21:39:35    751s] #Summary of the placement changes since last routing:
[11/09 21:39:35    751s] #  Number of instances added (including moved) = 1
[11/09 21:39:35    751s] #  Number of instances resized = 15
[11/09 21:39:35    751s] #  Number of instances with pin swaps = 2
[11/09 21:39:35    751s] #  Total number of placement changes (moved instances are counted twice) = 16
[11/09 21:39:35    751s] #Start routing data preparation.
[11/09 21:39:35    751s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:39:35    751s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:39:35    751s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:39:35    751s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:39:35    751s] #Voltage range [0.000 - 5.000] has 1117 nets.
[11/09 21:39:35    751s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:39:35    751s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:39:35    751s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:39:37    753s] #Regenerating Ggrids automatically.
[11/09 21:39:37    753s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:39:37    753s] #Using automatically generated G-grids.
[11/09 21:39:37    753s] #Done routing data preparation.
[11/09 21:39:37    753s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1686.37 (MB), peak = 1752.35 (MB)
[11/09 21:39:37    753s] #Merging special wires...
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5430.000 694.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN298_n173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5434.800 514.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN298_n173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5701.200 1111.500 ) on metal1 for NET I0/LD/CTRL/FE_PHN837_curr_state_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5696.400 1114.500 ) on metal1 for NET I0/LD/CTRL/FE_PHN962_curr_state_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5413.200 1231.500 ) on metal1 for NET I0/LD/CTRL/FE_PHN962_curr_state_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5715.600 1111.500 ) on metal1 for NET I0/LD/CTRL/FE_PSN1142_n28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6046.800 1291.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN1004_binary_r_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5710.800 1114.500 ) on metal1 for NET I0/LD/CTRL/n28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5845.200 1150.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_PHN853_binary_nxt_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 6174.000 1027.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5852.400 1294.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 5432.400 691.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[4\]\[0\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 5437.200 511.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[5\]\[0\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5991.600 1327.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6106.800 1234.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 5871.600 1027.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5408.400 1234.500 ) on metal1 for NET I0/LD/CTRL/curr_state[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5924.400 1234.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6178.800 1030.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/URFC/FE_PHN873_rptr_nxt_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 6142.800 1294.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UWFC/N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:39:37    753s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[11/09 21:39:37    753s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:39:37    753s] #
[11/09 21:39:37    753s] #Connectivity extraction summary:
[11/09 21:39:37    753s] #100 routed nets are extracted.
[11/09 21:39:37    753s] #    36 (3.22%) extracted nets are partially routed.
[11/09 21:39:37    753s] #993 routed net(s) are imported.
[11/09 21:39:37    753s] #26 nets are fixed|skipped|trivial (not extracted).
[11/09 21:39:37    753s] #Total number of nets = 1119.
[11/09 21:39:37    753s] #
[11/09 21:39:37    753s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:39:37    753s] #Number of eco nets is 36
[11/09 21:39:37    753s] #
[11/09 21:39:37    753s] #Start data preparation...
[11/09 21:39:37    753s] #
[11/09 21:39:37    753s] #Data preparation is done on Sat Nov  9 21:39:37 2019
[11/09 21:39:37    753s] #
[11/09 21:39:37    753s] #Analyzing routing resource...
[11/09 21:39:37    754s] #Routing resource analysis is done on Sat Nov  9 21:39:37 2019
[11/09 21:39:37    754s] #
[11/09 21:39:38    754s] #  Resource Analysis:
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:39:38    754s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:39:38    754s] #  --------------------------------------------------------------
[11/09 21:39:38    754s] #  Metal 1        H        2722          32       29756     2.38%
[11/09 21:39:38    754s] #  Metal 2        V        3417          40       29756     0.90%
[11/09 21:39:38    754s] #  Metal 3        H        2728          26       29756     1.04%
[11/09 21:39:38    754s] #  --------------------------------------------------------------
[11/09 21:39:38    754s] #  Total                   8868       1.07%       89268     1.44%
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1686.12 (MB), peak = 1752.35 (MB)
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #start global routing iteration 1...
[11/09 21:39:38    754s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.17 (MB), peak = 1752.35 (MB)
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
[11/09 21:39:38    754s] #Total number of routable nets = 1093.
[11/09 21:39:38    754s] #Total number of nets in the design = 1119.
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #36 routable nets have only global wires.
[11/09 21:39:38    754s] #1057 routable nets have only detail routed wires.
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #Routed nets constraints summary:
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #        Rules   Unconstrained  
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #      Default              36  
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #        Total              36  
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #Routing constraints summary of the whole design:
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #        Rules   Unconstrained  
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #      Default            1093  
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #        Total            1093  
[11/09 21:39:38    754s] #-----------------------------
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #                 OverCon          
[11/09 21:39:38    754s] #                  #Gcell    %Gcell
[11/09 21:39:38    754s] #     Layer           (1)   OverCon
[11/09 21:39:38    754s] #  --------------------------------
[11/09 21:39:38    754s] #   Metal 1      0(0.00%)   (0.00%)
[11/09 21:39:38    754s] #   Metal 2      0(0.00%)   (0.00%)
[11/09 21:39:38    754s] #   Metal 3      0(0.00%)   (0.00%)
[11/09 21:39:38    754s] #  --------------------------------
[11/09 21:39:38    754s] #     Total      0(0.00%)   (0.00%)
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 21:39:38    754s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #Complete Global Routing.
[11/09 21:39:38    754s] #Total wire length = 274728 um.
[11/09 21:39:38    754s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:38    754s] #Total wire length on LAYER metal1 = 31613 um.
[11/09 21:39:38    754s] #Total wire length on LAYER metal2 = 119246 um.
[11/09 21:39:38    754s] #Total wire length on LAYER metal3 = 123868 um.
[11/09 21:39:38    754s] #Total number of vias = 5773
[11/09 21:39:38    754s] #Up-Via Summary (total 5773):
[11/09 21:39:38    754s] #           
[11/09 21:39:38    754s] #-----------------------
[11/09 21:39:38    754s] #  Metal 1         3186
[11/09 21:39:38    754s] #  Metal 2         2587
[11/09 21:39:38    754s] #-----------------------
[11/09 21:39:38    754s] #                  5773 
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #Max overcon = 0 track.
[11/09 21:39:38    754s] #Total overcon = 0.00%.
[11/09 21:39:38    754s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:39:38    754s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1700.59 (MB), peak = 1752.35 (MB)
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #Connectivity extraction summary:
[11/09 21:39:38    754s] #Total number of nets = 0.
[11/09 21:39:38    754s] #
[11/09 21:39:38    754s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.22 (MB), peak = 1752.35 (MB)
[11/09 21:39:38    754s] #Start Track Assignment.
[11/09 21:39:39    755s] #Done with 3 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[11/09 21:39:39    755s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[11/09 21:39:40    756s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[11/09 21:39:40    756s] #
[11/09 21:39:40    756s] #Track assignment summary:
[11/09 21:39:40    756s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:39:40    756s] #----------------------------------------------------
[11/09 21:39:40    756s] #M1 	      0.00 	  0.00%  	  0.00%
[11/09 21:39:40    756s] #M2 	    146.70 	  0.00%  	  0.00%
[11/09 21:39:40    756s] #M3 	    148.50 	  0.00%  	  0.00%
[11/09 21:39:40    756s] #----------------------------------------------------
[11/09 21:39:40    756s] #All 	    295.20  	  0.00% 	  0.00%
[11/09 21:39:40    756s] #Complete Track Assignment.
[11/09 21:39:40    756s] #Total wire length = 274807 um.
[11/09 21:39:40    756s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:40    756s] #Total wire length on LAYER metal1 = 31633 um.
[11/09 21:39:40    756s] #Total wire length on LAYER metal2 = 119266 um.
[11/09 21:39:40    756s] #Total wire length on LAYER metal3 = 123909 um.
[11/09 21:39:40    756s] #Total number of vias = 5773
[11/09 21:39:40    756s] #Up-Via Summary (total 5773):
[11/09 21:39:40    756s] #           
[11/09 21:39:40    756s] #-----------------------
[11/09 21:39:40    756s] #  Metal 1         3186
[11/09 21:39:40    756s] #  Metal 2         2587
[11/09 21:39:40    756s] #-----------------------
[11/09 21:39:40    756s] #                  5773 
[11/09 21:39:40    756s] #
[11/09 21:39:40    756s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.83 (MB), peak = 1760.84 (MB)
[11/09 21:39:40    756s] #
[11/09 21:39:40    756s] #Cpu time = 00:00:05
[11/09 21:39:40    756s] #Elapsed time = 00:00:05
[11/09 21:39:40    756s] #Increased memory = 62.88 (MB)
[11/09 21:39:40    756s] #Total memory = 1760.83 (MB)
[11/09 21:39:40    756s] #Peak memory = 1760.84 (MB)
[11/09 21:39:40    756s] #
[11/09 21:39:40    756s] #Connectivity extraction summary:
[11/09 21:39:40    756s] #Total number of nets = 0.
[11/09 21:39:40    756s] #
[11/09 21:39:40    756s] #
[11/09 21:39:40    756s] #Start Detail Routing..
[11/09 21:39:40    756s] #start initial detail routing ...
[11/09 21:39:41    757s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.1% required routing.
[11/09 21:39:41    757s] #    number of violations = 2
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #    By Layer and Type :
[11/09 21:39:41    757s] #	          Short   CShort   Totals
[11/09 21:39:41    757s] #	metal1        0        1        1
[11/09 21:39:41    757s] #	metal2        1        0        1
[11/09 21:39:41    757s] #	Totals        1        1        2
[11/09 21:39:41    757s] #16 out of 788767 instances need to be verified(marked ipoed).
[11/09 21:39:41    757s] #0.3% of the total area is being checked for drcs
[11/09 21:39:41    757s] #0.3% of the total area was checked
[11/09 21:39:41    757s] #    number of violations = 3
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #    By Layer and Type :
[11/09 21:39:41    757s] #	          Short   CShort   Totals
[11/09 21:39:41    757s] #	metal1        1        1        2
[11/09 21:39:41    757s] #	metal2        1        0        1
[11/09 21:39:41    757s] #	Totals        2        1        3
[11/09 21:39:41    757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.73 (MB), peak = 1760.84 (MB)
[11/09 21:39:41    757s] #start 1st optimization iteration ...
[11/09 21:39:41    757s] #    number of violations = 1
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #    By Layer and Type :
[11/09 21:39:41    757s] #	          Short   Totals
[11/09 21:39:41    757s] #	metal1        0        0
[11/09 21:39:41    757s] #	metal2        1        1
[11/09 21:39:41    757s] #	Totals        1        1
[11/09 21:39:41    757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.80 (MB), peak = 1760.84 (MB)
[11/09 21:39:41    757s] #start 2nd optimization iteration ...
[11/09 21:39:41    757s] #    number of violations = 0
[11/09 21:39:41    757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.80 (MB), peak = 1760.84 (MB)
[11/09 21:39:41    757s] #Complete Detail Routing.
[11/09 21:39:41    757s] #Total wire length = 275085 um.
[11/09 21:39:41    757s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:41    757s] #Total wire length on LAYER metal1 = 31754 um.
[11/09 21:39:41    757s] #Total wire length on LAYER metal2 = 119577 um.
[11/09 21:39:41    757s] #Total wire length on LAYER metal3 = 123753 um.
[11/09 21:39:41    757s] #Total number of vias = 5777
[11/09 21:39:41    757s] #Up-Via Summary (total 5777):
[11/09 21:39:41    757s] #           
[11/09 21:39:41    757s] #-----------------------
[11/09 21:39:41    757s] #  Metal 1         3190
[11/09 21:39:41    757s] #  Metal 2         2587
[11/09 21:39:41    757s] #-----------------------
[11/09 21:39:41    757s] #                  5777 
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #Total number of DRC violations = 0
[11/09 21:39:41    757s] #Cpu time = 00:00:01
[11/09 21:39:41    757s] #Elapsed time = 00:00:01
[11/09 21:39:41    757s] #Increased memory = -102.70 (MB)
[11/09 21:39:41    757s] #Total memory = 1658.13 (MB)
[11/09 21:39:41    757s] #Peak memory = 1760.84 (MB)
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #Connectivity extraction summary:
[11/09 21:39:41    757s] #Total number of nets = 0.
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #Start Detail Routing..
[11/09 21:39:41    757s] #start initial detail routing ...
[11/09 21:39:41    757s] #    number of violations = 0
[11/09 21:39:41    757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.91 (MB), peak = 1760.84 (MB)
[11/09 21:39:41    757s] #start 1st optimization iteration ...
[11/09 21:39:41    757s] #    number of violations = 0
[11/09 21:39:41    757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.14 (MB), peak = 1760.84 (MB)
[11/09 21:39:41    757s] #Complete Detail Routing.
[11/09 21:39:41    757s] #Total wire length = 275085 um.
[11/09 21:39:41    757s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:41    757s] #Total wire length on LAYER metal1 = 31754 um.
[11/09 21:39:41    757s] #Total wire length on LAYER metal2 = 119577 um.
[11/09 21:39:41    757s] #Total wire length on LAYER metal3 = 123753 um.
[11/09 21:39:41    757s] #Total number of vias = 5777
[11/09 21:39:41    757s] #Up-Via Summary (total 5777):
[11/09 21:39:41    757s] #           
[11/09 21:39:41    757s] #-----------------------
[11/09 21:39:41    757s] #  Metal 1         3190
[11/09 21:39:41    757s] #  Metal 2         2587
[11/09 21:39:41    757s] #-----------------------
[11/09 21:39:41    757s] #                  5777 
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #Total number of DRC violations = 0
[11/09 21:39:41    757s] #
[11/09 21:39:41    757s] #start routing for process antenna violation fix ...
[11/09 21:39:42    758s] #
[11/09 21:39:42    758s] #Connectivity extraction summary:
[11/09 21:39:42    758s] #Total number of nets = 0.
[11/09 21:39:42    758s] #
[11/09 21:39:42    758s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.37 (MB), peak = 1760.84 (MB)
[11/09 21:39:42    758s] #
[11/09 21:39:42    758s] #Total wire length = 275085 um.
[11/09 21:39:42    758s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:42    758s] #Total wire length on LAYER metal1 = 31754 um.
[11/09 21:39:42    758s] #Total wire length on LAYER metal2 = 119577 um.
[11/09 21:39:42    758s] #Total wire length on LAYER metal3 = 123753 um.
[11/09 21:39:42    758s] #Total number of vias = 5777
[11/09 21:39:42    758s] #Up-Via Summary (total 5777):
[11/09 21:39:42    758s] #           
[11/09 21:39:42    758s] #-----------------------
[11/09 21:39:42    758s] #  Metal 1         3190
[11/09 21:39:42    758s] #  Metal 2         2587
[11/09 21:39:42    758s] #-----------------------
[11/09 21:39:42    758s] #                  5777 
[11/09 21:39:42    758s] #
[11/09 21:39:42    758s] #Total number of DRC violations = 0
[11/09 21:39:42    758s] #
[11/09 21:39:42    758s] #detailRoute Statistics:
[11/09 21:39:42    758s] #Cpu time = 00:00:02
[11/09 21:39:42    758s] #Elapsed time = 00:00:02
[11/09 21:39:42    758s] #Increased memory = -102.04 (MB)
[11/09 21:39:42    758s] #Total memory = 1658.79 (MB)
[11/09 21:39:42    758s] #Peak memory = 1760.84 (MB)
[11/09 21:39:42    758s] #Updating routing design signature
[11/09 21:39:42    758s] #Created 41 library cell signatures
[11/09 21:39:42    758s] #Created 1119 NETS and 0 SPECIALNETS signatures
[11/09 21:39:42    758s] #Created 788767 instance signatures
[11/09 21:39:42    758s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.60 (MB), peak = 1760.84 (MB)
[11/09 21:39:43    759s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1699.64 (MB), peak = 1760.84 (MB)
[11/09 21:39:43    760s] #
[11/09 21:39:43    760s] #globalDetailRoute statistics:
[11/09 21:39:43    760s] #Cpu time = 00:00:13
[11/09 21:39:43    760s] #Elapsed time = 00:00:12
[11/09 21:39:43    760s] #Increased memory = 0.50 (MB)
[11/09 21:39:43    760s] #Total memory = 1458.36 (MB)
[11/09 21:39:43    760s] #Peak memory = 1760.84 (MB)
[11/09 21:39:43    760s] #Number of warnings = 80
[11/09 21:39:43    760s] #Total number of warnings = 597
[11/09 21:39:43    760s] #Number of fails = 0
[11/09 21:39:43    760s] #Total number of fails = 0
[11/09 21:39:43    760s] #Complete globalDetailRoute on Sat Nov  9 21:39:43 2019
[11/09 21:39:43    760s] #
[11/09 21:39:43    760s] **optDesign ... cpu = 0:00:28, real = 0:00:26, mem = 1883.8M, totSessionCpu=0:12:40 **
[11/09 21:39:43    760s] -routeWithEco false                      # bool, default=false
[11/09 21:39:43    760s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:39:43    760s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:39:43    760s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:39:43    760s] Extraction called for design 'layout_lab_design' of instances=788767 and nets=1119 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:39:43    760s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:39:43    760s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:39:43    760s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:39:43    760s] RC Extraction called in multi-corner(1) mode.
[11/09 21:39:43    760s] Process corner(s) are loaded.
[11/09 21:39:43    760s]  Corner: osu05
[11/09 21:39:43    760s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:39:43    760s] Assumed metal fill uses the following parameters:
[11/09 21:39:43    760s]               Active Spacing      Min. Width
[11/09 21:39:43    760s]                 [microns]         [microns]
[11/09 21:39:43    760s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:39:43    760s]   Layer M1        0.600             0.400 
[11/09 21:39:43    760s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:39:43    760s]   Layer M2        0.600             0.400 
[11/09 21:39:43    760s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:39:43    760s]   Layer M3        0.600             0.400 
[11/09 21:39:43    760s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:39:43    760s]       RC Corner Indexes            0   
[11/09 21:39:43    760s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:39:43    760s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:39:43    760s] Resistance Scaling Factor    : 1.00000 
[11/09 21:39:43    760s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:39:43    760s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:39:43    760s] Shrink Factor                : 1.00000
[11/09 21:39:43    760s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:39:43    760s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:43    760s] Initializing multi-corner resistance tables ...
[11/09 21:39:43    760s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1883.8M)
[11/09 21:39:43    760s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:39:43    760s] Extracted 10.026% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 20.0214% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 30.0168% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 40.0276% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 50.023% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 60.0184% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 70.0291% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:43    760s] Extracted 80.0245% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:44    760s] Extracted 90.0199% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:44    760s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1939.8M)
[11/09 21:39:44    760s] Number of Extracted Resistors     : 12957
[11/09 21:39:44    760s] Number of Extracted Ground Cap.   : 14027
[11/09 21:39:44    760s] Number of Extracted Coupling Cap. : 16644
[11/09 21:39:44    760s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:44    760s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:39:44    760s]  Corner: osu05
[11/09 21:39:44    760s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1907.8M)
[11/09 21:39:44    760s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:39:44    760s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1108 times net's RC data read were performed.
[11/09 21:39:44    760s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1901.793M)
[11/09 21:39:44    760s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:44    760s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1901.793M)
[11/09 21:39:44    760s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1901.793M)
[11/09 21:39:44    760s] **optDesign ... cpu = 0:00:29, real = 0:00:27, mem = 1875.8M, totSessionCpu=0:12:41 **
[11/09 21:39:44    760s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:39:44    760s] Begin IPO call back ...
[11/09 21:39:44    760s] End IPO call back ...
[11/09 21:39:44    760s] #################################################################################
[11/09 21:39:44    760s] # Design Stage: PostRoute
[11/09 21:39:44    760s] # Design Name: layout_lab_design
[11/09 21:39:44    760s] # Design Mode: 90nm
[11/09 21:39:44    760s] # Analysis Mode: MMMC OCV 
[11/09 21:39:44    760s] # Parasitics Mode: SPEF/RCDB
[11/09 21:39:44    760s] # Signoff Settings: SI On 
[11/09 21:39:44    760s] #################################################################################
[11/09 21:39:44    761s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:39:44    761s] Setting infinite Tws ...
[11/09 21:39:44    761s] First Iteration Infinite Tw... 
[11/09 21:39:44    761s] Calculate early delays in OCV mode...
[11/09 21:39:44    761s] Calculate late delays in OCV mode...
[11/09 21:39:44    761s] Topological Sorting (CPU = 0:00:00.1, MEM = 1873.8M, InitMEM = 1873.8M)
[11/09 21:39:44    761s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:44    761s] Initializing multi-corner resistance tables ...
[11/09 21:39:44    761s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:44    761s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1891.9M)
[11/09 21:39:44    761s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:39:46    762s] Total number of fetched objects 1108
[11/09 21:39:46    762s] AAE_INFO-618: Total number of nets in the design is 1119,  98.9 percent of the nets selected for SI analysis
[11/09 21:39:46    762s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:46    762s] End delay calculation. (MEM=1971.87 CPU=0:00:01.4 REAL=0:00:02.0)
[11/09 21:39:46    762s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:39:46    762s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1971.9M) ***
[11/09 21:39:46    762s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1971.9M)
[11/09 21:39:46    762s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:39:46    762s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1971.9M)
[11/09 21:39:46    762s] Starting SI iteration 2
[11/09 21:39:46    762s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:39:46    762s] Calculate early delays in OCV mode...
[11/09 21:39:46    762s] Calculate late delays in OCV mode...
[11/09 21:39:46    762s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:39:46    762s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1108. 
[11/09 21:39:46    762s] Total number of fetched objects 1108
[11/09 21:39:46    762s] AAE_INFO-618: Total number of nets in the design is 1119,  0.4 percent of the nets selected for SI analysis
[11/09 21:39:46    762s] End delay calculation. (MEM=1979.91 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:39:46    762s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1979.9M) ***
[11/09 21:39:46    762s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:12:43 mem=1979.9M)
[11/09 21:39:46    762s] **optDesign ... cpu = 0:00:31, real = 0:00:29, mem = 1872.0M, totSessionCpu=0:12:43 **
[11/09 21:39:46    762s] *** Timing NOT met, worst failing slack is -3.436
[11/09 21:39:46    762s] *** Check timing (0:00:00.0)
[11/09 21:39:46    762s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[11/09 21:39:46    762s] Info: 16 io nets excluded
[11/09 21:39:46    762s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:39:46    762s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:39:46    762s] ### Creating PhyDesignMc. totSessionCpu=0:12:43 mem=1872.0M
[11/09 21:39:46    762s] #spOpts: mergeVia=F 
[11/09 21:39:46    763s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:43 mem=1872.0M
[11/09 21:39:46    763s] ### Creating LA Mngr. totSessionCpu=0:12:44 mem=1872.0M
[11/09 21:39:46    763s] ### Creating LA Mngr, finished. totSessionCpu=0:12:44 mem=1872.0M
[11/09 21:39:48    764s] *info: 16 io nets excluded
[11/09 21:39:48    764s] *info: 2 clock nets excluded
[11/09 21:39:48    764s] *info: 2 special nets excluded.
[11/09 21:39:48    764s] *info: 11 no-driver nets excluded.
[11/09 21:39:48    764s] ** GigaOpt Optimizer WNS Slack -3.436 TNS Slack -172.328 Density 99.98
[11/09 21:39:48    765s] Optimizer TNS Opt
[11/09 21:39:49    765s] Active Path Group: reg2reg  
[11/09 21:39:49    765s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:49    765s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:39:49    765s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:49    765s] |  -3.436|   -3.436|-167.692| -172.328|    99.98%|   0:00:00.0| 2038.8M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:49    765s] |  -3.436|   -3.436|-167.692| -172.328|    99.98%|   0:00:00.0| 2038.8M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:39:49    765s] |  -3.436|   -3.436|-167.692| -172.328|    99.98%|   0:00:00.0| 2038.8M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
[11/09 21:39:49    765s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:39:49    765s] 
[11/09 21:39:49    765s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2038.8M) ***
[11/09 21:39:49    765s]   Timing Snapshot: (TGT)
[11/09 21:39:49    765s]      Weighted WNS: -3.436
[11/09 21:39:49    765s]       All  PG WNS: -3.436
[11/09 21:39:49    765s]       High PG WNS: -3.436
[11/09 21:39:49    765s]       All  PG TNS: -172.328
[11/09 21:39:49    765s]       High PG TNS: -167.692
[11/09 21:39:49    765s]    Category Slack: { [L, -3.436] [H, -3.436] }
[11/09 21:39:49    765s] 
[11/09 21:39:49    765s] Checking setup slack degradation ...
[11/09 21:39:49    765s] 
[11/09 21:39:49    765s] Recovery Manager:
[11/09 21:39:49    765s]   Low  Effort WNS Jump: 0.002 (REF: -3.434, TGT: -3.436, Threshold: 0.343) - Skip
[11/09 21:39:49    765s]   High Effort WNS Jump: 0.002 (REF: -3.434, TGT: -3.436, Threshold: 0.343) - Skip
[11/09 21:39:49    765s]   Low  Effort TNS Jump: 0.002 (REF: -172.326, TGT: -172.328, Threshold: 25.000) - Disabled
[11/09 21:39:49    765s]   High Effort TNS Jump: 0.000 (REF: -167.692, TGT: -167.692, Threshold: 25.000) - Disabled
[11/09 21:39:49    765s] 
[11/09 21:39:49    765s] 
[11/09 21:39:49    765s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2038.8M) ***
[11/09 21:39:49    765s] 
[11/09 21:39:49    765s] *** Finish Post Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2038.8M) ***
[11/09 21:39:49    765s] End: GigaOpt Optimization in post-eco TNS mode
[11/09 21:39:49    766s] Running postRoute recovery in postEcoRoute mode
[11/09 21:39:49    766s] **optDesign ... cpu = 0:00:34, real = 0:00:32, mem = 1898.0M, totSessionCpu=0:12:46 **
[11/09 21:39:49    766s]   Timing/DRV Snapshot: (TGT)
[11/09 21:39:49    766s]      Weighted WNS: -3.436
[11/09 21:39:49    766s]       All  PG WNS: -3.436
[11/09 21:39:49    766s]       High PG WNS: -3.436
[11/09 21:39:49    766s]       All  PG TNS: -172.328
[11/09 21:39:49    766s]       High PG TNS: -167.692
[11/09 21:39:49    766s]          Tran DRV: 0
[11/09 21:39:49    766s]           Cap DRV: 1
[11/09 21:39:49    766s]        Fanout DRV: 0
[11/09 21:39:49    766s]            Glitch: 0
[11/09 21:39:49    766s]    Category Slack: { [L, -3.436] [H, -3.436] }
[11/09 21:39:49    766s] 
[11/09 21:39:49    766s] Checking setup slack degradation ...
[11/09 21:39:49    766s] 
[11/09 21:39:49    766s] Recovery Manager:
[11/09 21:39:49    766s]   Low  Effort WNS Jump: 0.002 (REF: -3.434, TGT: -3.436, Threshold: 0.343) - Skip
[11/09 21:39:49    766s]   High Effort WNS Jump: 0.002 (REF: -3.434, TGT: -3.436, Threshold: 0.343) - Skip
[11/09 21:39:49    766s]   Low  Effort TNS Jump: 0.002 (REF: -172.326, TGT: -172.328, Threshold: 25.000) - Disabled
[11/09 21:39:49    766s]   High Effort TNS Jump: 0.000 (REF: -167.692, TGT: -167.692, Threshold: 25.000) - Disabled
[11/09 21:39:49    766s] 
[11/09 21:39:49    766s] Checking DRV degradation...
[11/09 21:39:49    766s] 
[11/09 21:39:49    766s] Recovery Manager:
[11/09 21:39:49    766s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:39:49    766s]      Cap DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[11/09 21:39:49    766s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:39:49    766s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:39:49    766s] 
[11/09 21:39:49    766s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:39:49    766s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1897.99M, totSessionCpu=0:12:46).
[11/09 21:39:49    766s] **optDesign ... cpu = 0:00:34, real = 0:00:32, mem = 1898.0M, totSessionCpu=0:12:46 **
[11/09 21:39:49    766s] 
[11/09 21:39:49    766s] Latch borrow mode reset to max_borrow
[11/09 21:39:49    766s] Reported timing to dir ./timingReports
[11/09 21:39:49    766s] **optDesign ... cpu = 0:00:34, real = 0:00:32, mem = 1898.0M, totSessionCpu=0:12:46 **
[11/09 21:39:49    766s] Begin: glitch net info
[11/09 21:39:49    766s] glitch slack range: number of glitch nets
[11/09 21:39:49    766s] glitch slack < -0.32 : 0
[11/09 21:39:49    766s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:39:49    766s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:39:49    766s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:39:49    766s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:39:49    766s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:39:49    766s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:39:49    766s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:39:49    766s] -0.04 < glitch slack : 0
[11/09 21:39:49    766s] End: glitch net info
[11/09 21:39:50    767s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.436  | -3.436  | -1.879  |
|           TNS (ns):|-172.327 |-167.691 | -8.095  |
|    Violating Paths:|   68    |   64    |   13    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.222%
       (99.979% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1889.0M, totSessionCpu=0:12:47 **
[11/09 21:39:51    767s]  ReSet Options after AAE Based Opt flow 
[11/09 21:39:51    767s] *** Finished optDesign ***
[11/09 21:39:51    767s] 
[11/09 21:39:51    767s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:39.1 real=0:00:37.3)
[11/09 21:39:51    767s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:51    767s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.6 real=0:00:00.8)
[11/09 21:39:51    767s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.7 real=0:00:10.7)
[11/09 21:39:51    767s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:39:51    767s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:13.1 real=0:00:11.9)
[11/09 21:39:51    767s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[11/09 21:39:51    767s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[11/09 21:39:51    767s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:51    767s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:51    767s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:39:51    767s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:39:51    767s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1108 times net's RC data read were performed.
[11/09 21:39:51    767s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1889.0M)
[11/09 21:39:51    767s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:39:51    767s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:39:51    767s] Type 'man IMPSP-5217' for more detail.
[11/09 21:39:51    767s] Core basic site is core
[11/09 21:39:51    767s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:51    767s]   Signal wire search tree: 12405 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:39:52    768s] *INFO: Adding fillers to top-module.
[11/09 21:39:52    768s] *INFO:   Added 167 filler insts (cell FILL / prefix FIL).
[11/09 21:39:52    768s] *INFO: Total 167 filler insts added - prefix FIL (CPU: 0:00:01.2).
[11/09 21:39:52    768s] For 167 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:39:52    768s] <CMD> ecoRoute
[11/09 21:39:52    768s] 
[11/09 21:39:52    768s] globalDetailRoute
[11/09 21:39:52    768s] 
[11/09 21:39:52    768s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:39:52    768s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:39:52    768s] #setNanoRouteMode -routeWithEco true
[11/09 21:39:52    768s] #Start globalDetailRoute on Sat Nov  9 21:39:52 2019
[11/09 21:39:52    768s] #
[11/09 21:39:53    769s] ### Net info: total nets: 1119
[11/09 21:39:53    769s] ### Net info: dirty nets: 0
[11/09 21:39:53    769s] ### Net info: marked as disconnected nets: 0
[11/09 21:39:53    769s] ### Net info: fully routed nets: 1093
[11/09 21:39:53    769s] ### Net info: trivial (single pin) nets: 0
[11/09 21:39:53    769s] ### Net info: unrouted nets: 26
[11/09 21:39:53    769s] ### Net info: re-extraction nets: 0
[11/09 21:39:53    769s] ### Net info: ignored nets: 0
[11/09 21:39:53    769s] ### Net info: skip routing nets: 0
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:39:54    770s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:39:54    770s] #Start routing data preparation.
[11/09 21:39:54    770s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:39:54    770s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:39:54    770s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:39:54    770s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:39:54    770s] #Voltage range [0.000 - 5.000] has 1117 nets.
[11/09 21:39:54    770s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:39:54    770s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:39:54    770s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:39:56    772s] #Regenerating Ggrids automatically.
[11/09 21:39:56    772s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:39:56    772s] #Using automatically generated G-grids.
[11/09 21:39:56    772s] #Done routing data preparation.
[11/09 21:39:56    772s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1625.62 (MB), peak = 1760.84 (MB)
[11/09 21:39:56    772s] #Merging special wires...
[11/09 21:39:56    772s] #
[11/09 21:39:56    772s] #Connectivity extraction summary:
[11/09 21:39:56    772s] #Total number of nets = 0.
[11/09 21:39:56    772s] #
[11/09 21:39:56    772s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:39:57    773s] #
[11/09 21:39:57    773s] #Connectivity extraction summary:
[11/09 21:39:57    773s] #Total number of nets = 0.
[11/09 21:39:57    773s] #
[11/09 21:39:57    773s] #Cpu time = 00:00:03
[11/09 21:39:57    773s] #Elapsed time = 00:00:03
[11/09 21:39:57    773s] #Increased memory = 22.89 (MB)
[11/09 21:39:57    773s] #Total memory = 1625.77 (MB)
[11/09 21:39:57    773s] #Peak memory = 1760.84 (MB)
[11/09 21:39:57    773s] #
[11/09 21:39:57    773s] #Connectivity extraction summary:
[11/09 21:39:57    773s] #Total number of nets = 0.
[11/09 21:39:57    773s] #
[11/09 21:39:57    773s] #
[11/09 21:39:57    773s] #Start Detail Routing..
[11/09 21:39:57    773s] #start initial detail routing ...
[11/09 21:39:57    773s] #    number of violations = 0
[11/09 21:39:57    773s] #167 out of 788934 instances need to be verified(marked ipoed).
[11/09 21:39:57    773s] #0.3% of the total area is being checked for drcs
[11/09 21:39:57    773s] #0.3% of the total area was checked
[11/09 21:39:57    773s] #    number of violations = 0
[11/09 21:39:57    773s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.25 (MB), peak = 1760.84 (MB)
[11/09 21:39:57    773s] #start 1st optimization iteration ...
[11/09 21:39:57    773s] #    number of violations = 0
[11/09 21:39:57    773s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.26 (MB), peak = 1760.84 (MB)
[11/09 21:39:57    773s] #Complete Detail Routing.
[11/09 21:39:57    773s] #Total wire length = 275085 um.
[11/09 21:39:57    773s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:57    773s] #Total wire length on LAYER metal1 = 31754 um.
[11/09 21:39:57    773s] #Total wire length on LAYER metal2 = 119577 um.
[11/09 21:39:57    773s] #Total wire length on LAYER metal3 = 123753 um.
[11/09 21:39:57    773s] #Total number of vias = 5777
[11/09 21:39:57    773s] #Up-Via Summary (total 5777):
[11/09 21:39:57    773s] #           
[11/09 21:39:57    773s] #-----------------------
[11/09 21:39:57    773s] #  Metal 1         3190
[11/09 21:39:57    773s] #  Metal 2         2587
[11/09 21:39:57    773s] #-----------------------
[11/09 21:39:57    773s] #                  5777 
[11/09 21:39:57    773s] #
[11/09 21:39:57    773s] #Total number of DRC violations = 0
[11/09 21:39:57    773s] #Cpu time = 00:00:01
[11/09 21:39:57    773s] #Elapsed time = 00:00:01
[11/09 21:39:57    773s] #Increased memory = 2.47 (MB)
[11/09 21:39:57    773s] #Total memory = 1628.24 (MB)
[11/09 21:39:57    773s] #Peak memory = 1760.84 (MB)
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #Connectivity extraction summary:
[11/09 21:39:58    774s] #Total number of nets = 0.
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #Start Detail Routing..
[11/09 21:39:58    774s] #start initial detail routing ...
[11/09 21:39:58    774s] #    number of violations = 0
[11/09 21:39:58    774s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1629.02 (MB), peak = 1760.84 (MB)
[11/09 21:39:58    774s] #start 1st optimization iteration ...
[11/09 21:39:58    774s] #    number of violations = 0
[11/09 21:39:58    774s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1629.02 (MB), peak = 1760.84 (MB)
[11/09 21:39:58    774s] #Complete Detail Routing.
[11/09 21:39:58    774s] #Total wire length = 275085 um.
[11/09 21:39:58    774s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:58    774s] #Total wire length on LAYER metal1 = 31754 um.
[11/09 21:39:58    774s] #Total wire length on LAYER metal2 = 119577 um.
[11/09 21:39:58    774s] #Total wire length on LAYER metal3 = 123753 um.
[11/09 21:39:58    774s] #Total number of vias = 5777
[11/09 21:39:58    774s] #Up-Via Summary (total 5777):
[11/09 21:39:58    774s] #           
[11/09 21:39:58    774s] #-----------------------
[11/09 21:39:58    774s] #  Metal 1         3190
[11/09 21:39:58    774s] #  Metal 2         2587
[11/09 21:39:58    774s] #-----------------------
[11/09 21:39:58    774s] #                  5777 
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #Total number of DRC violations = 0
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #start routing for process antenna violation fix ...
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #Connectivity extraction summary:
[11/09 21:39:58    774s] #Total number of nets = 0.
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.25 (MB), peak = 1760.84 (MB)
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #Total wire length = 275085 um.
[11/09 21:39:58    774s] #Total half perimeter of net bounding box = 245828 um.
[11/09 21:39:58    774s] #Total wire length on LAYER metal1 = 31754 um.
[11/09 21:39:58    774s] #Total wire length on LAYER metal2 = 119577 um.
[11/09 21:39:58    774s] #Total wire length on LAYER metal3 = 123753 um.
[11/09 21:39:58    774s] #Total number of vias = 5777
[11/09 21:39:58    774s] #Up-Via Summary (total 5777):
[11/09 21:39:58    774s] #           
[11/09 21:39:58    774s] #-----------------------
[11/09 21:39:58    774s] #  Metal 1         3190
[11/09 21:39:58    774s] #  Metal 2         2587
[11/09 21:39:58    774s] #-----------------------
[11/09 21:39:58    774s] #                  5777 
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #Total number of DRC violations = 0
[11/09 21:39:58    774s] #
[11/09 21:39:58    774s] #detailRoute Statistics:
[11/09 21:39:58    774s] #Cpu time = 00:00:02
[11/09 21:39:58    774s] #Elapsed time = 00:00:02
[11/09 21:39:58    774s] #Increased memory = 2.90 (MB)
[11/09 21:39:58    774s] #Total memory = 1628.68 (MB)
[11/09 21:39:58    774s] #Peak memory = 1760.84 (MB)
[11/09 21:39:59    775s] #
[11/09 21:39:59    775s] #globalDetailRoute statistics:
[11/09 21:39:59    775s] #Cpu time = 00:00:07
[11/09 21:39:59    775s] #Elapsed time = 00:00:07
[11/09 21:39:59    775s] #Increased memory = -74.07 (MB)
[11/09 21:39:59    775s] #Total memory = 1455.25 (MB)
[11/09 21:39:59    775s] #Peak memory = 1760.84 (MB)
[11/09 21:39:59    775s] #Number of warnings = 18
[11/09 21:39:59    775s] #Total number of warnings = 615
[11/09 21:39:59    775s] #Number of fails = 0
[11/09 21:39:59    775s] #Total number of fails = 0
[11/09 21:39:59    775s] #Complete globalDetailRoute on Sat Nov  9 21:39:59 2019
[11/09 21:39:59    775s] #
[11/09 21:39:59    775s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:39:59    775s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:39:59    775s] 
[11/09 21:39:59    775s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:39:59    775s] Start Time: Sat Nov  9 21:39:59 2019
[11/09 21:39:59    775s] 
[11/09 21:39:59    775s] Design Name: layout_lab_design
[11/09 21:39:59    775s] Database Units: 1000
[11/09 21:39:59    775s] Design Boundary: (0.0000, 0.0000) (8296.8000, 8262.0000)
[11/09 21:39:59    775s] Error Limit = 1000; Warning Limit = 50
[11/09 21:39:59    775s] Check all nets
[11/09 21:40:00    777s] 
[11/09 21:40:00    777s] Begin Summary 
[11/09 21:40:00    777s]   Found no problems or warnings.
[11/09 21:40:00    777s] End Summary
[11/09 21:40:00    777s] 
[11/09 21:40:00    777s] End Time: Sat Nov  9 21:40:00 2019
[11/09 21:40:00    777s] Time Elapsed: 0:00:01.0
[11/09 21:40:00    777s] 
[11/09 21:40:00    777s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:40:00    777s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:40:00    777s]   (CPU Time: 0:00:01.9  MEM: -0.309M)
[11/09 21:40:00    777s] 
[11/09 21:40:00    777s] <CMD> verify_drc
[11/09 21:40:00    777s]  *** Starting Verify DRC (MEM: 1895.3) ***
[11/09 21:40:00    777s] 
[11/09 21:40:00    777s]   VERIFY DRC ...... Starting Verification
[11/09 21:40:00    777s]   VERIFY DRC ...... Initializing
[11/09 21:40:00    777s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:40:00    777s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:40:00    777s]   VERIFY DRC ...... Using new threading
[11/09 21:40:00    777s]   VERIFY DRC ...... Sub-Area : 1 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 2 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 3 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 4 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 5 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 6 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 7 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 8 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 9 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 10 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 11 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 12 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 13 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 14 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 15 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 16 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 17 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 18 of 196
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/09 21:40:01    777s]   VERIFY DRC ...... Sub-Area : 19 of 196
[11/09 21:40:01    778s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/09 21:40:01    778s]   VERIFY DRC ...... Sub-Area : 20 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 21 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 22 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 23 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 24 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 25 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 26 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 27 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 28 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 29 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 30 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 31 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 32 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 33 of 196
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/09 21:40:02    778s]   VERIFY DRC ...... Sub-Area : 34 of 196
[11/09 21:40:02    779s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/09 21:40:02    779s]   VERIFY DRC ...... Sub-Area : 35 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 36 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 37 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 38 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 39 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 40 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 41 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 42 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 43 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 44 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 45 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 46 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 47 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 48 of 196
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/09 21:40:03    779s]   VERIFY DRC ...... Sub-Area : 49 of 196
[11/09 21:40:03    780s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/09 21:40:03    780s]   VERIFY DRC ...... Sub-Area : 50 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 51 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 52 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 53 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 54 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 55 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 56 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 57 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 58 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 59 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 60 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 61 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 62 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 63 of 196
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/09 21:40:04    780s]   VERIFY DRC ...... Sub-Area : 64 of 196
[11/09 21:40:04    781s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/09 21:40:04    781s]   VERIFY DRC ...... Sub-Area : 65 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 66 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 67 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 68 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 69 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 70 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 71 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 72 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 73 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 74 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 75 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 76 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 77 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 78 of 196
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/09 21:40:05    781s]   VERIFY DRC ...... Sub-Area : 79 of 196
[11/09 21:40:05    782s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/09 21:40:05    782s]   VERIFY DRC ...... Sub-Area : 80 of 196
[11/09 21:40:05    782s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/09 21:40:05    782s]   VERIFY DRC ...... Sub-Area : 81 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 82 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 83 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 84 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 85 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 86 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 87 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 88 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 89 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 90 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 91 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 92 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 93 of 196
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[11/09 21:40:06    782s]   VERIFY DRC ...... Sub-Area : 94 of 196
[11/09 21:40:06    783s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[11/09 21:40:06    783s]   VERIFY DRC ...... Sub-Area : 95 of 196
[11/09 21:40:06    783s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[11/09 21:40:06    783s]   VERIFY DRC ...... Sub-Area : 96 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 97 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 98 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 99 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 100 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 101 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 102 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 103 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 104 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 105 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 106 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 107 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 108 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 109 of 196
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[11/09 21:40:07    783s]   VERIFY DRC ...... Sub-Area : 110 of 196
[11/09 21:40:07    784s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[11/09 21:40:07    784s]   VERIFY DRC ...... Sub-Area : 111 of 196
[11/09 21:40:07    784s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[11/09 21:40:07    784s]   VERIFY DRC ...... Sub-Area : 112 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 113 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 114 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 115 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 116 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 117 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 118 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 119 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 120 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 121 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 122 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 123 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 124 of 196
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[11/09 21:40:08    784s]   VERIFY DRC ...... Sub-Area : 125 of 196
[11/09 21:40:08    785s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[11/09 21:40:08    785s]   VERIFY DRC ...... Sub-Area : 126 of 196
[11/09 21:40:08    785s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[11/09 21:40:08    785s]   VERIFY DRC ...... Sub-Area : 127 of 196
[11/09 21:40:08    785s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[11/09 21:40:08    785s]   VERIFY DRC ...... Sub-Area : 128 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 129 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 130 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 131 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 132 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 133 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 134 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 135 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 136 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 137 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 138 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 139 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 140 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 141 of 196
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[11/09 21:40:09    785s]   VERIFY DRC ...... Sub-Area : 142 of 196
[11/09 21:40:09    786s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[11/09 21:40:09    786s]   VERIFY DRC ...... Sub-Area : 143 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 144 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 145 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 146 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 147 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 148 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 149 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 150 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 151 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 152 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 153 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 154 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 155 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 156 of 196
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[11/09 21:40:10    786s]   VERIFY DRC ...... Sub-Area : 157 of 196
[11/09 21:40:10    787s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[11/09 21:40:10    787s]   VERIFY DRC ...... Sub-Area : 158 of 196
[11/09 21:40:10    787s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[11/09 21:40:10    787s]   VERIFY DRC ...... Sub-Area : 159 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 160 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 161 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 162 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 163 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 164 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 165 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 166 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 167 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 168 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 169 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 170 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 171 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 172 of 196
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[11/09 21:40:11    787s]   VERIFY DRC ...... Sub-Area : 173 of 196
[11/09 21:40:11    788s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[11/09 21:40:11    788s]   VERIFY DRC ...... Sub-Area : 174 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 175 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 176 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 177 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 178 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 179 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 180 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 181 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 182 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 183 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 184 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 185 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 186 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 187 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 188 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 189 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 190 of 196
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[11/09 21:40:12    788s]   VERIFY DRC ...... Sub-Area : 191 of 196
[11/09 21:40:12    789s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[11/09 21:40:12    789s]   VERIFY DRC ...... Sub-Area : 192 of 196
[11/09 21:40:12    789s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[11/09 21:40:12    789s]   VERIFY DRC ...... Sub-Area : 193 of 196
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 194 of 196
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 195 of 196
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 196 of 196
[11/09 21:40:13    789s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s]   Verification Complete : 0 Viols.
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s]  *** End Verify DRC (CPU: 0:00:12.1  ELAPSED TIME: 13.00  MEM: 32.3M) ***
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:40:13    789s] Parse map file...
[11/09 21:40:13    789s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:40:13    789s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:40:13    789s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:40:13    789s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:40:13    789s] Writing GDSII file ...
[11/09 21:40:13    789s] 	****** db unit per micron = 1000 ******
[11/09 21:40:13    789s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:40:13    789s] 	****** unit scaling factor = 1 ******
[11/09 21:40:13    789s] Output for instance
[11/09 21:40:13    789s] Output for bump
[11/09 21:40:13    789s] Output for physical terminals
[11/09 21:40:13    789s] Output for logical terminals
[11/09 21:40:13    789s] Output for regular nets
[11/09 21:40:13    789s] Output for special nets and metal fills
[11/09 21:40:13    789s] Output for via structure generation
[11/09 21:40:13    789s] Statistics for GDS generated (version 3)
[11/09 21:40:13    789s] ----------------------------------------
[11/09 21:40:13    789s] Stream Out Layer Mapping Information:
[11/09 21:40:13    789s] GDS Layer Number          GDS Layer Name
[11/09 21:40:13    789s] ----------------------------------------
[11/09 21:40:13    789s]     49                            metal1
[11/09 21:40:13    789s]     50                               via
[11/09 21:40:13    789s]     51                            metal2
[11/09 21:40:13    789s]     61                              via2
[11/09 21:40:13    789s]     62                            metal3
[11/09 21:40:13    789s]     49                            metal1
[11/09 21:40:13    789s]     51                            metal2
[11/09 21:40:13    789s]     62                            metal3
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Stream Out Information Processed for GDS version 3:
[11/09 21:40:13    789s] Units: 1000 DBU
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Object                             Count
[11/09 21:40:13    789s] ----------------------------------------
[11/09 21:40:13    789s] Instances                         788934
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Ports/Pins                             0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Nets                                6625
[11/09 21:40:13    789s]     metal layer metal1              1308
[11/09 21:40:13    789s]     metal layer metal2              3738
[11/09 21:40:13    789s]     metal layer metal3              1579
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s]     Via Instances                   5777
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Special Nets                         778
[11/09 21:40:13    789s]     metal layer metal1               772
[11/09 21:40:13    789s]     metal layer metal2                 6
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s]     Via Instances                    522
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Metal Fills                            0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s]     Via Instances                      0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Metal FillOPCs                         0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s]     Via Instances                      0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Text                                  15
[11/09 21:40:13    789s]     metal layer metal3                15
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Blockages                              0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Custom Text                            0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Custom Box                             0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Trim Metal                             0
[11/09 21:40:13    789s] 
[11/09 21:40:13    789s] Output for cells
[11/09 21:40:13    789s] **WARN: (IMPOGDS-1176):	There are 252 empty cells. Check innovus.log# for the details.
[11/09 21:40:13    789s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:40:13    789s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:40:16    789s] ######Streamout is finished!
[11/09 21:40:16    789s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:40:16    789s] Writing Netlist "final.v" ...
[11/09 21:40:16    789s] <CMD> rcOut -spf final.dspf
[11/09 21:40:16    789s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:40:16    789s] Type 'man IMPDC-495' for more detail.
[11/09 21:40:16    789s] 
[11/09 21:40:55    799s] <CMD> set init_verilog {}
[11/09 21:40:55    799s] <CMD> init_design
[11/09 21:40:55    799s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:40:55    799s] 
[11/09 21:40:55    799s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:40:55    799s] Severity  ID               Count  Summary                                  
[11/09 21:40:55    799s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:40:55    799s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:40:55    799s] 
[11/09 21:40:59    799s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:40:59    799s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:40:59    799s] <CMD> getDrawView
[11/09 21:40:59    799s] <CMD> loadWorkspace -name Physical
[11/09 21:40:59    799s] <CMD> win
[11/09 21:40:59    799s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/09 21:40:59    799s] <CMD> set conf_qxconf_file NULL
[11/09 21:40:59    799s] <CMD> set conf_qxlib_file NULL
[11/09 21:40:59    799s] <CMD> set defHierChar /
[11/09 21:40:59    799s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:40:59    799s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/09 21:40:59    799s] <CMD> set distributed_client_message_echo 1
[11/09 21:40:59    799s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/09 21:40:59    799s] <CMD> set floorplan_default_site core
[11/09 21:40:59    799s] <CMD> set fpIsMaxIoHeight 0
[11/09 21:40:59    799s] <CMD> set init_gnd_net gnd
[11/09 21:40:59    799s] <CMD> set init_io_file innovus.io
[11/09 21:40:59    799s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[11/09 21:40:59    799s] <CMD> set init_mmmc_file osu05_MMMC.view
[11/09 21:40:59    799s] <CMD> set init_oa_search_lib {}
[11/09 21:40:59    799s] <CMD> set init_pwr_net vdd
[11/09 21:40:59    799s] <CMD> set init_verilog mapped/layout_lab_design.v
[11/09 21:40:59    799s] <CMD> set latch_time_borrow_mode max_borrow
[11/09 21:40:59    799s] <CMD> set pegDefaultResScaleFactor 1
[11/09 21:40:59    799s] <CMD> set pegDetailResScaleFactor 1
[11/09 21:40:59    799s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/09 21:40:59    799s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[11/09 21:40:59    799s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[11/09 21:40:59    799s] <CMD> set timing_library_load_pin_cap_indices {}
[11/09 21:40:59    799s] <CMD> set timing_library_write_library_to_directory {}
[11/09 21:40:59    799s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/09 21:40:59    799s] <CMD> init_design
[11/09 21:40:59    799s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[11/09 21:40:59    799s] 
[11/09 21:40:59    799s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:40:59    799s] Severity  ID               Count  Summary                                  
[11/09 21:40:59    799s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[11/09 21:40:59    799s] *** Message Summary: 1 warning(s), 0 error(s)
[11/09 21:40:59    799s] 
[11/09 21:40:59    799s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[11/09 21:40:59    800s] Snap core to left to manufacture grid: 49.9500.
[11/09 21:40:59    800s] Snap core to bottom to manufacture grid: 49.9500.
[11/09 21:40:59    800s] Snap core to right to manufacture grid: 49.9500.
[11/09 21:40:59    800s] Snap core to top to manufacture grid: 49.9500.
[11/09 21:41:00    800s] Horizontal Layer M1 offset = 1500 (derived)
[11/09 21:41:00    800s] Vertical Layer M2 offset = 1200 (derived)
[11/09 21:41:00    800s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:41:00    801s] <CMD> unfixAllIos
[11/09 21:41:00    801s] <CMD> legalizePin
[11/09 21:41:00    801s] #- Begin legalizePin (date=11/09 21:41:00, mem=1904.4M)
[11/09 21:41:00    801s] 
[11/09 21:41:00    801s] Start pin legalization for the partition [layout_lab_design]:
[11/09 21:41:00    801s] Summary report for top level: [layout_lab_design] 
[11/09 21:41:00    801s] 	Total Pads                         : 16
[11/09 21:41:00    801s] 	Total Pins                         : 0
[11/09 21:41:00    801s] 	Legally Assigned Pins              : 0
[11/09 21:41:00    801s] 	Illegally Assigned Pins            : 0
[11/09 21:41:00    801s] 	Unplaced Pins                      : 0
[11/09 21:41:00    801s] 	Constant/Spl Net Pins              : 0
[11/09 21:41:00    801s] 	Internal Pins                      : 0
[11/09 21:41:00    801s] 	Legally Assigned Feedthrough Pins  : 0
[11/09 21:41:00    801s] 	Illegally Assigned Feedthrough Pins: 0
[11/09 21:41:00    801s] End of Summary report
[11/09 21:41:00    801s] End pin legalization for the partition [layout_lab_design].
[11/09 21:41:00    801s] 
[11/09 21:41:00    801s] #- End legalizePin (date=11/09 21:41:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1904.4M, current mem=1904.4M)
[11/09 21:41:00    801s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[11/09 21:41:00    801s] #- Begin addRing (date=11/09 21:41:00, mem=1904.4M)
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:41:00    801s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[11/09 21:41:00    801s] 
[11/09 21:41:00    801s] Ring generation is complete; vias are now being generated.
[11/09 21:41:00    801s] addRing created 8 wires.
[11/09 21:41:00    801s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[11/09 21:41:00    801s] +--------+----------------+----------------+
[11/09 21:41:00    801s] |  Layer |     Created    |     Deleted    |
[11/09 21:41:00    801s] +--------+----------------+----------------+
[11/09 21:41:00    801s] | metal1 |        4       |       NA       |
[11/09 21:41:00    801s] |   via  |        8       |        0       |
[11/09 21:41:00    801s] | metal2 |        4       |       NA       |
[11/09 21:41:00    801s] +--------+----------------+----------------+
[11/09 21:41:00    801s] #- End addRing (date=11/09 21:41:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1904.4M, current mem=1904.4M)
[11/09 21:41:00    801s] <CMD> setPlaceMode -congEffort medium
[11/09 21:41:00    801s] <CMD> placeDesign -inPlaceOpt
[11/09 21:41:00    801s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:41:01    802s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/09 21:41:01    802s] *** Starting placeDesign concurrent flow ***
[11/09 21:41:01    802s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:41:01    802s] Set Using Default Delay Limit as 101.
[11/09 21:41:01    802s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:41:01    802s] Set Default Net Delay as 0 ps.
[11/09 21:41:01    802s] Set Default Net Load as 0 pF. 
[11/09 21:41:01    802s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:41:01    802s] Effort level <high> specified for reg2reg_tmp.24154 path_group
[11/09 21:41:01    802s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:41:01    802s] Begin IPO call back ...
[11/09 21:41:01    802s] End IPO call back ...
[11/09 21:41:01    802s] #################################################################################
[11/09 21:41:01    802s] # Design Stage: PostRoute
[11/09 21:41:01    802s] # Design Name: layout_lab_design
[11/09 21:41:01    802s] # Design Mode: 90nm
[11/09 21:41:01    802s] # Analysis Mode: MMMC OCV 
[11/09 21:41:01    802s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:01    802s] # Signoff Settings: SI On 
[11/09 21:41:01    802s] #################################################################################
[11/09 21:41:01    802s] Setting infinite Tws ...
[11/09 21:41:01    802s] First Iteration Infinite Tw... 
[11/09 21:41:01    802s] Calculate early delays in OCV mode...
[11/09 21:41:02    802s] Calculate late delays in OCV mode...
[11/09 21:41:02    802s] Topological Sorting (CPU = 0:00:00.0, MEM = 1910.4M, InitMEM = 1910.4M)
[11/09 21:41:02    802s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:41:02    802s] Updating RC grid for preRoute extraction ...
[11/09 21:41:02    802s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:02    802s] Initializing multi-corner resistance tables ...
[11/09 21:41:02    803s] Total number of fetched objects 1108
[11/09 21:41:02    803s] AAE_INFO-618: Total number of nets in the design is 1119,  98.9 percent of the nets selected for SI analysis
[11/09 21:41:02    803s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:02    803s] End delay calculation. (MEM=1981.43 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:41:02    803s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:41:02    803s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1981.4M) ***
[11/09 21:41:02    803s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1981.4M)
[11/09 21:41:02    803s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:41:02    803s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1981.4M)
[11/09 21:41:02    803s] Starting SI iteration 2
[11/09 21:41:02    803s] Calculate early delays in OCV mode...
[11/09 21:41:02    803s] Calculate late delays in OCV mode...
[11/09 21:41:02    803s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 21:41:02    803s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:02    803s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1108. 
[11/09 21:41:02    803s] Total number of fetched objects 1108
[11/09 21:41:02    803s] AAE_INFO-618: Total number of nets in the design is 1119,  0.0 percent of the nets selected for SI analysis
[11/09 21:41:02    803s] End delay calculation. (MEM=1989.48 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 21:41:02    803s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1989.5M) ***
[11/09 21:41:02    803s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:41:02    803s] Set Using Default Delay Limit as 1000.
[11/09 21:41:02    803s] Set Default Net Delay as 1000 ps.
[11/09 21:41:02    803s] Set Default Net Load as 0.5 pF. 
[11/09 21:41:02    803s] *** Start deleteBufferTree ***
[11/09 21:41:02    803s] Info: Detect buffers to remove automatically.
[11/09 21:41:02    803s] Analyzing netlist ...
[11/09 21:41:02    803s] Updating netlist
[11/09 21:41:02    803s] 
[11/09 21:41:02    803s] *summary: 442 instances (buffers/inverters) removed
[11/09 21:41:02    803s] *** Finish deleteBufferTree (0:00:00.2) ***
[11/09 21:41:02    803s] Deleted 787830 physical insts (cell - / prefix -).
[11/09 21:41:03    804s] *** Starting "NanoPlace(TM) placement v#1 (mem=1967.3M)" ...
[11/09 21:41:03    804s] *** Build Buffered Sizing Timing Model
[11/09 21:41:03    804s] (cpu=0:00:00.0 mem=1967.3M) ***
[11/09 21:41:03    804s] *** Build Virtual Sizing Timing Model
[11/09 21:41:03    804s] (cpu=0:00:00.0 mem=1967.3M) ***
[11/09 21:41:03    804s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[11/09 21:41:03    804s] Scan chains were not defined.
[11/09 21:41:03    804s] #std cell=638 (0 fixed + 638 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:41:03    804s] #ioInst=24 #net=666 #term=2243 #term/net=3.37, #fixedIo=24, #floatIo=0, #fixedPin=0, #floatPin=16
[11/09 21:41:03    804s] stdCell: 638 single + 0 double + 0 multi
[11/09 21:41:03    804s] Total standard cell length = 10.4880 (mm), area = 0.3146 (mm^2)
[11/09 21:41:03    804s] Core basic site is core
[11/09 21:41:03    804s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:03    804s] Apply auto density screen in pre-place stage.
[11/09 21:41:04    804s] Auto density screen increases utilization from 0.003 to 0.003
[11/09 21:41:04    804s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1967.3M
[11/09 21:41:04    804s] Average module density = 0.003.
[11/09 21:41:04    804s] Density for the design = 0.003.
[11/09 21:41:04    804s]        = stdcell_area 4370 sites (314640 um^2) / alloc_area 1321528 sites (95150002 um^2).
[11/09 21:41:04    804s] Pin Density = 0.001687.
[11/09 21:41:04    804s]             = total # of pins 2243 / total area 1329428.
[11/09 21:41:04    804s] Initial padding reaches pin density 0.413 for top
[11/09 21:41:04    804s] Initial padding increases density from 0.003 to 0.005 for top
[11/09 21:41:04    804s] === lastAutoLevel = 10 
[11/09 21:41:04    804s] Clock gating cells determined by native netlist tracing.
[11/09 21:41:04    804s] Effort level <high> specified for reg2reg path_group
[11/09 21:41:04    805s] Iteration  1: Total net bbox = 2.491e+05 (1.06e+05 1.43e+05)
[11/09 21:41:04    805s]               Est.  stn bbox = 2.930e+05 (1.28e+05 1.65e+05)
[11/09 21:41:04    805s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1989.5M
[11/09 21:41:04    805s] Iteration  2: Total net bbox = 2.491e+05 (1.06e+05 1.43e+05)
[11/09 21:41:04    805s]               Est.  stn bbox = 2.930e+05 (1.28e+05 1.65e+05)
[11/09 21:41:04    805s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1989.5M
[11/09 21:41:04    805s] Iteration  3: Total net bbox = 2.201e+05 (1.16e+05 1.04e+05)
[11/09 21:41:04    805s]               Est.  stn bbox = 2.842e+05 (1.47e+05 1.37e+05)
[11/09 21:41:04    805s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:04    805s] Total number of setup views is 1.
[11/09 21:41:04    805s] Total number of active setup views is 1.
[11/09 21:41:04    805s] Iteration  4: Total net bbox = 1.970e+05 (1.05e+05 9.16e+04)
[11/09 21:41:04    805s]               Est.  stn bbox = 2.581e+05 (1.34e+05 1.24e+05)
[11/09 21:41:04    805s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:04    805s] Iteration  5: Total net bbox = 1.579e+05 (8.52e+04 7.27e+04)
[11/09 21:41:04    805s]               Est.  stn bbox = 2.130e+05 (1.09e+05 1.04e+05)
[11/09 21:41:04    805s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:04    805s] Iteration  6: Total net bbox = 1.369e+05 (7.45e+04 6.24e+04)
[11/09 21:41:04    805s]               Est.  stn bbox = 1.884e+05 (9.45e+04 9.39e+04)
[11/09 21:41:04    805s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:04    805s] Iteration  7: Total net bbox = 1.401e+05 (7.71e+04 6.29e+04)
[11/09 21:41:04    805s]               Est.  stn bbox = 1.917e+05 (9.73e+04 9.44e+04)
[11/09 21:41:04    805s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:04    805s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:41:05    805s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:41:05    805s] Iteration  8: Total net bbox = 1.401e+05 (7.71e+04 6.29e+04)
[11/09 21:41:05    805s]               Est.  stn bbox = 1.917e+05 (9.73e+04 9.44e+04)
[11/09 21:41:05    805s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2005.5M
[11/09 21:41:05    806s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:05    806s] Congestion driven padding in post-place stage.
[11/09 21:41:05    806s] Congestion driven padding increases utilization from 0.005 to 0.005
[11/09 21:41:05    806s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:05    806s] Iteration  9: Total net bbox = 1.398e+05 (7.33e+04 6.65e+04)
[11/09 21:41:05    806s]               Est.  stn bbox = 1.899e+05 (9.19e+04 9.80e+04)
[11/09 21:41:05    806s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:05    806s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:41:05    806s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:41:05    806s] Iteration 10: Total net bbox = 1.398e+05 (7.33e+04 6.65e+04)
[11/09 21:41:05    806s]               Est.  stn bbox = 1.899e+05 (9.19e+04 9.80e+04)
[11/09 21:41:05    806s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:06    806s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:06    806s] Congestion driven padding in post-place stage.
[11/09 21:41:06    806s] Congestion driven padding increases utilization from 0.005 to 0.005
[11/09 21:41:06    806s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:06    807s] Iteration 11: Total net bbox = 1.505e+05 (7.98e+04 7.07e+04)
[11/09 21:41:06    807s]               Est.  stn bbox = 2.050e+05 (1.01e+05 1.04e+05)
[11/09 21:41:06    807s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2005.5M
[11/09 21:41:06    807s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:41:06    807s] nrCritNet: 0.00% ( 0 / 666 ) cutoffSlk: 214748364.7ps stdDelay: 65.6ps
[11/09 21:41:06    807s] Iteration 12: Total net bbox = 1.505e+05 (7.98e+04 7.07e+04)
[11/09 21:41:06    807s]               Est.  stn bbox = 2.050e+05 (1.01e+05 1.04e+05)
[11/09 21:41:06    807s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:07    807s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:07    807s] Congestion driven padding in post-place stage.
[11/09 21:41:07    808s] Congestion driven padding increases utilization from 0.005 to 0.005
[11/09 21:41:07    808s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:07    808s] Iteration 13: Total net bbox = 1.636e+05 (8.72e+04 7.63e+04)
[11/09 21:41:07    808s]               Est.  stn bbox = 2.206e+05 (1.10e+05 1.10e+05)
[11/09 21:41:07    808s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2005.5M
[11/09 21:41:07    808s] Iteration 14: Total net bbox = 1.636e+05 (8.72e+04 7.63e+04)
[11/09 21:41:07    808s]               Est.  stn bbox = 2.206e+05 (1.10e+05 1.10e+05)
[11/09 21:41:07    808s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:11    812s] Iteration 15: Total net bbox = 1.821e+05 (9.71e+04 8.50e+04)
[11/09 21:41:11    812s]               Est.  stn bbox = 2.401e+05 (1.21e+05 1.20e+05)
[11/09 21:41:11    812s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 2005.5M
[11/09 21:41:11    812s] Iteration 16: Total net bbox = 1.821e+05 (9.71e+04 8.50e+04)
[11/09 21:41:11    812s]               Est.  stn bbox = 2.401e+05 (1.21e+05 1.20e+05)
[11/09 21:41:11    812s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:11    812s] Iteration 17: Total net bbox = 1.821e+05 (9.71e+04 8.50e+04)
[11/09 21:41:11    812s]               Est.  stn bbox = 2.401e+05 (1.21e+05 1.20e+05)
[11/09 21:41:11    812s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2005.5M
[11/09 21:41:11    812s] *** cost = 1.821e+05 (9.71e+04 8.50e+04) (cpu for global=0:00:07.5) real=0:00:07.0***
[11/09 21:41:11    812s] Info: 1 clock gating cells identified, 0 (on average) moved
[11/09 21:41:11    812s] Core Placement runtime cpu: 0:00:06.6 real: 0:00:06.0
[11/09 21:41:11    812s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:41:11    812s] Type 'man IMPSP-9025' for more detail.
[11/09 21:41:11    812s] #spOpts: mergeVia=F 
[11/09 21:41:11    812s] Core basic site is core
[11/09 21:41:11    812s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:11    812s] *** Starting refinePlace (0:13:33 mem=1846.3M) ***
[11/09 21:41:11    812s] Total net bbox length = 1.821e+05 (9.710e+04 8.503e+04) (ext = 9.709e+04)
[11/09 21:41:11    812s] Starting refinePlace ...
[11/09 21:41:11    812s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:11    812s] default core: bins with density >  0.75 =    0 % ( 0 / 1089 )
[11/09 21:41:11    812s] Density distribution unevenness ratio = 98.615%
[11/09 21:41:11    812s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:41:11    812s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1846.3MB) @(0:13:33 - 0:13:33).
[11/09 21:41:11    812s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:11    812s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:41:11    812s] Placement tweakage begins.
[11/09 21:41:11    812s] wire length = 2.088e+05
[11/09 21:41:11    812s] wire length = 2.042e+05
[11/09 21:41:11    812s] Placement tweakage ends.
[11/09 21:41:11    812s] Move report: tweak moves 10 insts, mean move: 36.71 um, max move: 48.72 um
[11/09 21:41:11    812s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60): (7474.81, 451.22) --> (7437.11, 462.24)
[11/09 21:41:11    812s] Move report: legalization moves 638 insts, mean move: 15.32 um, max move: 38.01 um
[11/09 21:41:11    812s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178): (7505.75, 380.86) --> (7497.60, 351.00)
[11/09 21:41:11    812s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1846.3MB) @(0:13:33 - 0:13:33).
[11/09 21:41:11    812s] Move report: Detail placement moves 638 insts, mean move: 15.74 um, max move: 63.33 um
[11/09 21:41:11    812s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]): (7664.27, 918.46) --> (7658.40, 861.00)
[11/09 21:41:11    812s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1846.3MB
[11/09 21:41:11    812s] Statistics of distance of Instance movement in refine placement:
[11/09 21:41:11    812s]   maximum (X+Y) =        63.33 um
[11/09 21:41:11    812s]   inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]) with max move: (7664.27, 918.461) -> (7658.4, 861)
[11/09 21:41:11    812s]   mean    (X+Y) =        15.74 um
[11/09 21:41:11    812s] Total instances flipped for WireLenOpt: 51
[11/09 21:41:11    812s] Summary Report:
[11/09 21:41:11    812s] Instances move: 638 (out of 638 movable)
[11/09 21:41:11    812s] Instances flipped: 0
[11/09 21:41:11    812s] Mean displacement: 15.74 um
[11/09 21:41:11    812s] Max displacement: 63.33 um (Instance: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1]) (7664.27, 918.461) -> (7658.4, 861)
[11/09 21:41:11    812s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[11/09 21:41:11    812s] Total instances moved : 638
[11/09 21:41:11    812s] Total net bbox length = 1.792e+05 (9.353e+04 8.564e+04) (ext = 9.684e+04)
[11/09 21:41:11    812s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1846.3MB
[11/09 21:41:11    812s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1846.3MB) @(0:13:33 - 0:13:33).
[11/09 21:41:11    812s] *** Finished refinePlace (0:13:33 mem=1846.3M) ***
[11/09 21:41:11    812s] *** End of Placement (cpu=0:00:08.1, real=0:00:08.0, mem=1846.3M) ***
[11/09 21:41:11    812s] #spOpts: mergeVia=F 
[11/09 21:41:11    812s] Core basic site is core
[11/09 21:41:11    812s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:12    812s] default core: bins with density >  0.75 =    0 % ( 0 / 1089 )
[11/09 21:41:12    812s] Density distribution unevenness ratio = 98.615%
[11/09 21:41:12    812s] *** Free Virtual Timing Model ...(mem=1846.3M)
[11/09 21:41:12    812s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/09 21:41:12    812s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:41:12    812s] Core basic site is core
[11/09 21:41:12    812s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:12    812s] #spOpts: mergeVia=F 
[11/09 21:41:12    812s] GigaOpt running with 1 threads.
[11/09 21:41:12    812s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:41:12    812s] #spOpts: mergeVia=F 
[11/09 21:41:12    812s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:41:12    812s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:41:12    812s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:41:12    812s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:41:12    812s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:41:12    812s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:41:12    812s] 	...
[11/09 21:41:12    812s] 	Reporting only the 20 first cells found...
[11/09 21:41:12    812s] 
[11/09 21:41:12    812s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1846.3M, totSessionCpu=0:13:33 **
[11/09 21:41:12    812s] *** optDesign -preCTS ***
[11/09 21:41:12    812s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:41:12    812s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:41:12    812s] Hold Target Slack: user slack 0
[11/09 21:41:12    812s] Summary for sequential cells idenfication: 
[11/09 21:41:12    812s] Identified SBFF number: 3
[11/09 21:41:12    812s] Identified MBFF number: 0
[11/09 21:41:12    812s] Not identified SBFF number: 0
[11/09 21:41:12    812s] Not identified MBFF number: 0
[11/09 21:41:12    812s] Number of sequential cells which are not FFs: 1
[11/09 21:41:12    812s] 
[11/09 21:41:12    812s] Start to check current routing status for nets...
[11/09 21:41:12    812s] Using hname+ instead name for net compare
[11/09 21:41:12    812s] All nets will be re-routed.
[11/09 21:41:12    812s] End to check current routing status for nets (mem=1846.3M)
[11/09 21:41:12    812s] ### Creating LA Mngr. totSessionCpu=0:13:33 mem=1846.3M
[11/09 21:41:12    813s] ### Creating LA Mngr, finished. totSessionCpu=0:13:33 mem=1846.3M
[11/09 21:41:12    813s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:41:12    813s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:41:12    813s] [PSP] Initial Peak syMemory usage = 1846.3 MB
[11/09 21:41:12    813s] (I)       Reading DB...
[11/09 21:41:12    813s] (I)       congestionReportName   : 
[11/09 21:41:12    813s] (I)       layerRangeFor2DCongestion : 
[11/09 21:41:12    813s] (I)       buildTerm2TermWires    : 1
[11/09 21:41:12    813s] (I)       doTrackAssignment      : 1
[11/09 21:41:12    813s] (I)       dumpBookshelfFiles     : 0
[11/09 21:41:12    813s] (I)       numThreads             : 1
[11/09 21:41:12    813s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:41:12    813s] (I)       honorPin               : false
[11/09 21:41:12    813s] (I)       honorPinGuide          : true
[11/09 21:41:12    813s] (I)       honorPartition         : false
[11/09 21:41:12    813s] (I)       allowPartitionCrossover: false
[11/09 21:41:12    813s] (I)       honorSingleEntry       : true
[11/09 21:41:12    813s] (I)       honorSingleEntryStrong : true
[11/09 21:41:12    813s] (I)       handleViaSpacingRule   : false
[11/09 21:41:12    813s] (I)       handleEolSpacingRule   : false
[11/09 21:41:12    813s] (I)       PDConstraint           : none
[11/09 21:41:12    813s] (I)       expBetterNDRHandling   : false
[11/09 21:41:12    813s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:41:12    813s] (I)       routingEffortLevel     : 3
[11/09 21:41:12    813s] (I)       effortLevel            : standard
[11/09 21:41:12    813s] [NR-eGR] minRouteLayer          : 2
[11/09 21:41:12    813s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:41:12    813s] (I)       numRowsPerGCell        : 1
[11/09 21:41:12    813s] (I)       speedUpLargeDesign     : 0
[11/09 21:41:12    813s] (I)       speedUpBlkViolationClean: 1
[11/09 21:41:12    813s] (I)       multiThreadingTA       : 1
[11/09 21:41:12    813s] (I)       blockedPinEscape       : 1
[11/09 21:41:12    813s] (I)       blkAwareLayerSwitching : 1
[11/09 21:41:12    813s] (I)       betterClockWireModeling: 1
[11/09 21:41:12    813s] (I)       congestionCleanMode    : 0
[11/09 21:41:12    813s] (I)       optimizationMode       : false
[11/09 21:41:12    813s] (I)       routeSecondPG          : false
[11/09 21:41:12    813s] (I)       punchThroughDistance   : 500.00
[11/09 21:41:12    813s] (I)       scenicBound            : 1.15
[11/09 21:41:12    813s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:41:12    813s] (I)       source-to-sink ratio   : 0.00
[11/09 21:41:12    813s] (I)       targetCongestionRatioH : 1.00
[11/09 21:41:12    813s] (I)       targetCongestionRatioV : 1.00
[11/09 21:41:12    813s] (I)       layerCongestionRatio   : 0.70
[11/09 21:41:12    813s] (I)       m1CongestionRatio      : 0.10
[11/09 21:41:12    813s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:41:12    813s] (I)       localRouteEffort       : 1.00
[11/09 21:41:12    813s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:41:12    813s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:41:12    813s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:41:12    813s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:41:12    813s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:41:12    813s] (I)       blockTrack             : 
[11/09 21:41:12    813s] (I)       routeVias              : 
[11/09 21:41:12    813s] (I)       readTROption           : true
[11/09 21:41:12    813s] (I)       extraSpacingFactor     : 1.00
[11/09 21:41:12    813s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:41:12    813s] (I)       routeSelectedNetsOnly  : false
[11/09 21:41:12    813s] (I)       before initializing RouteDB syMemory usage = 1846.3 MB
[11/09 21:41:12    813s] (I)       starting read tracks
[11/09 21:41:12    813s] (I)       build grid graph
[11/09 21:41:12    813s] (I)       build grid graph start
[11/09 21:41:12    813s] [NR-eGR] Layer1 has no routable track
[11/09 21:41:12    813s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:41:12    813s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:41:12    813s] (I)       build grid graph end
[11/09 21:41:12    813s] (I)       numViaLayers=2
[11/09 21:41:12    813s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:41:12    813s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:41:12    813s] (I)       end build via table
[11/09 21:41:12    813s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:41:12    813s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:41:12    813s] (I)       readDataFromPlaceDB
[11/09 21:41:12    813s] (I)       Read net information..
[11/09 21:41:12    813s] [NR-eGR] Read numTotalNets=666  numIgnoredNets=16
[11/09 21:41:12    813s] (I)       Read testcase time = 0.000 seconds
[11/09 21:41:12    813s] 
[11/09 21:41:12    813s] (I)       build grid graph start
[11/09 21:41:12    813s] (I)       build grid graph end
[11/09 21:41:12    813s] (I)       Model blockage into capacity
[11/09 21:41:12    813s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:41:12    813s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:41:12    813s] (I)       blocked area on Layer2 : 3392745570000  (3.09%)
[11/09 21:41:12    813s] (I)       blocked area on Layer3 : 1775168010000  (1.61%)
[11/09 21:41:12    813s] (I)       Modeling time = 0.030 seconds
[11/09 21:41:12    813s] 
[11/09 21:41:12    813s] (I)       totalPins=2211  totalGlobalPin=2131 (96.38%)
[11/09 21:41:12    813s] (I)       Number of ignored nets = 16
[11/09 21:41:12    813s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:41:12    813s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:41:12    813s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:41:12    813s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:41:12    813s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:41:12    813s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:41:12    813s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:41:12    813s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:41:12    813s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:41:12    813s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:41:12    813s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1846.3 MB
[11/09 21:41:12    813s] (I)       Layer1  viaCost=200.00
[11/09 21:41:12    813s] (I)       Layer2  viaCost=100.00
[11/09 21:41:12    813s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:41:12    813s] (I)       routing area        :  (0, 0) - (10488000, 10482000)
[11/09 21:41:12    813s] (I)       core area           :  (350400, 351000) - (10137600, 10131000)
[11/09 21:41:12    813s] (I)       Site Width          :  2400  (dbu)
[11/09 21:41:12    813s] (I)       Row Height          : 30000  (dbu)
[11/09 21:41:12    813s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:41:12    813s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:41:12    813s] (I)       grid                :   349   349     3
[11/09 21:41:12    813s] (I)       vertical capacity   :     0 30000     0
[11/09 21:41:12    813s] (I)       horizontal capacity :     0     0 30000
[11/09 21:41:12    813s] (I)       Default wire width  :   900   900  1500
[11/09 21:41:12    813s] (I)       Default wire space  :   900   900   900
[11/09 21:41:12    813s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:41:12    813s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:41:12    813s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:41:12    813s] (I)       Total num of tracks :     0  4370  3494
[11/09 21:41:12    813s] (I)       Num of masks        :     1     1     1
[11/09 21:41:12    813s] (I)       Num of trim masks   :     0     0     0
[11/09 21:41:12    813s] (I)       --------------------------------------------------------
[11/09 21:41:12    813s] 
[11/09 21:41:12    813s] [NR-eGR] ============ Routing rule table ============
[11/09 21:41:12    813s] [NR-eGR] Rule id 0. Nets 650 
[11/09 21:41:12    813s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:41:12    813s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:41:12    813s] [NR-eGR] ========================================
[11/09 21:41:12    813s] [NR-eGR] 
[11/09 21:41:12    813s] (I)       After initializing earlyGlobalRoute syMemory usage = 1851.2 MB
[11/09 21:41:12    813s] (I)       Loading and dumping file time : 0.04 seconds
[11/09 21:41:12    813s] (I)       free getNanoCongMap()->getMpool()
[11/09 21:41:12    813s] (I)       ============= Initialization =============
[11/09 21:41:12    813s] (I)       total 2D Cap : 2715343 = (1209762 H, 1505581 V)
[11/09 21:41:12    813s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[11/09 21:41:12    813s] (I)       ============  Phase 1a Route ============
[11/09 21:41:12    813s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:41:12    813s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[11/09 21:41:12    813s] (I)       Usage: 6639 = (3456 H, 3183 V) = (0.29% H, 0.21% V) = (1.037e+05um H, 9.549e+04um V)
[11/09 21:41:12    813s] (I)       
[11/09 21:41:12    813s] (I)       ============  Phase 1b Route ============
[11/09 21:41:12    813s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:41:12    813s] (I)       Usage: 6639 = (3456 H, 3183 V) = (0.29% H, 0.21% V) = (1.037e+05um H, 9.549e+04um V)
[11/09 21:41:12    813s] (I)       
[11/09 21:41:12    813s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.991700e+05um
[11/09 21:41:12    813s] (I)       ============  Phase 1c Route ============
[11/09 21:41:12    813s] (I)       Usage: 6639 = (3456 H, 3183 V) = (0.29% H, 0.21% V) = (1.037e+05um H, 9.549e+04um V)
[11/09 21:41:12    813s] (I)       
[11/09 21:41:12    813s] (I)       ============  Phase 1d Route ============
[11/09 21:41:12    813s] (I)       Usage: 6639 = (3456 H, 3183 V) = (0.29% H, 0.21% V) = (1.037e+05um H, 9.549e+04um V)
[11/09 21:41:12    813s] (I)       
[11/09 21:41:12    813s] (I)       ============  Phase 1e Route ============
[11/09 21:41:12    813s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:41:12    813s] (I)       Usage: 6639 = (3456 H, 3183 V) = (0.29% H, 0.21% V) = (1.037e+05um H, 9.549e+04um V)
[11/09 21:41:12    813s] (I)       
[11/09 21:41:12    813s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.991700e+05um
[11/09 21:41:12    813s] [NR-eGR] 
[11/09 21:41:12    813s] (I)       ============  Phase 1l Route ============
[11/09 21:41:12    813s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:41:12    813s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:41:12    813s] (I)       total 2D Cap : 2715723 = (1209850 H, 1505873 V)
[11/09 21:41:12    813s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:41:12    813s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:41:12    813s] (I)       ============= track Assignment ============
[11/09 21:41:12    813s] (I)       extract Global 3D Wires
[11/09 21:41:12    813s] (I)       Extract Global WL : time=0.00
[11/09 21:41:12    813s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:41:12    813s] (I)       Initialization real time=0.00 seconds
[11/09 21:41:12    813s] (I)       Kernel real time=0.01 seconds
[11/09 21:41:12    813s] (I)       End Greedy Track Assignment
[11/09 21:41:12    813s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2195
[11/09 21:41:12    813s] [NR-eGR] Layer2(metal2)(V) length: 9.944100e+04um, number of vias: 3355
[11/09 21:41:12    813s] [NR-eGR] Layer3(metal3)(H) length: 1.060440e+05um, number of vias: 0
[11/09 21:41:12    813s] [NR-eGR] Total length: 2.054850e+05um, number of vias: 5550
[11/09 21:41:12    813s] [NR-eGR] End Peak syMemory usage = 1842.3 MB
[11/09 21:41:12    813s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[11/09 21:41:12    813s] ### Creating LA Mngr. totSessionCpu=0:13:33 mem=1842.3M
[11/09 21:41:12    813s] Updating RC grid for preRoute extraction ...
[11/09 21:41:12    813s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:12    813s] Initializing multi-corner resistance tables ...
[11/09 21:41:12    813s] ### Creating LA Mngr, finished. totSessionCpu=0:13:33 mem=1842.3M
[11/09 21:41:12    813s] Extraction called for design 'layout_lab_design' of instances=662 and nets=678 using extraction engine 'preRoute' .
[11/09 21:41:12    813s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:12    813s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:12    813s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:12    813s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:12    813s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:12    813s]       RC Corner Indexes            0   
[11/09 21:41:12    813s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:12    813s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:12    813s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:12    813s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:12    813s] Shrink Factor                : 1.00000
[11/09 21:41:12    813s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:12    813s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:12    813s] Using capacitance table file ...
[11/09 21:41:12    813s] Updating RC grid for preRoute extraction ...
[11/09 21:41:12    813s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:12    813s] Initializing multi-corner resistance tables ...
[11/09 21:41:12    813s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1842.332M)
[11/09 21:41:12    813s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 21:41:12    813s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:12    813s] ### Creating PhyDesignMc. totSessionCpu=0:13:33 mem=1842.3M
[11/09 21:41:12    813s] #spOpts: mergeVia=F 
[11/09 21:41:12    813s] Core basic site is core
[11/09 21:41:12    813s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:12    813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:33 mem=1842.3M
[11/09 21:41:12    813s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:12    813s] ### Creating PhyDesignMc. totSessionCpu=0:13:33 mem=1842.3M
[11/09 21:41:12    813s] #spOpts: mergeVia=F 
[11/09 21:41:12    813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:33 mem=1842.3M
[11/09 21:41:12    813s] *** Starting optimizing excluded clock nets MEM= 1842.3M) ***
[11/09 21:41:12    813s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1842.3M) ***
[11/09 21:41:12    813s] #################################################################################
[11/09 21:41:12    813s] # Design Stage: PreRoute
[11/09 21:41:12    813s] # Design Name: layout_lab_design
[11/09 21:41:12    813s] # Design Mode: 90nm
[11/09 21:41:12    813s] # Analysis Mode: MMMC OCV 
[11/09 21:41:12    813s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:12    813s] # Signoff Settings: SI Off 
[11/09 21:41:12    813s] #################################################################################
[11/09 21:41:12    813s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:12    813s] Calculate early delays in OCV mode...
[11/09 21:41:12    813s] Calculate late delays in OCV mode...
[11/09 21:41:12    813s] Topological Sorting (CPU = 0:00:00.0, MEM = 1842.3M, InitMEM = 1842.3M)
[11/09 21:41:12    813s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:12    813s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 4. 
[11/09 21:41:12    813s] Total number of fetched objects 666
[11/09 21:41:12    813s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:12    813s] End delay calculation. (MEM=1909.77 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:41:12    813s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1909.8M) ***
[11/09 21:41:12    813s] The useful skew maximum allowed delay is: 0.3
[11/09 21:41:12    813s] Begin: GigaOpt high fanout net optimization
[11/09 21:41:12    813s] Info: 16 io nets excluded
[11/09 21:41:12    813s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:12    813s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:12    813s] ### Creating PhyDesignMc. totSessionCpu=0:13:34 mem=1925.8M
[11/09 21:41:12    813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:34 mem=1925.8M
[11/09 21:41:12    813s] ### Creating LA Mngr. totSessionCpu=0:13:34 mem=1925.8M
[11/09 21:41:12    813s] ### Creating LA Mngr, finished. totSessionCpu=0:13:34 mem=1925.8M
[11/09 21:41:13    813s] ### Creating LA Mngr. totSessionCpu=0:13:34 mem=1932.0M
[11/09 21:41:13    813s] ### Creating LA Mngr, finished. totSessionCpu=0:13:34 mem=1932.0M
[11/09 21:41:13    813s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:13    813s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:41:13    813s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:13    813s] |     0.33%|        -|  -2.513|  -2.513|   0:00:00.0| 2046.5M|
[11/09 21:41:13    813s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:13    813s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:13    813s] |     0.33%|        -|  -2.513|  -2.513|   0:00:00.0| 2046.5M|
[11/09 21:41:13    813s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:13    813s] 
[11/09 21:41:13    813s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.5M) ***
[11/09 21:41:13    813s] End: GigaOpt high fanout net optimization
[11/09 21:41:13    813s] Begin: GigaOpt DRV Optimization
[11/09 21:41:13    813s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:41:13    813s] Info: 16 io nets excluded
[11/09 21:41:13    813s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:13    813s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:13    813s] ### Creating PhyDesignMc. totSessionCpu=0:13:34 mem=2027.4M
[11/09 21:41:13    813s] #spOpts: mergeVia=F 
[11/09 21:41:13    813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:34 mem=2027.4M
[11/09 21:41:13    813s] ### Creating LA Mngr. totSessionCpu=0:13:34 mem=2027.4M
[11/09 21:41:13    813s] ### Creating LA Mngr, finished. totSessionCpu=0:13:34 mem=2027.4M
[11/09 21:41:13    813s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:13    813s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:41:13    813s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:13    813s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:41:13    813s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:13    813s] Info: violation cost 37.279568 (cap = 37.279568, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:13    813s] |     0   |     0   |    34   |     34  |     0   |     0   |     0   |     0   | -2.51 |          0|          0|          0|   0.33  |            |           |
[11/09 21:41:13    814s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:13    814s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.85 |         33|         10|          0|   0.34  |   0:00:00.0|    2046.5M|
[11/09 21:41:13    814s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:13    814s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.85 |          0|          0|          0|   0.34  |   0:00:00.0|    2046.5M|
[11/09 21:41:13    814s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:13    814s] 
[11/09 21:41:13    814s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2046.5M) ***
[11/09 21:41:13    814s] 
[11/09 21:41:13    814s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[11/09 21:41:13    814s] End: GigaOpt DRV Optimization
[11/09 21:41:13    814s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1901.8M, totSessionCpu=0:13:34 **
[11/09 21:41:13    814s] Begin: GigaOpt Global Optimization
[11/09 21:41:13    814s] *info: use new DP (enabled)
[11/09 21:41:13    814s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[11/09 21:41:13    814s] Info: 16 io nets excluded
[11/09 21:41:13    814s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:13    814s] PhyDesignGrid: maxLocalDensity 1.20
[11/09 21:41:13    814s] ### Creating PhyDesignMc. totSessionCpu=0:13:34 mem=1901.8M
[11/09 21:41:13    814s] #spOpts: mergeVia=F 
[11/09 21:41:13    814s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:34 mem=1901.8M
[11/09 21:41:13    814s] ### Creating LA Mngr. totSessionCpu=0:13:34 mem=1901.8M
[11/09 21:41:13    814s] ### Creating LA Mngr, finished. totSessionCpu=0:13:34 mem=1901.8M
[11/09 21:41:13    814s] *info: 16 io nets excluded
[11/09 21:41:13    814s] *info: 2 clock nets excluded
[11/09 21:41:13    814s] *info: 2 special nets excluded.
[11/09 21:41:13    814s] *info: 12 no-driver nets excluded.
[11/09 21:41:14    814s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:41:14    814s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:14    814s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:41:14    814s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:14    814s] |   0.000|   0.000|     0.34%|   0:00:00.0| 2051.3M|     osu05|       NA| NA                                                 |
[11/09 21:41:14    814s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:14    814s] 
[11/09 21:41:14    814s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2051.3M) ***
[11/09 21:41:14    814s] 
[11/09 21:41:14    814s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2051.3M) ***
[11/09 21:41:14    814s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 21:41:14    814s] Global Opt: restore maxLocalDensity to 3.0
[11/09 21:41:14    814s] End: GigaOpt Global Optimization
[11/09 21:41:14    814s] 
[11/09 21:41:14    814s] Active setup views:
[11/09 21:41:14    814s]  osu05
[11/09 21:41:14    814s]   Dominating endpoints: 0
[11/09 21:41:14    814s]   Dominating TNS: -0.000
[11/09 21:41:14    814s] 
[11/09 21:41:14    814s] *** Timing Is met
[11/09 21:41:14    814s] *** Check timing (0:00:00.0)
[11/09 21:41:14    814s] Info: 16 io nets excluded
[11/09 21:41:14    814s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:14    814s] ### Creating LA Mngr. totSessionCpu=0:13:35 mem=1915.8M
[11/09 21:41:14    814s] ### Creating LA Mngr, finished. totSessionCpu=0:13:35 mem=1915.8M
[11/09 21:41:14    814s] **INFO: Flow update: Design is easy to close.
[11/09 21:41:14    814s] *** Timing Is met
[11/09 21:41:14    814s] *** Check timing (0:00:00.0)
[11/09 21:41:14    814s] *** Timing Is met
[11/09 21:41:14    814s] *** Check timing (0:00:00.0)
[11/09 21:41:14    814s] Info: 16 io nets excluded
[11/09 21:41:14    814s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:14    814s] ### Creating LA Mngr. totSessionCpu=0:13:35 mem=1907.8M
[11/09 21:41:14    814s] ### Creating LA Mngr, finished. totSessionCpu=0:13:35 mem=1907.8M
[11/09 21:41:14    814s] Begin: Area Reclaim Optimization
[11/09 21:41:14    815s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:14    815s] ### Creating PhyDesignMc. totSessionCpu=0:13:35 mem=2043.3M
[11/09 21:41:14    815s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:35 mem=2043.3M
[11/09 21:41:14    815s] ### Creating LA Mngr. totSessionCpu=0:13:35 mem=2043.3M
[11/09 21:41:14    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:35 mem=2043.3M
[11/09 21:41:14    815s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.34
[11/09 21:41:14    815s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:14    815s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:41:14    815s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:14    815s] |     0.34%|        -|   0.000|   0.000|   0:00:00.0| 2043.3M|
[11/09 21:41:14    815s] |     0.34%|        5|   0.000|   0.000|   0:00:00.0| 2043.3M|
[11/09 21:41:14    815s] |     0.34%|        0|   0.000|   0.000|   0:00:00.0| 2043.3M|
[11/09 21:41:14    815s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:14    815s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.34
[11/09 21:41:14    815s] 
[11/09 21:41:14    815s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 1 Resize = 0 **
[11/09 21:41:14    815s] --------------------------------------------------------------
[11/09 21:41:14    815s] |                                   | Total     | Sequential |
[11/09 21:41:14    815s] --------------------------------------------------------------
[11/09 21:41:14    815s] | Num insts resized                 |       0  |       0    |
[11/09 21:41:14    815s] | Num insts undone                  |       0  |       0    |
[11/09 21:41:14    815s] | Num insts Downsized               |       0  |       0    |
[11/09 21:41:14    815s] | Num insts Samesized               |       0  |       0    |
[11/09 21:41:14    815s] | Num insts Upsized                 |       0  |       0    |
[11/09 21:41:14    815s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 21:41:14    815s] --------------------------------------------------------------
[11/09 21:41:14    815s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[11/09 21:41:14    815s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1909.76M, totSessionCpu=0:13:35).
[11/09 21:41:14    815s] *** Steiner Routed Nets: 12.500%; Threshold: 100; Threshold for Hold: 100
[11/09 21:41:14    815s] ### Creating LA Mngr. totSessionCpu=0:13:35 mem=1909.8M
[11/09 21:41:14    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:35 mem=1909.8M
[11/09 21:41:14    815s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:41:14    815s] [NR-eGR] Started earlyGlobalRoute kernel
[11/09 21:41:14    815s] [NR-eGR] Initial Peak syMemory usage = 1909.8 MB
[11/09 21:41:14    815s] (I)       Reading DB...
[11/09 21:41:14    815s] (I)       congestionReportName   : 
[11/09 21:41:14    815s] (I)       layerRangeFor2DCongestion : 
[11/09 21:41:14    815s] (I)       buildTerm2TermWires    : 1
[11/09 21:41:14    815s] (I)       doTrackAssignment      : 1
[11/09 21:41:14    815s] (I)       dumpBookshelfFiles     : 0
[11/09 21:41:14    815s] (I)       numThreads             : 1
[11/09 21:41:14    815s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:41:14    815s] (I)       honorPin               : false
[11/09 21:41:14    815s] (I)       honorPinGuide          : true
[11/09 21:41:14    815s] (I)       honorPartition         : false
[11/09 21:41:14    815s] (I)       allowPartitionCrossover: false
[11/09 21:41:14    815s] (I)       honorSingleEntry       : true
[11/09 21:41:14    815s] (I)       honorSingleEntryStrong : true
[11/09 21:41:14    815s] (I)       handleViaSpacingRule   : false
[11/09 21:41:14    815s] (I)       handleEolSpacingRule   : false
[11/09 21:41:14    815s] (I)       PDConstraint           : none
[11/09 21:41:14    815s] (I)       expBetterNDRHandling   : false
[11/09 21:41:14    815s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:41:14    815s] (I)       routingEffortLevel     : 3
[11/09 21:41:14    815s] (I)       effortLevel            : standard
[11/09 21:41:14    815s] [NR-eGR] minRouteLayer          : 2
[11/09 21:41:14    815s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:41:14    815s] (I)       numRowsPerGCell        : 1
[11/09 21:41:14    815s] (I)       speedUpLargeDesign     : 0
[11/09 21:41:14    815s] (I)       speedUpBlkViolationClean: 1
[11/09 21:41:14    815s] (I)       multiThreadingTA       : 1
[11/09 21:41:14    815s] (I)       blockedPinEscape       : 1
[11/09 21:41:14    815s] (I)       blkAwareLayerSwitching : 1
[11/09 21:41:14    815s] (I)       betterClockWireModeling: 1
[11/09 21:41:14    815s] (I)       congestionCleanMode    : 0
[11/09 21:41:14    815s] (I)       optimizationMode       : false
[11/09 21:41:14    815s] (I)       routeSecondPG          : false
[11/09 21:41:14    815s] (I)       punchThroughDistance   : 500.00
[11/09 21:41:14    815s] (I)       scenicBound            : 1.15
[11/09 21:41:14    815s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:41:14    815s] (I)       source-to-sink ratio   : 0.00
[11/09 21:41:14    815s] (I)       targetCongestionRatioH : 1.00
[11/09 21:41:14    815s] (I)       targetCongestionRatioV : 1.00
[11/09 21:41:14    815s] (I)       layerCongestionRatio   : 0.70
[11/09 21:41:14    815s] (I)       m1CongestionRatio      : 0.10
[11/09 21:41:14    815s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:41:14    815s] (I)       localRouteEffort       : 1.00
[11/09 21:41:14    815s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:41:14    815s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:41:14    815s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:41:14    815s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:41:14    815s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:41:14    815s] (I)       blockTrack             : 
[11/09 21:41:14    815s] (I)       routeVias              : 
[11/09 21:41:14    815s] (I)       readTROption           : true
[11/09 21:41:14    815s] (I)       extraSpacingFactor     : 1.00
[11/09 21:41:14    815s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:41:14    815s] (I)       routeSelectedNetsOnly  : false
[11/09 21:41:14    815s] (I)       before initializing RouteDB syMemory usage = 1909.8 MB
[11/09 21:41:14    815s] (I)       starting read tracks
[11/09 21:41:14    815s] (I)       build grid graph
[11/09 21:41:14    815s] (I)       build grid graph start
[11/09 21:41:14    815s] [NR-eGR] Layer1 has no routable track
[11/09 21:41:14    815s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:41:14    815s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:41:14    815s] (I)       build grid graph end
[11/09 21:41:14    815s] (I)       numViaLayers=2
[11/09 21:41:14    815s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:41:14    815s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:41:14    815s] (I)       end build via table
[11/09 21:41:14    815s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:41:14    815s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:41:14    815s] (I)       readDataFromPlaceDB
[11/09 21:41:14    815s] (I)       Read net information..
[11/09 21:41:14    815s] [NR-eGR] Read numTotalNets=704  numIgnoredNets=18
[11/09 21:41:14    815s] (I)       Read testcase time = 0.000 seconds
[11/09 21:41:14    815s] 
[11/09 21:41:14    815s] (I)       build grid graph start
[11/09 21:41:14    815s] (I)       build grid graph end
[11/09 21:41:14    815s] (I)       Model blockage into capacity
[11/09 21:41:14    815s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:41:14    815s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:41:14    815s] (I)       blocked area on Layer2 : 3392745570000  (3.09%)
[11/09 21:41:14    815s] (I)       blocked area on Layer3 : 1775168010000  (1.61%)
[11/09 21:41:14    815s] (I)       Modeling time = 0.030 seconds
[11/09 21:41:14    815s] 
[11/09 21:41:14    815s] (I)       totalPins=2283  totalGlobalPin=2155 (94.39%)
[11/09 21:41:14    815s] (I)       Number of ignored nets = 18
[11/09 21:41:14    815s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:41:14    815s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:41:14    815s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:41:14    815s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:41:14    815s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:41:14    815s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:41:14    815s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:41:14    815s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:41:14    815s] (I)       Number of two pin nets which has pins at the same location = 18.  Ignored: Yes
[11/09 21:41:14    815s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:41:14    815s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1909.8 MB
[11/09 21:41:14    815s] (I)       Layer1  viaCost=200.00
[11/09 21:41:14    815s] (I)       Layer2  viaCost=100.00
[11/09 21:41:14    815s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:41:14    815s] (I)       routing area        :  (0, 0) - (10488000, 10482000)
[11/09 21:41:14    815s] (I)       core area           :  (350400, 351000) - (10137600, 10131000)
[11/09 21:41:14    815s] (I)       Site Width          :  2400  (dbu)
[11/09 21:41:14    815s] (I)       Row Height          : 30000  (dbu)
[11/09 21:41:14    815s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:41:14    815s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:41:14    815s] (I)       grid                :   349   349     3
[11/09 21:41:14    815s] (I)       vertical capacity   :     0 30000     0
[11/09 21:41:14    815s] (I)       horizontal capacity :     0     0 30000
[11/09 21:41:14    815s] (I)       Default wire width  :   900   900  1500
[11/09 21:41:14    815s] (I)       Default wire space  :   900   900   900
[11/09 21:41:14    815s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:41:14    815s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:41:14    815s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:41:14    815s] (I)       Total num of tracks :     0  4370  3494
[11/09 21:41:14    815s] (I)       Num of masks        :     1     1     1
[11/09 21:41:14    815s] (I)       Num of trim masks   :     0     0     0
[11/09 21:41:14    815s] (I)       --------------------------------------------------------
[11/09 21:41:14    815s] 
[11/09 21:41:14    815s] [NR-eGR] ============ Routing rule table ============
[11/09 21:41:14    815s] [NR-eGR] Rule id 0. Nets 686 
[11/09 21:41:14    815s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:41:14    815s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:41:14    815s] [NR-eGR] ========================================
[11/09 21:41:14    815s] [NR-eGR] 
[11/09 21:41:14    815s] (I)       After initializing earlyGlobalRoute syMemory usage = 1914.6 MB
[11/09 21:41:14    815s] (I)       Loading and dumping file time : 0.03 seconds
[11/09 21:41:14    815s] (I)       ============= Initialization =============
[11/09 21:41:14    815s] (I)       total 2D Cap : 2715343 = (1209762 H, 1505581 V)
[11/09 21:41:14    815s] [NR-eGR] Layer group 1: route 686 net(s) in layer range [2, 3]
[11/09 21:41:14    815s] (I)       ============  Phase 1a Route ============
[11/09 21:41:14    815s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:41:14    815s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[11/09 21:41:14    815s] (I)       Usage: 6665 = (3469 H, 3196 V) = (0.29% H, 0.21% V) = (1.041e+05um H, 9.588e+04um V)
[11/09 21:41:14    815s] (I)       
[11/09 21:41:14    815s] (I)       ============  Phase 1b Route ============
[11/09 21:41:14    815s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:41:14    815s] (I)       Usage: 6665 = (3469 H, 3196 V) = (0.29% H, 0.21% V) = (1.041e+05um H, 9.588e+04um V)
[11/09 21:41:14    815s] (I)       
[11/09 21:41:14    815s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.999500e+05um
[11/09 21:41:14    815s] (I)       ============  Phase 1c Route ============
[11/09 21:41:14    815s] (I)       Usage: 6665 = (3469 H, 3196 V) = (0.29% H, 0.21% V) = (1.041e+05um H, 9.588e+04um V)
[11/09 21:41:14    815s] (I)       
[11/09 21:41:14    815s] (I)       ============  Phase 1d Route ============
[11/09 21:41:14    815s] (I)       Usage: 6665 = (3469 H, 3196 V) = (0.29% H, 0.21% V) = (1.041e+05um H, 9.588e+04um V)
[11/09 21:41:14    815s] (I)       
[11/09 21:41:14    815s] (I)       ============  Phase 1e Route ============
[11/09 21:41:14    815s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:41:14    815s] (I)       Usage: 6665 = (3469 H, 3196 V) = (0.29% H, 0.21% V) = (1.041e+05um H, 9.588e+04um V)
[11/09 21:41:14    815s] (I)       
[11/09 21:41:14    815s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.999500e+05um
[11/09 21:41:14    815s] [NR-eGR] 
[11/09 21:41:14    815s] (I)       ============  Phase 1l Route ============
[11/09 21:41:14    815s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:41:14    815s] (I)       Total Global Routing Runtime: 0.02 seconds
[11/09 21:41:14    815s] (I)       total 2D Cap : 2715723 = (1209850 H, 1505873 V)
[11/09 21:41:14    815s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:41:14    815s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:41:14    815s] (I)       ============= track Assignment ============
[11/09 21:41:14    815s] (I)       extract Global 3D Wires
[11/09 21:41:14    815s] (I)       Extract Global WL : time=0.00
[11/09 21:41:14    815s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:41:14    815s] (I)       Initialization real time=0.00 seconds
[11/09 21:41:14    815s] (I)       Kernel real time=0.01 seconds
[11/09 21:41:14    815s] (I)       End Greedy Track Assignment
[11/09 21:41:14    815s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2267
[11/09 21:41:14    815s] [NR-eGR] Layer2(metal2)(V) length: 9.983790e+04um, number of vias: 3355
[11/09 21:41:14    815s] [NR-eGR] Layer3(metal3)(H) length: 1.064232e+05um, number of vias: 0
[11/09 21:41:14    815s] [NR-eGR] Total length: 2.062611e+05um, number of vias: 5622
[11/09 21:41:14    815s] [NR-eGR] End Peak syMemory usage = 1887.6 MB
[11/09 21:41:14    815s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[11/09 21:41:14    815s] Extraction called for design 'layout_lab_design' of instances=700 and nets=716 using extraction engine 'preRoute' .
[11/09 21:41:14    815s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:14    815s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:14    815s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:14    815s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:14    815s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:14    815s]       RC Corner Indexes            0   
[11/09 21:41:14    815s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:14    815s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:14    815s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:14    815s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:14    815s] Shrink Factor                : 1.00000
[11/09 21:41:14    815s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:14    815s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:14    815s] Using capacitance table file ...
[11/09 21:41:14    815s] Updating RC grid for preRoute extraction ...
[11/09 21:41:14    815s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:14    815s] Initializing multi-corner resistance tables ...
[11/09 21:41:14    815s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1887.555M)
[11/09 21:41:14    815s] Compute RC Scale Done ...
[11/09 21:41:14    815s] #################################################################################
[11/09 21:41:14    815s] # Design Stage: PreRoute
[11/09 21:41:14    815s] # Design Name: layout_lab_design
[11/09 21:41:14    815s] # Design Mode: 90nm
[11/09 21:41:14    815s] # Analysis Mode: MMMC OCV 
[11/09 21:41:14    815s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:14    815s] # Signoff Settings: SI Off 
[11/09 21:41:14    815s] #################################################################################
[11/09 21:41:14    815s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:14    815s] Calculate early delays in OCV mode...
[11/09 21:41:14    815s] Calculate late delays in OCV mode...
[11/09 21:41:14    815s] Topological Sorting (CPU = 0:00:00.0, MEM = 1942.8M, InitMEM = 1942.8M)
[11/09 21:41:15    815s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:15    815s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:15    815s] Total number of fetched objects 704
[11/09 21:41:15    815s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:15    815s] End delay calculation. (MEM=1934.98 CPU=0:00:00.4 REAL=0:00:01.0)
[11/09 21:41:15    815s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1935.0M) ***
[11/09 21:41:15    815s] Begin: GigaOpt postEco DRV Optimization
[11/09 21:41:15    815s] Info: 16 io nets excluded
[11/09 21:41:15    815s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:15    815s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:15    815s] ### Creating PhyDesignMc. totSessionCpu=0:13:36 mem=1935.0M
[11/09 21:41:15    815s] Core basic site is core
[11/09 21:41:15    815s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:15    815s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:36 mem=1935.0M
[11/09 21:41:15    815s] ### Creating LA Mngr. totSessionCpu=0:13:36 mem=1935.0M
[11/09 21:41:15    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:36 mem=1935.0M
[11/09 21:41:15    815s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:15    815s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:41:15    815s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:15    815s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:41:15    815s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:15    815s] Info: violation cost 0.030217 (cap = 0.030217, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:15    815s] |     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 3.85 |          0|          0|          0|   0.34  |            |           |
[11/09 21:41:15    815s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:15    815s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.85 |          3|          0|          0|   0.34  |   0:00:00.0|    2026.6M|
[11/09 21:41:15    815s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:15    815s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.85 |          0|          0|          0|   0.34  |   0:00:00.0|    2026.6M|
[11/09 21:41:15    815s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:15    815s] 
[11/09 21:41:15    815s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2026.6M) ***
[11/09 21:41:15    815s] 
[11/09 21:41:15    815s] *** Starting refinePlace (0:13:36 mem=2042.6M) ***
[11/09 21:41:15    815s] Total net bbox length = 1.823e+05 (9.519e+04 8.710e+04) (ext = 8.047e+04)
[11/09 21:41:15    815s] Starting refinePlace ...
[11/09 21:41:15    815s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:15    815s] Move report: legalization moves 33 insts, mean move: 8.07 um, max move: 37.20 um
[11/09 21:41:15    815s] 	Max move on inst (I0/LD/FE_OFC318_nn_rst): (7675.20, 1041.00) --> (7682.40, 1011.00)
[11/09 21:41:15    815s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2042.6MB) @(0:13:36 - 0:13:36).
[11/09 21:41:15    815s] Move report: Detail placement moves 33 insts, mean move: 8.07 um, max move: 37.20 um
[11/09 21:41:15    815s] 	Max move on inst (I0/LD/FE_OFC318_nn_rst): (7675.20, 1041.00) --> (7682.40, 1011.00)
[11/09 21:41:15    815s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2042.6MB
[11/09 21:41:15    815s] Statistics of distance of Instance movement in refine placement:
[11/09 21:41:15    815s]   maximum (X+Y) =        37.20 um
[11/09 21:41:15    815s]   inst (I0/LD/FE_OFC318_nn_rst) with max move: (7675.2, 1041) -> (7682.4, 1011)
[11/09 21:41:15    815s]   mean    (X+Y) =         8.07 um
[11/09 21:41:15    815s] Summary Report:
[11/09 21:41:15    815s] Instances move: 33 (out of 679 movable)
[11/09 21:41:15    815s] Instances flipped: 0
[11/09 21:41:15    815s] Mean displacement: 8.07 um
[11/09 21:41:15    815s] Max displacement: 37.20 um (Instance: I0/LD/FE_OFC318_nn_rst) (7675.2, 1041) -> (7682.4, 1011)
[11/09 21:41:15    815s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[11/09 21:41:15    815s] Total instances moved : 33
[11/09 21:41:15    815s] Total net bbox length = 1.825e+05 (9.532e+04 8.716e+04) (ext = 8.046e+04)
[11/09 21:41:15    815s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2042.6MB
[11/09 21:41:15    815s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2042.6MB) @(0:13:36 - 0:13:36).
[11/09 21:41:15    815s] *** Finished refinePlace (0:13:36 mem=2042.6M) ***
[11/09 21:41:15    815s] *** maximum move = 37.20 um ***
[11/09 21:41:15    815s] *** Finished re-routing un-routed nets (2042.6M) ***
[11/09 21:41:15    815s] 
[11/09 21:41:15    815s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2042.6M) ***
[11/09 21:41:15    815s] End: GigaOpt postEco DRV Optimization
[11/09 21:41:15    815s] **INFO: Flow update: Design timing is met.
[11/09 21:41:15    815s] **INFO: Flow update: Design timing is met.
[11/09 21:41:15    815s] **INFO: Flow update: Design timing is met.
[11/09 21:41:15    815s] *** Steiner Routed Nets: 2.546%; Threshold: 100; Threshold for Hold: 100
[11/09 21:41:15    815s] Start to check current routing status for nets...
[11/09 21:41:15    815s] Using hname+ instead name for net compare
[11/09 21:41:15    815s] All nets are already routed correctly.
[11/09 21:41:15    815s] End to check current routing status for nets (mem=2023.5M)
[11/09 21:41:15    815s] doiPBLastSyncSlave
[11/09 21:41:15    815s] Extraction called for design 'layout_lab_design' of instances=703 and nets=719 using extraction engine 'preRoute' .
[11/09 21:41:15    815s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:15    815s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:15    815s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:15    815s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:15    815s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:15    815s]       RC Corner Indexes            0   
[11/09 21:41:15    815s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:15    815s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:15    815s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:15    815s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:15    815s] Shrink Factor                : 1.00000
[11/09 21:41:15    815s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:15    815s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:15    815s] Using capacitance table file ...
[11/09 21:41:15    815s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:15    815s] Initializing multi-corner resistance tables ...
[11/09 21:41:15    815s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1886.812M)
[11/09 21:41:15    815s] *** Steiner Routed Nets: 2.546%; Threshold: 100; Threshold for Hold: 100
[11/09 21:41:15    815s] ### Creating LA Mngr. totSessionCpu=0:13:36 mem=1886.8M
[11/09 21:41:15    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:36 mem=1886.8M
[11/09 21:41:15    815s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:41:15    815s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:41:15    815s] [PSP] Initial Peak syMemory usage = 1886.8 MB
[11/09 21:41:15    815s] (I)       Reading DB...
[11/09 21:41:15    815s] (I)       congestionReportName   : 
[11/09 21:41:15    815s] (I)       layerRangeFor2DCongestion : 
[11/09 21:41:15    815s] (I)       buildTerm2TermWires    : 1
[11/09 21:41:15    815s] (I)       doTrackAssignment      : 1
[11/09 21:41:15    815s] (I)       dumpBookshelfFiles     : 0
[11/09 21:41:15    815s] (I)       numThreads             : 1
[11/09 21:41:15    815s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:41:15    815s] (I)       honorPin               : false
[11/09 21:41:15    815s] (I)       honorPinGuide          : true
[11/09 21:41:15    815s] (I)       honorPartition         : false
[11/09 21:41:15    815s] (I)       allowPartitionCrossover: false
[11/09 21:41:15    815s] (I)       honorSingleEntry       : true
[11/09 21:41:15    815s] (I)       honorSingleEntryStrong : true
[11/09 21:41:15    815s] (I)       handleViaSpacingRule   : false
[11/09 21:41:15    815s] (I)       handleEolSpacingRule   : false
[11/09 21:41:15    815s] (I)       PDConstraint           : none
[11/09 21:41:15    815s] (I)       expBetterNDRHandling   : false
[11/09 21:41:15    815s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:41:15    815s] (I)       routingEffortLevel     : 3
[11/09 21:41:15    815s] (I)       effortLevel            : standard
[11/09 21:41:15    815s] [NR-eGR] minRouteLayer          : 2
[11/09 21:41:15    815s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:41:15    815s] (I)       numRowsPerGCell        : 1
[11/09 21:41:15    815s] (I)       speedUpLargeDesign     : 0
[11/09 21:41:15    815s] (I)       speedUpBlkViolationClean: 1
[11/09 21:41:15    815s] (I)       multiThreadingTA       : 1
[11/09 21:41:15    815s] (I)       blockedPinEscape       : 1
[11/09 21:41:15    815s] (I)       blkAwareLayerSwitching : 1
[11/09 21:41:15    815s] (I)       betterClockWireModeling: 1
[11/09 21:41:15    815s] (I)       congestionCleanMode    : 0
[11/09 21:41:15    815s] (I)       optimizationMode       : false
[11/09 21:41:15    815s] (I)       routeSecondPG          : false
[11/09 21:41:15    815s] (I)       punchThroughDistance   : 500.00
[11/09 21:41:15    815s] (I)       scenicBound            : 1.15
[11/09 21:41:15    815s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:41:15    815s] (I)       source-to-sink ratio   : 0.00
[11/09 21:41:15    815s] (I)       targetCongestionRatioH : 1.00
[11/09 21:41:15    815s] (I)       targetCongestionRatioV : 1.00
[11/09 21:41:15    815s] (I)       layerCongestionRatio   : 0.70
[11/09 21:41:15    815s] (I)       m1CongestionRatio      : 0.10
[11/09 21:41:15    815s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:41:15    815s] (I)       localRouteEffort       : 1.00
[11/09 21:41:15    815s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:41:15    815s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:41:15    815s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:41:15    815s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:41:15    815s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:41:15    815s] (I)       blockTrack             : 
[11/09 21:41:15    815s] (I)       routeVias              : 
[11/09 21:41:15    815s] (I)       readTROption           : true
[11/09 21:41:15    815s] (I)       extraSpacingFactor     : 1.00
[11/09 21:41:15    815s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:41:15    815s] (I)       routeSelectedNetsOnly  : false
[11/09 21:41:15    815s] (I)       before initializing RouteDB syMemory usage = 1886.8 MB
[11/09 21:41:15    815s] (I)       starting read tracks
[11/09 21:41:15    815s] (I)       build grid graph
[11/09 21:41:15    815s] (I)       build grid graph start
[11/09 21:41:15    815s] [NR-eGR] Layer1 has no routable track
[11/09 21:41:15    815s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:41:15    815s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:41:15    815s] (I)       build grid graph end
[11/09 21:41:15    815s] (I)       numViaLayers=2
[11/09 21:41:15    815s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:41:15    815s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:41:15    815s] (I)       end build via table
[11/09 21:41:15    815s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:41:15    815s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:41:15    815s] (I)       readDataFromPlaceDB
[11/09 21:41:15    815s] (I)       Read net information..
[11/09 21:41:15    815s] [NR-eGR] Read numTotalNets=707  numIgnoredNets=16
[11/09 21:41:15    815s] (I)       Read testcase time = 0.000 seconds
[11/09 21:41:15    815s] 
[11/09 21:41:15    815s] (I)       build grid graph start
[11/09 21:41:15    815s] (I)       build grid graph end
[11/09 21:41:15    815s] (I)       Model blockage into capacity
[11/09 21:41:15    815s] (I)       Read numBlocks=1542  numPreroutedWires=0  numCapScreens=0
[11/09 21:41:15    816s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:41:15    816s] (I)       blocked area on Layer2 : 3392745570000  (3.09%)
[11/09 21:41:15    816s] (I)       blocked area on Layer3 : 1775168010000  (1.61%)
[11/09 21:41:15    816s] (I)       Modeling time = 0.020 seconds
[11/09 21:41:15    816s] 
[11/09 21:41:15    816s] (I)       totalPins=2293  totalGlobalPin=2172 (94.72%)
[11/09 21:41:15    816s] (I)       Number of ignored nets = 16
[11/09 21:41:15    816s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:41:15    816s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:41:15    816s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:41:15    816s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:41:15    816s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:41:15    816s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:41:15    816s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:41:15    816s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:41:15    816s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:41:15    816s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:41:15    816s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1886.8 MB
[11/09 21:41:15    816s] (I)       Layer1  viaCost=200.00
[11/09 21:41:15    816s] (I)       Layer2  viaCost=100.00
[11/09 21:41:15    816s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:41:15    816s] (I)       routing area        :  (0, 0) - (10488000, 10482000)
[11/09 21:41:15    816s] (I)       core area           :  (350400, 351000) - (10137600, 10131000)
[11/09 21:41:15    816s] (I)       Site Width          :  2400  (dbu)
[11/09 21:41:15    816s] (I)       Row Height          : 30000  (dbu)
[11/09 21:41:15    816s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:41:15    816s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:41:15    816s] (I)       grid                :   349   349     3
[11/09 21:41:15    816s] (I)       vertical capacity   :     0 30000     0
[11/09 21:41:15    816s] (I)       horizontal capacity :     0     0 30000
[11/09 21:41:15    816s] (I)       Default wire width  :   900   900  1500
[11/09 21:41:15    816s] (I)       Default wire space  :   900   900   900
[11/09 21:41:15    816s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:41:15    816s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:41:15    816s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:41:15    816s] (I)       Total num of tracks :     0  4370  3494
[11/09 21:41:15    816s] (I)       Num of masks        :     1     1     1
[11/09 21:41:15    816s] (I)       Num of trim masks   :     0     0     0
[11/09 21:41:15    816s] (I)       --------------------------------------------------------
[11/09 21:41:15    816s] 
[11/09 21:41:15    816s] [NR-eGR] ============ Routing rule table ============
[11/09 21:41:15    816s] [NR-eGR] Rule id 0. Nets 691 
[11/09 21:41:15    816s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:41:15    816s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:41:15    816s] [NR-eGR] ========================================
[11/09 21:41:15    816s] [NR-eGR] 
[11/09 21:41:15    816s] (I)       After initializing earlyGlobalRoute syMemory usage = 1891.7 MB
[11/09 21:41:15    816s] (I)       Loading and dumping file time : 0.04 seconds
[11/09 21:41:15    816s] (I)       ============= Initialization =============
[11/09 21:41:15    816s] (I)       total 2D Cap : 2715343 = (1209762 H, 1505581 V)
[11/09 21:41:15    816s] [NR-eGR] Layer group 1: route 691 net(s) in layer range [2, 3]
[11/09 21:41:15    816s] (I)       ============  Phase 1a Route ============
[11/09 21:41:15    816s] (I)       Phase 1a runs 0.01 seconds
[11/09 21:41:15    816s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[11/09 21:41:15    816s] (I)       Usage: 6675 = (3480 H, 3195 V) = (0.29% H, 0.21% V) = (1.044e+05um H, 9.585e+04um V)
[11/09 21:41:15    816s] (I)       
[11/09 21:41:15    816s] (I)       ============  Phase 1b Route ============
[11/09 21:41:15    816s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:41:15    816s] (I)       Usage: 6675 = (3480 H, 3195 V) = (0.29% H, 0.21% V) = (1.044e+05um H, 9.585e+04um V)
[11/09 21:41:15    816s] (I)       
[11/09 21:41:15    816s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.002500e+05um
[11/09 21:41:15    816s] (I)       ============  Phase 1c Route ============
[11/09 21:41:15    816s] (I)       Usage: 6675 = (3480 H, 3195 V) = (0.29% H, 0.21% V) = (1.044e+05um H, 9.585e+04um V)
[11/09 21:41:15    816s] (I)       
[11/09 21:41:15    816s] (I)       ============  Phase 1d Route ============
[11/09 21:41:15    816s] (I)       Usage: 6675 = (3480 H, 3195 V) = (0.29% H, 0.21% V) = (1.044e+05um H, 9.585e+04um V)
[11/09 21:41:15    816s] (I)       
[11/09 21:41:15    816s] (I)       ============  Phase 1e Route ============
[11/09 21:41:15    816s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:41:15    816s] (I)       Usage: 6675 = (3480 H, 3195 V) = (0.29% H, 0.21% V) = (1.044e+05um H, 9.585e+04um V)
[11/09 21:41:15    816s] (I)       
[11/09 21:41:15    816s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.002500e+05um
[11/09 21:41:15    816s] [NR-eGR] 
[11/09 21:41:15    816s] (I)       ============  Phase 1l Route ============
[11/09 21:41:15    816s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:41:15    816s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/09 21:41:15    816s] (I)       total 2D Cap : 2715723 = (1209850 H, 1505873 V)
[11/09 21:41:15    816s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:41:15    816s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:41:15    816s] (I)       ============= track Assignment ============
[11/09 21:41:15    816s] (I)       extract Global 3D Wires
[11/09 21:41:15    816s] (I)       Extract Global WL : time=0.00
[11/09 21:41:15    816s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:41:15    816s] (I)       Initialization real time=0.00 seconds
[11/09 21:41:15    816s] (I)       Kernel real time=0.01 seconds
[11/09 21:41:15    816s] (I)       End Greedy Track Assignment
[11/09 21:41:15    816s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2277
[11/09 21:41:15    816s] [NR-eGR] Layer2(metal2)(V) length: 9.987090e+04um, number of vias: 3434
[11/09 21:41:15    816s] [NR-eGR] Layer3(metal3)(H) length: 1.066392e+05um, number of vias: 0
[11/09 21:41:15    816s] [NR-eGR] Total length: 2.065101e+05um, number of vias: 5711
[11/09 21:41:15    816s] [NR-eGR] End Peak syMemory usage = 1886.8 MB
[11/09 21:41:15    816s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[11/09 21:41:15    816s] Extraction called for design 'layout_lab_design' of instances=703 and nets=719 using extraction engine 'preRoute' .
[11/09 21:41:15    816s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:15    816s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:15    816s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:15    816s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:15    816s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:15    816s]       RC Corner Indexes            0   
[11/09 21:41:15    816s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:15    816s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:15    816s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:15    816s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:15    816s] Shrink Factor                : 1.00000
[11/09 21:41:15    816s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:15    816s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:15    816s] Using capacitance table file ...
[11/09 21:41:15    816s] Updating RC grid for preRoute extraction ...
[11/09 21:41:15    816s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:15    816s] Initializing multi-corner resistance tables ...
[11/09 21:41:15    816s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1886.812M)
[11/09 21:41:15    816s] Compute RC Scale Done ...
[11/09 21:41:15    816s] WARN: Correct the flow
[11/09 21:41:15    816s] #################################################################################
[11/09 21:41:15    816s] # Design Stage: PreRoute
[11/09 21:41:15    816s] # Design Name: layout_lab_design
[11/09 21:41:15    816s] # Design Mode: 90nm
[11/09 21:41:15    816s] # Analysis Mode: MMMC OCV 
[11/09 21:41:15    816s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:15    816s] # Signoff Settings: SI Off 
[11/09 21:41:15    816s] #################################################################################
[11/09 21:41:15    816s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:15    816s] Calculate early delays in OCV mode...
[11/09 21:41:15    816s] Calculate late delays in OCV mode...
[11/09 21:41:15    816s] Topological Sorting (CPU = 0:00:00.0, MEM = 1942.0M, InitMEM = 1942.0M)
[11/09 21:41:15    816s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:15    816s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:15    816s] Total number of fetched objects 707
[11/09 21:41:15    816s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:15    816s] End delay calculation. (MEM=1934.98 CPU=0:00:00.3 REAL=0:00:00.0)
[11/09 21:41:15    816s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1935.0M) ***
[11/09 21:41:15    816s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1877.8M, totSessionCpu=0:13:36 **
[11/09 21:41:15    816s] *** Finished optDesign ***
[11/09 21:41:15    816s] 
[11/09 21:41:15    816s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.9 real=0:00:04.9)
[11/09 21:41:15    816s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:41:15    816s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:41:15    816s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:41:15    816s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:41:15    816s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/09 21:41:15    816s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/09 21:41:15    816s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:41:15    816s] *** Starting "NanoPlace(TM) placement v#1 (mem=1855.5M)" ...
[11/09 21:41:15    816s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[11/09 21:41:15    816s] #std cell=679 (0 fixed + 679 movable) #block=0 (0 floating + 0 preplaced)
[11/09 21:41:15    816s] #ioInst=24 #net=707 #term=2325 #term/net=3.29, #fixedIo=24, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:41:15    816s] stdCell: 679 single + 0 double + 0 multi
[11/09 21:41:15    816s] Total standard cell length = 10.7928 (mm), area = 0.3238 (mm^2)
[11/09 21:41:15    816s] Core basic site is core
[11/09 21:41:15    816s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:15    816s] Apply auto density screen in pre-place stage.
[11/09 21:41:16    816s] Auto density screen increases utilization from 0.003 to 0.003
[11/09 21:41:16    816s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1855.5M
[11/09 21:41:16    816s] Average module density = 0.003.
[11/09 21:41:16    816s] Density for the design = 0.003.
[11/09 21:41:16    816s]        = stdcell_area 4497 sites (323784 um^2) / alloc_area 1321448 sites (95144227 um^2).
[11/09 21:41:16    816s] Pin Density = 0.001749.
[11/09 21:41:16    816s]             = total # of pins 2325 / total area 1329428.
[11/09 21:41:16    816s] Initial padding reaches pin density 0.410 for top
[11/09 21:41:16    816s] Initial padding increases density from 0.003 to 0.006 for top
[11/09 21:41:16    816s] === lastAutoLevel = 10 
[11/09 21:41:16    816s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/09 21:41:16    816s] Iteration  1: Total net bbox = 1.849e+05 (9.89e+04 8.60e+04)
[11/09 21:41:16    816s]               Est.  stn bbox = 2.306e+05 (1.19e+05 1.11e+05)
[11/09 21:41:16    816s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1855.5M
[11/09 21:41:16    817s] Iteration  8: Total net bbox = 1.612e+05 (8.47e+04 7.66e+04)
[11/09 21:41:16    817s]               Est.  stn bbox = 2.047e+05 (1.04e+05 1.01e+05)
[11/09 21:41:16    817s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:16    817s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:16    817s] Congestion driven padding in post-place stage.
[11/09 21:41:16    817s] Congestion driven padding increases utilization from 0.006 to 0.006
[11/09 21:41:16    817s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:16    817s] Iteration  9: Total net bbox = 1.635e+05 (8.67e+04 7.69e+04)
[11/09 21:41:16    817s]               Est.  stn bbox = 2.071e+05 (1.06e+05 1.01e+05)
[11/09 21:41:16    817s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:16    817s] Iteration 10: Total net bbox = 1.635e+05 (8.67e+04 7.69e+04)
[11/09 21:41:16    817s]               Est.  stn bbox = 2.071e+05 (1.06e+05 1.01e+05)
[11/09 21:41:16    817s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:17    817s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:17    817s] Congestion driven padding in post-place stage.
[11/09 21:41:17    817s] Congestion driven padding increases utilization from 0.006 to 0.006
[11/09 21:41:17    817s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:17    818s] Iteration 11: Total net bbox = 1.684e+05 (9.03e+04 7.82e+04)
[11/09 21:41:17    818s]               Est.  stn bbox = 2.136e+05 (1.11e+05 1.03e+05)
[11/09 21:41:17    818s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1871.6M
[11/09 21:41:17    818s] Iteration 12: Total net bbox = 1.684e+05 (9.03e+04 7.82e+04)
[11/09 21:41:17    818s]               Est.  stn bbox = 2.136e+05 (1.11e+05 1.03e+05)
[11/09 21:41:17    818s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:22    822s] Iteration 13: Total net bbox = 1.892e+05 (1.02e+05 8.71e+04)
[11/09 21:41:22    822s]               Est.  stn bbox = 2.358e+05 (1.23e+05 1.12e+05)
[11/09 21:41:22    822s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 1871.6M
[11/09 21:41:22    822s] Iteration 14: Total net bbox = 1.892e+05 (1.02e+05 8.71e+04)
[11/09 21:41:22    822s]               Est.  stn bbox = 2.358e+05 (1.23e+05 1.12e+05)
[11/09 21:41:22    822s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:22    822s] Iteration 15: Total net bbox = 1.892e+05 (1.02e+05 8.71e+04)
[11/09 21:41:22    822s]               Est.  stn bbox = 2.358e+05 (1.23e+05 1.12e+05)
[11/09 21:41:22    822s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.6M
[11/09 21:41:22    822s] *** cost = 1.892e+05 (1.02e+05 8.71e+04) (cpu for global=0:00:06.1) real=0:00:06.0***
[11/09 21:41:22    822s] Core Placement runtime cpu: 0:00:05.8 real: 0:00:06.0
[11/09 21:41:22    822s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:41:22    822s] Type 'man IMPSP-9025' for more detail.
[11/09 21:41:22    822s] #spOpts: mergeVia=F 
[11/09 21:41:22    822s] Core basic site is core
[11/09 21:41:22    822s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:22    822s] *** Starting refinePlace (0:13:43 mem=1871.6M) ***
[11/09 21:41:22    822s] Total net bbox length = 1.892e+05 (1.021e+05 8.711e+04) (ext = 8.085e+04)
[11/09 21:41:22    822s] Starting refinePlace ...
[11/09 21:41:22    822s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:22    822s] default core: bins with density >  0.75 =    0 % ( 0 / 1089 )
[11/09 21:41:22    822s] Density distribution unevenness ratio = 98.434%
[11/09 21:41:22    822s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:41:22    822s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1871.6MB) @(0:13:43 - 0:13:43).
[11/09 21:41:22    822s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:22    822s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:41:22    822s] Placement tweakage begins.
[11/09 21:41:22    822s] wire length = 2.145e+05
[11/09 21:41:22    822s] wire length = 2.099e+05
[11/09 21:41:22    822s] Placement tweakage ends.
[11/09 21:41:22    822s] Move report: tweak moves 25 insts, mean move: 40.89 um, max move: 91.81 um
[11/09 21:41:22    822s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16): (7242.56, 751.51) --> (7218.63, 819.39)
[11/09 21:41:22    822s] Move report: legalization moves 679 insts, mean move: 14.80 um, max move: 40.58 um
[11/09 21:41:22    822s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2]): (7774.58, 950.55) --> (7785.60, 921.00)
[11/09 21:41:22    822s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1871.6MB) @(0:13:43 - 0:13:43).
[11/09 21:41:22    822s] Move report: Detail placement moves 679 insts, mean move: 15.98 um, max move: 75.42 um
[11/09 21:41:22    822s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41): (7246.03, 811.19) --> (7240.80, 741.00)
[11/09 21:41:22    822s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1871.6MB
[11/09 21:41:22    822s] Statistics of distance of Instance movement in refine placement:
[11/09 21:41:22    822s]   maximum (X+Y) =        75.42 um
[11/09 21:41:22    822s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41) with max move: (7246.03, 811.189) -> (7240.8, 741)
[11/09 21:41:22    822s]   mean    (X+Y) =        15.98 um
[11/09 21:41:22    822s] Total instances flipped for WireLenOpt: 39
[11/09 21:41:22    822s] Summary Report:
[11/09 21:41:22    822s] Instances move: 679 (out of 679 movable)
[11/09 21:41:22    822s] Instances flipped: 0
[11/09 21:41:22    822s] Mean displacement: 15.98 um
[11/09 21:41:22    822s] Max displacement: 75.42 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41) (7246.03, 811.189) -> (7240.8, 741)
[11/09 21:41:22    822s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: OR2X1
[11/09 21:41:22    822s] Total instances moved : 679
[11/09 21:41:22    822s] Total net bbox length = 1.852e+05 (9.830e+04 8.687e+04) (ext = 8.074e+04)
[11/09 21:41:22    822s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1871.6MB
[11/09 21:41:22    822s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1871.6MB) @(0:13:43 - 0:13:43).
[11/09 21:41:22    822s] *** Finished refinePlace (0:13:43 mem=1871.6M) ***
[11/09 21:41:22    822s] *** End of Placement (cpu=0:00:06.4, real=0:00:07.0, mem=1871.6M) ***
[11/09 21:41:22    822s] #spOpts: mergeVia=F 
[11/09 21:41:22    822s] Core basic site is core
[11/09 21:41:22    822s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:22    822s] default core: bins with density >  0.75 =    0 % ( 0 / 1089 )
[11/09 21:41:22    822s] Density distribution unevenness ratio = 98.461%
[11/09 21:41:22    822s] *** Finishing placeDesign concurrent flow ***
[11/09 21:41:22    822s] **placeDesign ... cpu = 0: 0:21, real = 0: 0:21, mem = 1839.5M **
[11/09 21:41:22    822s] Command spTest is not supported.
[11/09 21:41:22    822s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:41:22    822s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:41:22    822s] 
[11/09 21:41:22    822s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:41:22    822s] Severity  ID               Count  Summary                                  
[11/09 21:41:22    822s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/09 21:41:22    822s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/09 21:41:22    822s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/09 21:41:22    822s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:41:22    822s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/09 21:41:22    822s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/09 21:41:22    822s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/09 21:41:22    822s] *** Message Summary: 12 warning(s), 0 error(s)
[11/09 21:41:22    822s] 
[11/09 21:41:22    822s] <CMD> checkPlace
[11/09 21:41:22    822s] Core basic site is core
[11/09 21:41:22    822s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:22    822s] Begin checking placement ... (start mem=1839.5M, init mem=1839.5M)
[11/09 21:41:22    822s] *info: Placed = 679           
[11/09 21:41:22    822s] *info: Unplaced = 0           
[11/09 21:41:22    822s] Placement Density:0.34%(323784/95718816)
[11/09 21:41:22    822s] Placement Density (including fixed std cells):0.34%(323784/95718816)
[11/09 21:41:22    823s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1839.5M)
[11/09 21:41:22    823s] <CMD> sroute
[11/09 21:41:22    823s] #- Begin sroute (date=11/09 21:41:22, mem=1839.5M)
[11/09 21:41:22    823s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:41:22 2019 ***
[11/09 21:41:22    823s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:41:22    823s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Begin option processing ...
[11/09 21:41:22    823s] srouteConnectPowerBump set to false
[11/09 21:41:22    823s] routeSpecial set to true
[11/09 21:41:22    823s] srouteConnectConverterPin set to false
[11/09 21:41:22    823s] srouteFollowCorePinEnd set to 3
[11/09 21:41:22    823s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:41:22    823s] sroutePadPinAllPorts set to true
[11/09 21:41:22    823s] sroutePreserveExistingRoutes set to true
[11/09 21:41:22    823s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:41:22    823s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2951.00 megs.
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Reading DB technology information...
[11/09 21:41:22    823s] Finished reading DB technology information.
[11/09 21:41:22    823s] Reading floorplan and netlist information...
[11/09 21:41:22    823s] Finished reading floorplan and netlist information.
[11/09 21:41:22    823s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:41:22    823s] Read in 38 macros, 25 used
[11/09 21:41:22    823s] Read in 703 components
[11/09 21:41:22    823s]   679 core components: 0 unplaced, 679 placed, 0 fixed
[11/09 21:41:22    823s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:41:22    823s] Read in 16 logical pins
[11/09 21:41:22    823s] Read in 16 nets
[11/09 21:41:22    823s] Read in 2 special nets, 2 routed
[11/09 21:41:22    823s] Read in 1366 terminals
[11/09 21:41:22    823s] Begin power routing ...
[11/09 21:41:22    823s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:41:22    823s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:41:22    823s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:41:22    823s] CPU time for FollowPin 0 seconds
[11/09 21:41:22    823s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:41:22    823s] CPU time for FollowPin 0 seconds
[11/09 21:41:22    823s]   Number of IO ports routed: 8
[11/09 21:41:22    823s]   Number of Block ports routed: 0
[11/09 21:41:22    823s]   Number of Stripe ports routed: 0
[11/09 21:41:22    823s]   Number of Core ports routed: 654
[11/09 21:41:22    823s]   Number of Pad ports routed: 0
[11/09 21:41:22    823s]   Number of Power Bump ports routed: 0
[11/09 21:41:22    823s]   Number of Followpin connections: 327
[11/09 21:41:22    823s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2951.00 megs.
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s]  Begin updating DB with routing results ...
[11/09 21:41:22    823s]  Updating DB with 24 via definition ...
[11/09 21:41:22    823s] 
sroute post-processing starts at Sat Nov  9 21:41:22 2019
The viaGen is rebuilding shadow vias for net gnd.
[11/09 21:41:22    823s] sroute post-processing ends at Sat Nov  9 21:41:22 2019

sroute post-processing starts at Sat Nov  9 21:41:22 2019
The viaGen is rebuilding shadow vias for net vdd.
[11/09 21:41:22    823s] sroute post-processing ends at Sat Nov  9 21:41:22 2019
sroute created 995 wires.
[11/09 21:41:22    823s] ViaGen created 662 vias and deleted 0 via to avoid violation.
[11/09 21:41:22    823s] +--------+----------------+----------------+
[11/09 21:41:22    823s] |  Layer |     Created    |     Deleted    |
[11/09 21:41:22    823s] +--------+----------------+----------------+
[11/09 21:41:22    823s] | metal1 |       991      |       NA       |
[11/09 21:41:22    823s] |   via  |       660      |        0       |
[11/09 21:41:22    823s] | metal2 |        3       |       NA       |
[11/09 21:41:22    823s] |  via2  |        2       |        0       |
[11/09 21:41:22    823s] | metal3 |        1       |       NA       |
[11/09 21:41:22    823s] +--------+----------------+----------------+
[11/09 21:41:22    823s] #- End sroute (date=11/09 21:41:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1841.8M, current mem=1841.8M)
[11/09 21:41:22    823s] <CMD> trialRoute
[11/09 21:41:22    823s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:22    823s] Set wireMPool w/ noThreadCheck
[11/09 21:41:22    823s] *** Starting trialRoute (mem=1839.5M) ***
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Using hname+ instead name for net compare
[11/09 21:41:22    823s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:41:22    823s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:41:22    823s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:41:22    823s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1839.5M)
[11/09 21:41:22    823s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Nr of prerouted/Fixed nets = 16
[11/09 21:41:22    823s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:41:22    823s] routingBox: (1200 1500) (10486800 10480500)
[11/09 21:41:22    823s] coreBox:    (350400 351000) (10137600 10131000)
[11/09 21:41:22    823s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/17
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M):
[11/09 21:41:22    823s] Est net length = 2.036e+05um = 1.078e+05H + 9.585e+04V
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.189e+05um 1.557e+05um) = (9865 5190)
[11/09 21:41:22    823s] Obstruct: 1163 = 576 (0.2%H) + 587 (0.2%V)
[11/09 21:41:22    823s] Overflow: 29 = 0 (0.00% H) + 29 (0.01% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M):
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.186e+05um 1.557e+05um) = (9840 5190)
[11/09 21:41:22    823s] Overflow: 28 = 0 (0.00% H) + 28 (0.01% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M):
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.183e+05um 1.560e+05um) = (9818 5200)
[11/09 21:41:22    823s] Overflow: 28 = 0 (0.00% H) + 28 (0.01% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M):
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.183e+05um 1.560e+05um) = (9819 5200)
[11/09 21:41:22    823s] Overflow: 27 = 0 (0.00% H) + 27 (0.01% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.0 1854.6M)

[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M):
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.184e+05um 1.561e+05um) = (9825 5202)
[11/09 21:41:22    823s] Overflow: 16 = 0 (0.00% H) + 16 (0.01% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M):
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.186e+05um 1.562e+05um) = (9838 5207)
[11/09 21:41:22    823s] Overflow: 7 = 0 (0.00% H) + 7 (0.00% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Congestion distribution:
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Remain	cntH		cntV
[11/09 21:41:22    823s] --------------------------------------
[11/09 21:41:22    823s]  -1:	0	 0.00%	7	 0.00%
[11/09 21:41:22    823s] --------------------------------------
[11/09 21:41:22    823s]   0:	0	 0.00%	179	 0.06%
[11/09 21:41:22    823s]   1:	20	 0.01%	219	 0.08%
[11/09 21:41:22    823s]   2:	32	 0.01%	420	 0.15%
[11/09 21:41:22    823s]   3:	93	 0.03%	619	 0.22%
[11/09 21:41:22    823s]   4:	52	 0.02%	1374	 0.49%
[11/09 21:41:22    823s]   5:	281377	99.93%	278745	99.00%
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 1854.6M)

[11/09 21:41:22    823s] Global route (cpu=0.0s real=0.0s 1854.6M)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] *** After '-updateRemainTrks' operation: 
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Usage: (0.3%H 0.4%V) = (1.186e+05um 1.562e+05um) = (9838 5207)
[11/09 21:41:22    823s] Overflow: 7 = 0 (0.00% H) + 7 (0.00% V)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1854.6M)

[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Congestion distribution:
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Remain	cntH		cntV
[11/09 21:41:22    823s] --------------------------------------
[11/09 21:41:22    823s]  -1:	0	 0.00%	7	 0.00%
[11/09 21:41:22    823s] --------------------------------------
[11/09 21:41:22    823s]   0:	0	 0.00%	179	 0.06%
[11/09 21:41:22    823s]   1:	20	 0.01%	219	 0.08%
[11/09 21:41:22    823s]   2:	32	 0.01%	420	 0.15%
[11/09 21:41:22    823s]   3:	93	 0.03%	619	 0.22%
[11/09 21:41:22    823s]   4:	52	 0.02%	1374	 0.49%
[11/09 21:41:22    823s]   5:	281377	99.93%	278745	99.00%
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.1 1854.6M) ***
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Using trMTFlushLazyWireDel= 1
[11/09 21:41:22    823s] Not using mpools for CRoute
[11/09 21:41:22    823s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:41:22    823s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M)
[11/09 21:41:22    823s] Not using mpools for CRoute
[11/09 21:41:22    823s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M)
[11/09 21:41:22    823s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:41:22    823s] Cleanup real= 0:00:00.0
[11/09 21:41:22    823s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1854.6M)
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Total length: 2.071e+05um, number of vias: 4492
[11/09 21:41:22    823s] M1(H) length: 0.000e+00um, number of vias: 2277
[11/09 21:41:22    823s] M2(V) length: 9.992e+04um, number of vias: 2215
[11/09 21:41:22    823s] M3(H) length: 1.072e+05um
[11/09 21:41:22    823s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1854.6M) ***
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Skipping QALenRecalc
[11/09 21:41:22    823s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:41:22    823s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:41:22    823s] *** Finished all Phases (cpu=0:00:00.1 mem=1854.6M) ***
[11/09 21:41:22    823s] trMTFlushLazyWireDel was already disabled
[11/09 21:41:22    823s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:41:22    823s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:41:22    823s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:41:22    823s] Peak Memory Usage was 1854.6M 
[11/09 21:41:22    823s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:01.3
[11/09 21:41:22    823s]   TrialRoute full (called 21x) runtime= 0:00:01.2
[11/09 21:41:22    823s]   GlbRouteEst (called 29x) runtime= 0:00:00.1
[11/09 21:41:22    823s] *** Finished trialRoute (cpu=0:00:00.1 mem=1854.6M) ***
[11/09 21:41:22    823s] 
[11/09 21:41:22    823s] Set wireMPool w/ threadCheck
[11/09 21:41:22    823s] <CMD> timeDesign -preCTS
[11/09 21:41:22    823s] Start to check current routing status for nets...
[11/09 21:41:22    823s] Using hname+ instead name for net compare
[11/09 21:41:22    823s] All nets are already routed correctly.
[11/09 21:41:22    823s] End to check current routing status for nets (mem=1846.0M)
[11/09 21:41:22    823s] Extraction called for design 'layout_lab_design' of instances=703 and nets=719 using extraction engine 'preRoute' .
[11/09 21:41:22    823s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:22    823s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:22    823s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:22    823s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:22    823s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:22    823s]       RC Corner Indexes            0   
[11/09 21:41:22    823s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:22    823s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:22    823s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:22    823s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:22    823s] Shrink Factor                : 1.00000
[11/09 21:41:22    823s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:22    823s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:22    823s] Using capacitance table file ...
[11/09 21:41:22    823s] Updating RC grid for preRoute extraction ...
[11/09 21:41:22    823s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:22    823s] Initializing multi-corner resistance tables ...
[11/09 21:41:22    823s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1845.996M)
[11/09 21:41:22    823s] Effort level <high> specified for reg2reg path_group
[11/09 21:41:22    823s] #################################################################################
[11/09 21:41:22    823s] # Design Stage: PreRoute
[11/09 21:41:22    823s] # Design Name: layout_lab_design
[11/09 21:41:22    823s] # Design Mode: 90nm
[11/09 21:41:22    823s] # Analysis Mode: MMMC OCV 
[11/09 21:41:22    823s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:22    823s] # Signoff Settings: SI On 
[11/09 21:41:22    823s] #################################################################################
[11/09 21:41:22    823s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:22    823s] Calculate early delays in OCV mode...
[11/09 21:41:22    823s] Calculate late delays in OCV mode...
[11/09 21:41:22    823s] Topological Sorting (CPU = 0:00:00.0, MEM = 1847.0M, InitMEM = 1847.0M)
[11/09 21:41:22    823s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:22    823s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:22    823s] Total number of fetched objects 707
[11/09 21:41:22    823s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:22    823s] End delay calculation. (MEM=1912.43 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:41:22    823s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1912.4M) ***
[11/09 21:41:22    823s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:13:44 mem=1912.4M)
[11/09 21:41:23    823s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.720  |  4.467  |  3.720  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.338%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:41:23    823s] Total CPU time: 0.48 sec
[11/09 21:41:23    823s] Total Real time: 1.0 sec
[11/09 21:41:23    823s] Total Memory Usage: 1852.195312 Mbytes
[11/09 21:41:23    823s] <CMD> setOptMode -yieldEffort none
[11/09 21:41:23    823s] <CMD> setOptMode -highEffort
[11/09 21:41:23    823s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:41:23    823s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:41:23    823s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:41:23    823s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:41:23    823s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:41:23    823s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:41:23    823s] <CMD> optDesign -preCTS -drv
[11/09 21:41:23    823s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:41:23    823s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:41:23    823s] #spOpts: mergeVia=F 
[11/09 21:41:23    823s] Core basic site is core
[11/09 21:41:23    823s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:23    823s] #spOpts: mergeVia=F 
[11/09 21:41:23    823s] GigaOpt running with 1 threads.
[11/09 21:41:23    823s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:41:23    823s] #spOpts: mergeVia=F 
[11/09 21:41:23    823s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:41:23    823s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:41:23    823s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:41:23    823s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:41:23    823s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:41:23    823s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:41:23    823s] 	...
[11/09 21:41:23    823s] 	Reporting only the 20 first cells found...
[11/09 21:41:23    823s] 
[11/09 21:41:23    823s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1850.0M, totSessionCpu=0:13:44 **
[11/09 21:41:23    823s] *** optDesign -preCTS ***
[11/09 21:41:23    823s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:41:23    823s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:41:23    823s] Hold Target Slack: user slack 0
[11/09 21:41:23    823s] Multi-VT timing optimization disabled based on library information.
[11/09 21:41:23    823s] Summary for sequential cells idenfication: 
[11/09 21:41:23    823s] Identified SBFF number: 3
[11/09 21:41:23    823s] Identified MBFF number: 0
[11/09 21:41:23    823s] Not identified SBFF number: 0
[11/09 21:41:23    823s] Not identified MBFF number: 0
[11/09 21:41:23    823s] Number of sequential cells which are not FFs: 1
[11/09 21:41:23    823s] 
[11/09 21:41:23    823s] Start to check current routing status for nets...
[11/09 21:41:23    823s] Using hname+ instead name for net compare
[11/09 21:41:23    823s] All nets are already routed correctly.
[11/09 21:41:23    823s] End to check current routing status for nets (mem=1850.0M)
[11/09 21:41:23    824s] #################################################################################
[11/09 21:41:23    824s] # Design Stage: PreRoute
[11/09 21:41:23    824s] # Design Name: layout_lab_design
[11/09 21:41:23    824s] # Design Mode: 90nm
[11/09 21:41:23    824s] # Analysis Mode: MMMC OCV 
[11/09 21:41:23    824s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:23    824s] # Signoff Settings: SI Off 
[11/09 21:41:23    824s] #################################################################################
[11/09 21:41:23    824s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:23    824s] Calculate early delays in OCV mode...
[11/09 21:41:23    824s] Calculate late delays in OCV mode...
[11/09 21:41:23    824s] Topological Sorting (CPU = 0:00:00.0, MEM = 1848.0M, InitMEM = 1848.0M)
[11/09 21:41:23    824s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:23    824s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:23    824s] Total number of fetched objects 707
[11/09 21:41:23    824s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:23    824s] End delay calculation. (MEM=1913.45 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:41:23    824s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1913.4M) ***
[11/09 21:41:23    824s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:13:44 mem=1913.4M)
[11/09 21:41:23    824s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.720  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.338%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1850.2M, totSessionCpu=0:13:44 **
[11/09 21:41:23    824s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:41:23    824s] ### Creating PhyDesignMc. totSessionCpu=0:13:44 mem=1850.2M
[11/09 21:41:23    824s] #spOpts: mergeVia=F 
[11/09 21:41:23    824s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:44 mem=1850.2M
[11/09 21:41:23    824s] *** Starting optimizing excluded clock nets MEM= 1850.2M) ***
[11/09 21:41:23    824s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1850.2M) ***
[11/09 21:41:23    824s] Begin: GigaOpt high fanout net optimization
[11/09 21:41:23    824s] Info: 16 io nets excluded
[11/09 21:41:23    824s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:23    824s] Summary for sequential cells idenfication: 
[11/09 21:41:23    824s] Identified SBFF number: 3
[11/09 21:41:23    824s] Identified MBFF number: 0
[11/09 21:41:23    824s] Not identified SBFF number: 0
[11/09 21:41:23    824s] Not identified MBFF number: 0
[11/09 21:41:23    824s] Number of sequential cells which are not FFs: 1
[11/09 21:41:23    824s] 
[11/09 21:41:23    824s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:41:23    824s] ### Creating PhyDesignMc. totSessionCpu=0:13:44 mem=1860.2M
[11/09 21:41:23    824s] #spOpts: mergeVia=F 
[11/09 21:41:23    824s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:44 mem=1860.2M
[11/09 21:41:23    824s] ### Creating LA Mngr. totSessionCpu=0:13:44 mem=1860.2M
[11/09 21:41:24    824s] ### Creating LA Mngr, finished. totSessionCpu=0:13:44 mem=1876.2M
[11/09 21:41:24    824s] ### Creating LA Mngr. totSessionCpu=0:13:44 mem=1926.2M
[11/09 21:41:24    824s] ### Creating LA Mngr, finished. totSessionCpu=0:13:44 mem=1926.2M
[11/09 21:41:24    824s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:24    824s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 21:41:24    824s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:24    824s] |     0.34%|        -|   0.100|   0.000|   0:00:00.0| 2040.7M|
[11/09 21:41:24    824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:24    824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:24    824s] |     0.34%|        -|   0.100|   0.000|   0:00:00.0| 2040.7M|
[11/09 21:41:24    824s] +----------+---------+--------+--------+------------+--------+
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2040.7M) ***
[11/09 21:41:24    824s] End: GigaOpt high fanout net optimization
[11/09 21:41:24    824s] Begin: GigaOpt DRV Optimization
[11/09 21:41:24    824s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[11/09 21:41:24    824s] Info: 16 io nets excluded
[11/09 21:41:24    824s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:24    824s] PhyDesignGrid: maxLocalDensity 3.00
[11/09 21:41:24    824s] ### Creating PhyDesignMc. totSessionCpu=0:13:45 mem=2021.6M
[11/09 21:41:24    824s] #spOpts: mergeVia=F 
[11/09 21:41:24    824s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:45 mem=2021.6M
[11/09 21:41:24    824s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=2021.6M
[11/09 21:41:24    824s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=2021.6M
[11/09 21:41:24    824s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:24    824s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:41:24    824s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:24    824s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:41:24    824s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:24    824s] Info: violation cost 0.024722 (cap = 0.024722, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:24    824s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 3.72 |          0|          0|          0|   0.34  |            |           |
[11/09 21:41:24    824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:24    824s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.72 |          0|          0|          2|   0.34  |   0:00:00.0|    2040.7M|
[11/09 21:41:24    824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:24    824s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.72 |          0|          0|          0|   0.34  |   0:00:00.0|    2040.7M|
[11/09 21:41:24    824s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2040.7M) ***
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] *** Starting refinePlace (0:13:45 mem=2056.7M) ***
[11/09 21:41:24    824s] Total net bbox length = 1.852e+05 (9.832e+04 8.687e+04) (ext = 8.074e+04)
[11/09 21:41:24    824s] Starting refinePlace ...
[11/09 21:41:24    824s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:24    824s] default core: bins with density >  0.75 =    0 % ( 0 / 1089 )
[11/09 21:41:24    824s] Density distribution unevenness ratio = 98.461%
[11/09 21:41:24    824s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:41:24    824s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2056.7MB) @(0:13:45 - 0:13:45).
[11/09 21:41:24    824s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:24    824s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:41:24    824s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:24    824s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2056.7MB) @(0:13:45 - 0:13:45).
[11/09 21:41:24    824s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:24    824s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2056.7MB
[11/09 21:41:24    824s] Statistics of distance of Instance movement in refine placement:
[11/09 21:41:24    824s]   maximum (X+Y) =         0.00 um
[11/09 21:41:24    824s]   mean    (X+Y) =         0.00 um
[11/09 21:41:24    824s] Summary Report:
[11/09 21:41:24    824s] Instances move: 0 (out of 679 movable)
[11/09 21:41:24    824s] Instances flipped: 0
[11/09 21:41:24    824s] Mean displacement: 0.00 um
[11/09 21:41:24    824s] Max displacement: 0.00 um 
[11/09 21:41:24    824s] Total instances moved : 0
[11/09 21:41:24    824s] Total net bbox length = 1.852e+05 (9.832e+04 8.687e+04) (ext = 8.074e+04)
[11/09 21:41:24    824s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2056.7MB
[11/09 21:41:24    824s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2056.7MB) @(0:13:45 - 0:13:45).
[11/09 21:41:24    824s] *** Finished refinePlace (0:13:45 mem=2056.7M) ***
[11/09 21:41:24    824s] *** maximum move = 0.00 um ***
[11/09 21:41:24    824s] *** Finished re-routing un-routed nets (2056.7M) ***
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2056.7M) ***
[11/09 21:41:24    824s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[11/09 21:41:24    824s] End: GigaOpt DRV Optimization
[11/09 21:41:24    824s] GigaOpt: Cleaning up trial route
[11/09 21:41:24    824s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=2037.6M
[11/09 21:41:24    824s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=2037.6M
[11/09 21:41:24    824s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[11/09 21:41:24    824s] [PSP] Started earlyGlobalRoute kernel
[11/09 21:41:24    824s] [PSP] Initial Peak syMemory usage = 2037.6 MB
[11/09 21:41:24    824s] (I)       Reading DB...
[11/09 21:41:24    824s] (I)       congestionReportName   : 
[11/09 21:41:24    824s] (I)       layerRangeFor2DCongestion : 
[11/09 21:41:24    824s] (I)       buildTerm2TermWires    : 1
[11/09 21:41:24    824s] (I)       doTrackAssignment      : 1
[11/09 21:41:24    824s] (I)       dumpBookshelfFiles     : 0
[11/09 21:41:24    824s] (I)       numThreads             : 1
[11/09 21:41:24    824s] [NR-eGR] honorMsvRouteConstraint: false
[11/09 21:41:24    824s] (I)       honorPin               : false
[11/09 21:41:24    824s] (I)       honorPinGuide          : true
[11/09 21:41:24    824s] (I)       honorPartition         : false
[11/09 21:41:24    824s] (I)       allowPartitionCrossover: false
[11/09 21:41:24    824s] (I)       honorSingleEntry       : true
[11/09 21:41:24    824s] (I)       honorSingleEntryStrong : true
[11/09 21:41:24    824s] (I)       handleViaSpacingRule   : false
[11/09 21:41:24    824s] (I)       handleEolSpacingRule   : false
[11/09 21:41:24    824s] (I)       PDConstraint           : none
[11/09 21:41:24    824s] (I)       expBetterNDRHandling   : false
[11/09 21:41:24    824s] [NR-eGR] honorClockSpecNDR      : 0
[11/09 21:41:24    824s] (I)       routingEffortLevel     : 3
[11/09 21:41:24    824s] (I)       effortLevel            : standard
[11/09 21:41:24    824s] [NR-eGR] minRouteLayer          : 2
[11/09 21:41:24    824s] [NR-eGR] maxRouteLayer          : 2147483647
[11/09 21:41:24    824s] (I)       numRowsPerGCell        : 1
[11/09 21:41:24    824s] (I)       speedUpLargeDesign     : 0
[11/09 21:41:24    824s] (I)       speedUpBlkViolationClean: 1
[11/09 21:41:24    824s] (I)       multiThreadingTA       : 1
[11/09 21:41:24    824s] (I)       blockedPinEscape       : 1
[11/09 21:41:24    824s] (I)       blkAwareLayerSwitching : 1
[11/09 21:41:24    824s] (I)       betterClockWireModeling: 1
[11/09 21:41:24    824s] (I)       congestionCleanMode    : 0
[11/09 21:41:24    824s] (I)       optimizationMode       : false
[11/09 21:41:24    824s] (I)       routeSecondPG          : false
[11/09 21:41:24    824s] (I)       punchThroughDistance   : 500.00
[11/09 21:41:24    824s] (I)       scenicBound            : 1.15
[11/09 21:41:24    824s] (I)       maxScenicToAvoidBlk    : 100.00
[11/09 21:41:24    824s] (I)       source-to-sink ratio   : 0.00
[11/09 21:41:24    824s] (I)       targetCongestionRatioH : 1.00
[11/09 21:41:24    824s] (I)       targetCongestionRatioV : 1.00
[11/09 21:41:24    824s] (I)       layerCongestionRatio   : 0.70
[11/09 21:41:24    824s] (I)       m1CongestionRatio      : 0.10
[11/09 21:41:24    824s] (I)       m2m3CongestionRatio    : 0.70
[11/09 21:41:24    824s] (I)       localRouteEffort       : 1.00
[11/09 21:41:24    824s] (I)       numSitesBlockedByOneVia: 8.00
[11/09 21:41:24    824s] (I)       supplyScaleFactorH     : 1.00
[11/09 21:41:24    824s] (I)       supplyScaleFactorV     : 1.00
[11/09 21:41:24    824s] (I)       highlight3DOverflowFactor: 0.00
[11/09 21:41:24    824s] (I)       doubleCutViaModelingRatio: 0.00
[11/09 21:41:24    824s] (I)       blockTrack             : 
[11/09 21:41:24    824s] (I)       routeVias              : 
[11/09 21:41:24    824s] (I)       readTROption           : true
[11/09 21:41:24    824s] (I)       extraSpacingFactor     : 1.00
[11/09 21:41:24    824s] [NR-eGR] numTracksPerClockWire  : 0
[11/09 21:41:24    824s] (I)       routeSelectedNetsOnly  : false
[11/09 21:41:24    824s] (I)       before initializing RouteDB syMemory usage = 2037.6 MB
[11/09 21:41:24    824s] (I)       starting read tracks
[11/09 21:41:24    824s] (I)       build grid graph
[11/09 21:41:24    824s] (I)       build grid graph start
[11/09 21:41:24    824s] [NR-eGR] Layer1 has no routable track
[11/09 21:41:24    824s] [NR-eGR] Layer2 has single uniform track structure
[11/09 21:41:24    824s] [NR-eGR] Layer3 has single uniform track structure
[11/09 21:41:24    824s] (I)       build grid graph end
[11/09 21:41:24    824s] (I)       numViaLayers=2
[11/09 21:41:24    824s] (I)       Reading via M2_M1 for layer: 0 
[11/09 21:41:24    824s] (I)       Reading via M3_M2 for layer: 1 
[11/09 21:41:24    824s] (I)       end build via table
[11/09 21:41:24    824s] [NR-eGR] numRoutingBlks=0 numInstBlks=254 numPGBlocks=680 numBumpBlks=0 numBoundaryFakeBlks=0
[11/09 21:41:24    824s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/09 21:41:24    824s] (I)       readDataFromPlaceDB
[11/09 21:41:24    824s] (I)       Read net information..
[11/09 21:41:24    824s] [NR-eGR] Read numTotalNets=707  numIgnoredNets=16
[11/09 21:41:24    824s] (I)       Read testcase time = 0.010 seconds
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] (I)       build grid graph start
[11/09 21:41:24    824s] (I)       build grid graph end
[11/09 21:41:24    824s] (I)       Model blockage into capacity
[11/09 21:41:24    824s] (I)       Read numBlocks=2210  numPreroutedWires=0  numCapScreens=0
[11/09 21:41:24    824s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/09 21:41:24    824s] (I)       blocked area on Layer2 : 3427511580000  (3.12%)
[11/09 21:41:24    824s] (I)       blocked area on Layer3 : 1775441115000  (1.61%)
[11/09 21:41:24    824s] (I)       Modeling time = 0.030 seconds
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] (I)       totalPins=2293  totalGlobalPin=2216 (96.64%)
[11/09 21:41:24    824s] (I)       Number of ignored nets = 16
[11/09 21:41:24    824s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/09 21:41:24    824s] (I)       Number of clock nets = 2.  Ignored: No
[11/09 21:41:24    824s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/09 21:41:24    824s] (I)       Number of special nets = 0.  Ignored: Yes
[11/09 21:41:24    824s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/09 21:41:24    824s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/09 21:41:24    824s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/09 21:41:24    824s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/09 21:41:24    824s] (I)       Number of two pin nets which has pins at the same location = 16.  Ignored: Yes
[11/09 21:41:24    824s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/09 21:41:24    824s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2037.6 MB
[11/09 21:41:24    824s] (I)       Layer1  viaCost=200.00
[11/09 21:41:24    824s] (I)       Layer2  viaCost=100.00
[11/09 21:41:24    824s] (I)       ---------------------Grid Graph Info--------------------
[11/09 21:41:24    824s] (I)       routing area        :  (0, 0) - (10488000, 10482000)
[11/09 21:41:24    824s] (I)       core area           :  (350400, 351000) - (10137600, 10131000)
[11/09 21:41:24    824s] (I)       Site Width          :  2400  (dbu)
[11/09 21:41:24    824s] (I)       Row Height          : 30000  (dbu)
[11/09 21:41:24    824s] (I)       GCell Width         : 30000  (dbu)
[11/09 21:41:24    824s] (I)       GCell Height        : 30000  (dbu)
[11/09 21:41:24    824s] (I)       grid                :   349   349     3
[11/09 21:41:24    824s] (I)       vertical capacity   :     0 30000     0
[11/09 21:41:24    824s] (I)       horizontal capacity :     0     0 30000
[11/09 21:41:24    824s] (I)       Default wire width  :   900   900  1500
[11/09 21:41:24    824s] (I)       Default wire space  :   900   900   900
[11/09 21:41:24    824s] (I)       Default pitch size  :  1800  2400  3000
[11/09 21:41:24    824s] (I)       First Track Coord   :     0  1200  1500
[11/09 21:41:24    824s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[11/09 21:41:24    824s] (I)       Total num of tracks :     0  4370  3494
[11/09 21:41:24    824s] (I)       Num of masks        :     1     1     1
[11/09 21:41:24    824s] (I)       Num of trim masks   :     0     0     0
[11/09 21:41:24    824s] (I)       --------------------------------------------------------
[11/09 21:41:24    824s] 
[11/09 21:41:24    824s] [NR-eGR] ============ Routing rule table ============
[11/09 21:41:24    824s] [NR-eGR] Rule id 0. Nets 691 
[11/09 21:41:24    824s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/09 21:41:24    824s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[11/09 21:41:24    824s] [NR-eGR] ========================================
[11/09 21:41:24    824s] [NR-eGR] 
[11/09 21:41:24    824s] (I)       After initializing earlyGlobalRoute syMemory usage = 2037.6 MB
[11/09 21:41:24    824s] (I)       Loading and dumping file time : 0.04 seconds
[11/09 21:41:24    824s] (I)       ============= Initialization =============
[11/09 21:41:24    824s] (I)       total 2D Cap : 2715325 = (1209760 H, 1505565 V)
[11/09 21:41:24    824s] [NR-eGR] Layer group 1: route 691 net(s) in layer range [2, 3]
[11/09 21:41:24    824s] (I)       ============  Phase 1a Route ============
[11/09 21:41:24    824s] (I)       Phase 1a runs 0.00 seconds
[11/09 21:41:24    824s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/09 21:41:24    824s] (I)       Usage: 6791 = (3607 H, 3184 V) = (0.30% H, 0.21% V) = (1.082e+05um H, 9.552e+04um V)
[11/09 21:41:24    824s] (I)       
[11/09 21:41:24    824s] (I)       ============  Phase 1b Route ============
[11/09 21:41:24    824s] (I)       Phase 1b runs 0.00 seconds
[11/09 21:41:24    824s] (I)       Usage: 6791 = (3607 H, 3184 V) = (0.30% H, 0.21% V) = (1.082e+05um H, 9.552e+04um V)
[11/09 21:41:24    824s] (I)       
[11/09 21:41:24    824s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.037300e+05um
[11/09 21:41:24    824s] (I)       ============  Phase 1c Route ============
[11/09 21:41:24    824s] (I)       Level2 Grid: 70 x 70
[11/09 21:41:24    824s] (I)       Phase 1c runs 0.01 seconds
[11/09 21:41:24    824s] (I)       Usage: 6791 = (3607 H, 3184 V) = (0.30% H, 0.21% V) = (1.082e+05um H, 9.552e+04um V)
[11/09 21:41:24    824s] (I)       
[11/09 21:41:24    824s] (I)       ============  Phase 1d Route ============
[11/09 21:41:24    824s] (I)       Phase 1d runs 0.00 seconds
[11/09 21:41:24    824s] (I)       Usage: 6792 = (3608 H, 3184 V) = (0.30% H, 0.21% V) = (1.082e+05um H, 9.552e+04um V)
[11/09 21:41:24    824s] (I)       
[11/09 21:41:24    824s] (I)       ============  Phase 1e Route ============
[11/09 21:41:24    824s] (I)       Phase 1e runs 0.00 seconds
[11/09 21:41:24    824s] (I)       Usage: 6792 = (3608 H, 3184 V) = (0.30% H, 0.21% V) = (1.082e+05um H, 9.552e+04um V)
[11/09 21:41:24    824s] (I)       
[11/09 21:41:24    824s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.037600e+05um
[11/09 21:41:24    824s] [NR-eGR] 
[11/09 21:41:24    824s] (I)       ============  Phase 1l Route ============
[11/09 21:41:24    824s] (I)       Phase 1l runs 0.00 seconds
[11/09 21:41:24    824s] (I)       Total Global Routing Runtime: 0.02 seconds
[11/09 21:41:24    824s] (I)       total 2D Cap : 2715697 = (1209848 H, 1505849 V)
[11/09 21:41:24    824s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/09 21:41:24    824s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/09 21:41:24    824s] (I)       ============= track Assignment ============
[11/09 21:41:24    824s] (I)       extract Global 3D Wires
[11/09 21:41:24    824s] (I)       Extract Global WL : time=0.00
[11/09 21:41:24    824s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[11/09 21:41:24    824s] (I)       Initialization real time=0.00 seconds
[11/09 21:41:24    824s] (I)       Kernel real time=0.01 seconds
[11/09 21:41:24    824s] (I)       End Greedy Track Assignment
[11/09 21:41:24    824s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2277
[11/09 21:41:24    824s] [NR-eGR] Layer2(metal2)(V) length: 9.933300e+04um, number of vias: 3481
[11/09 21:41:24    824s] [NR-eGR] Layer3(metal3)(H) length: 1.108080e+05um, number of vias: 0
[11/09 21:41:24    824s] [NR-eGR] Total length: 2.101410e+05um, number of vias: 5758
[11/09 21:41:24    824s] [NR-eGR] End Peak syMemory usage = 1889.1 MB
[11/09 21:41:24    824s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[11/09 21:41:24    824s] GigaOpt: Cleaning up extraction
[11/09 21:41:24    824s] Extraction called for design 'layout_lab_design' of instances=703 and nets=719 using extraction engine 'preRoute' .
[11/09 21:41:24    824s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:24    824s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:24    824s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:24    824s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:24    824s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:24    824s]       RC Corner Indexes            0   
[11/09 21:41:24    824s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:24    824s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:24    824s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:24    824s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:24    824s] Shrink Factor                : 1.00000
[11/09 21:41:24    824s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:24    824s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:24    824s] Using capacitance table file ...
[11/09 21:41:24    824s] Updating RC grid for preRoute extraction ...
[11/09 21:41:24    824s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:24    824s] Initializing multi-corner resistance tables ...
[11/09 21:41:24    824s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1889.094M)
[11/09 21:41:24    824s] GigaOpt: Cleaning up delay & timing
[11/09 21:41:24    824s] #################################################################################
[11/09 21:41:24    824s] # Design Stage: PreRoute
[11/09 21:41:24    824s] # Design Name: layout_lab_design
[11/09 21:41:24    824s] # Design Mode: 90nm
[11/09 21:41:24    824s] # Analysis Mode: MMMC OCV 
[11/09 21:41:24    824s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:24    824s] # Signoff Settings: SI Off 
[11/09 21:41:24    824s] #################################################################################
[11/09 21:41:24    824s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:24    824s] Calculate early delays in OCV mode...
[11/09 21:41:24    824s] Calculate late delays in OCV mode...
[11/09 21:41:24    824s] Topological Sorting (CPU = 0:00:00.0, MEM = 1887.1M, InitMEM = 1887.1M)
[11/09 21:41:25    825s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:25    825s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:25    825s] Total number of fetched objects 707
[11/09 21:41:25    825s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:25    825s] End delay calculation. (MEM=1936.52 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:41:25    825s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1936.5M) ***
[11/09 21:41:25    825s] Begin: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:41:25    825s] Info: 16 io nets excluded
[11/09 21:41:25    825s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:25    825s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:41:25    825s] ### Creating PhyDesignMc. totSessionCpu=0:13:45 mem=1936.5M
[11/09 21:41:25    825s] Core basic site is core
[11/09 21:41:25    825s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:25    825s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:45 mem=1936.5M
[11/09 21:41:25    825s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=1936.5M
[11/09 21:41:25    825s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=1936.5M
[11/09 21:41:25    825s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:25    825s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/09 21:41:25    825s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:25    825s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/09 21:41:25    825s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:25    825s] Info: violation cost 0.000425 (cap = 0.000425, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:25    825s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 3.76 |          0|          0|          0|   0.34  |            |           |
[11/09 21:41:25    825s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:25    825s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.76 |          1|          0|          0|   0.34  |   0:00:00.0|    2028.1M|
[11/09 21:41:25    825s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 21:41:25    825s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.76 |          0|          0|          0|   0.34  |   0:00:00.0|    2028.1M|
[11/09 21:41:25    825s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2028.1M) ***
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] *** Starting refinePlace (0:13:46 mem=2044.1M) ***
[11/09 21:41:25    825s] Total net bbox length = 1.852e+05 (9.831e+04 8.687e+04) (ext = 8.074e+04)
[11/09 21:41:25    825s] Starting refinePlace ...
[11/09 21:41:25    825s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:25    825s] default core: bins with density >  0.75 =    0 % ( 0 / 1089 )
[11/09 21:41:25    825s] Density distribution unevenness ratio = 98.462%
[11/09 21:41:25    825s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:41:25    825s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2044.1MB) @(0:13:46 - 0:13:46).
[11/09 21:41:25    825s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:25    825s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:41:25    825s] Move report: legalization moves 1 insts, mean move: 9.60 um, max move: 9.60 um
[11/09 21:41:25    825s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1146_n184): (7171.20, 381.00) --> (7161.60, 381.00)
[11/09 21:41:25    825s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2044.1MB) @(0:13:46 - 0:13:46).
[11/09 21:41:25    825s] Move report: Detail placement moves 1 insts, mean move: 9.60 um, max move: 9.60 um
[11/09 21:41:25    825s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1146_n184): (7171.20, 381.00) --> (7161.60, 381.00)
[11/09 21:41:25    825s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2044.1MB
[11/09 21:41:25    825s] Statistics of distance of Instance movement in refine placement:
[11/09 21:41:25    825s]   maximum (X+Y) =         9.60 um
[11/09 21:41:25    825s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1146_n184) with max move: (7171.2, 381) -> (7161.6, 381)
[11/09 21:41:25    825s]   mean    (X+Y) =         9.60 um
[11/09 21:41:25    825s] Summary Report:
[11/09 21:41:25    825s] Instances move: 1 (out of 680 movable)
[11/09 21:41:25    825s] Instances flipped: 0
[11/09 21:41:25    825s] Mean displacement: 9.60 um
[11/09 21:41:25    825s] Max displacement: 9.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC1146_n184) (7171.2, 381) -> (7161.6, 381)
[11/09 21:41:25    825s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[11/09 21:41:25    825s] Total instances moved : 1
[11/09 21:41:25    825s] Total net bbox length = 1.852e+05 (9.832e+04 8.687e+04) (ext = 8.074e+04)
[11/09 21:41:25    825s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2044.1MB
[11/09 21:41:25    825s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2044.1MB) @(0:13:46 - 0:13:46).
[11/09 21:41:25    825s] *** Finished refinePlace (0:13:46 mem=2044.1M) ***
[11/09 21:41:25    825s] *** maximum move = 9.60 um ***
[11/09 21:41:25    825s] *** Finished re-routing un-routed nets (2044.1M) ***
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2044.1M) ***
[11/09 21:41:25    825s] End: GigaOpt DRV Optimization (small scale fixing)
[11/09 21:41:25    825s] GigaOpt: Cleaning up delay & timing
[11/09 21:41:25    825s] 
------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=1910.6M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.756  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.339%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1910.6M, totSessionCpu=0:13:46 **
[11/09 21:41:25    825s] Effort level <high> specified for reg2reg path_group
[11/09 21:41:25    825s] Reported timing to dir ./timingReports
[11/09 21:41:25    825s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1912.6M, totSessionCpu=0:13:46 **
[11/09 21:41:25    825s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.756  |  4.391  |  3.756  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.339%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1910.6M, totSessionCpu=0:13:46 **
[11/09 21:41:25    825s] *** Finished optDesign ***
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.9 real=0:00:02.2)
[11/09 21:41:25    825s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:41:25    825s] <CMD> clockDesign
[11/09 21:41:25    825s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/09 21:41:25    825s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:41:25    825s] <clockDesign CMD> ccopt_design -cts
[11/09 21:41:25    825s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:41:25    825s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:41:25    825s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:41:25    825s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:41:25    825s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:41:25    825s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:41:25    825s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:41:25    825s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>]
[11/09 21:41:25    825s]                          [-input_stack_via_rule <rule_name>] [-min_stack_layer <layer>]
[11/09 21:41:25    825s]                          -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[11/09 21:41:25    825s]                          [-output_stack_via_rule <rule_name>] [-shield_side {one_side both_side}]
[11/09 21:41:25    825s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/09 21:41:25    825s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[11/09 21:41:25    825s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[11/09 21:41:25    825s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[11/09 21:41:25    825s] For help on this property run 'set_ccopt_property -help route_type'
[11/09 21:41:25    825s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:41:25    825s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1859.3M, totSessionCpu=0:13:46 **
[11/09 21:41:25    825s] **ERROR: (IMPCK-9000):	
[11/09 21:41:25    825s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:41:25    825s] Severity  ID               Count  Summary                                  
[11/09 21:41:25    825s] ERROR     IMPCK-9000           1  %s                                       
[11/09 21:41:25    825s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[11/09 21:41:25    825s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[11/09 21:41:25    825s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[11/09 21:41:25    825s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[11/09 21:41:25    825s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[11/09 21:41:25    825s] *** Message Summary: 0 warning(s), 8 error(s)
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] <CMD> trialRoute
[11/09 21:41:25    825s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[11/09 21:41:25    825s] Set wireMPool w/ noThreadCheck
[11/09 21:41:25    825s] *** Starting trialRoute (mem=1859.3M) ***
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Using hname+ instead name for net compare
[11/09 21:41:25    825s] There are 0 guide points passed to trialRoute for fixed pins.
[11/09 21:41:25    825s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/09 21:41:25    825s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/09 21:41:25    825s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1859.3M)
[11/09 21:41:25    825s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Nr of prerouted/Fixed nets = 16
[11/09 21:41:25    825s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[11/09 21:41:25    825s] routingBox: (1200 1500) (10486800 10480500)
[11/09 21:41:25    825s] coreBox:    (350400 351000) (10137600 10131000)
[11/09 21:41:25    825s] Number of multi-gpin terms=0, multi-gpins=0, moved blk term=9/17
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M):
[11/09 21:41:25    825s] Est net length = 2.036e+05um = 1.080e+05H + 9.567e+04V
[11/09 21:41:25    825s] Usage: (0.3%H 0.4%V) = (1.192e+05um 1.556e+05um) = (9887 5186)
[11/09 21:41:25    825s] Obstruct: 1163 = 576 (0.2%H) + 587 (0.2%V)
[11/09 21:41:25    825s] Overflow: 28 = 0 (0.00% H) + 28 (0.01% V)
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M):
[11/09 21:41:25    825s] Usage: (0.3%H 0.4%V) = (1.189e+05um 1.556e+05um) = (9862 5186)
[11/09 21:41:25    825s] Overflow: 27 = 0 (0.00% H) + 27 (0.01% V)
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M):
[11/09 21:41:25    825s] Usage: (0.3%H 0.4%V) = (1.186e+05um 1.559e+05um) = (9841 5194)
[11/09 21:41:25    825s] Overflow: 28 = 0 (0.00% H) + 28 (0.01% V)
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M):
[11/09 21:41:25    825s] Usage: (0.3%H 0.4%V) = (1.186e+05um 1.559e+05um) = (9842 5194)
[11/09 21:41:25    825s] Overflow: 27 = 0 (0.00% H) + 27 (0.01% V)
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.0 1874.4M)

[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M):
[11/09 21:41:25    825s] Usage: (0.3%H 0.4%V) = (1.187e+05um 1.559e+05um) = (9846 5195)
[11/09 21:41:25    825s] Overflow: 16 = 0 (0.00% H) + 16 (0.01% V)
[11/09 21:41:25    825s] 
[11/09 21:41:25    825s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M):
[11/09 21:41:25    826s] Usage: (0.3%H 0.4%V) = (1.188e+05um 1.560e+05um) = (9859 5200)
[11/09 21:41:25    826s] Overflow: 7 = 0 (0.00% H) + 7 (0.00% V)
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Congestion distribution:
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Remain	cntH		cntV
[11/09 21:41:25    826s] --------------------------------------
[11/09 21:41:25    826s]  -1:	0	 0.00%	7	 0.00%
[11/09 21:41:25    826s] --------------------------------------
[11/09 21:41:25    826s]   0:	0	 0.00%	179	 0.06%
[11/09 21:41:25    826s]   1:	20	 0.01%	216	 0.08%
[11/09 21:41:25    826s]   2:	32	 0.01%	421	 0.15%
[11/09 21:41:25    826s]   3:	93	 0.03%	619	 0.22%
[11/09 21:41:25    826s]   4:	53	 0.02%	1376	 0.49%
[11/09 21:41:25    826s]   5:	281376	99.93%	278745	99.00%
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 1874.4M)

[11/09 21:41:25    826s] Global route (cpu=0.0s real=0.1s 1874.4M)
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] *** After '-updateRemainTrks' operation: 
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Usage: (0.3%H 0.4%V) = (1.188e+05um 1.560e+05um) = (9859 5200)
[11/09 21:41:25    826s] Overflow: 7 = 0 (0.00% H) + 7 (0.00% V)
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1874.4M)

[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Congestion distribution:
[11/09 21:41:25    826s] 
[11/09 21:41:25    826s] Remain	cntH		cntV
[11/09 21:41:25    826s] --------------------------------------
[11/09 21:41:25    826s]  -1:	0	 0.00%	7	 0.00%
[11/09 21:41:25    826s] --------------------------------------
[11/09 21:41:25    826s]   0:	0	 0.00%	179	 0.06%
[11/09 21:41:25    826s]   1:	20	 0.01%	216	 0.08%
[11/09 21:41:25    826s]   2:	32	 0.01%	421	 0.15%
[11/09 21:41:25    826s]   3:	93	 0.03%	619	 0.22%
[11/09 21:41:25    826s]   4:	53	 0.02%	1376	 0.49%
[11/09 21:41:25    826s]   5:	281376	99.93%	278745	99.00%
[11/09 21:41:25    826s] 
[11/09 21:41:26    826s] Starting trMTInitAdjWires in ST mode ...
[11/09 21:41:26    826s] 
[11/09 21:41:26    826s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.1 1874.4M) ***
[11/09 21:41:26    826s] 
[11/09 21:41:26    826s] Using trMTFlushLazyWireDel= 1
[11/09 21:41:26    826s] Not using mpools for CRoute
[11/09 21:41:26    826s] Starting trMTDtrRoute1CleanupA in ST mode ...
[11/09 21:41:26    826s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M)
[11/09 21:41:26    826s] Not using mpools for CRoute
[11/09 21:41:26    826s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M)
[11/09 21:41:26    826s] Starting trMTDtrRoute1CleanupB in ST mode ...
[11/09 21:41:26    826s] Cleanup real= 0:00:00.0
[11/09 21:41:26    826s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1874.4M)
[11/09 21:41:26    826s] 
[11/09 21:41:26    826s] Total length: 2.073e+05um, number of vias: 4496
[11/09 21:41:26    826s] M1(H) length: 0.000e+00um, number of vias: 2279
[11/09 21:41:26    826s] M2(V) length: 9.985e+04um, number of vias: 2217
[11/09 21:41:26    826s] M3(H) length: 1.074e+05um
[11/09 21:41:26    826s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1874.4M) ***
[11/09 21:41:26    826s] 
[11/09 21:41:26    826s] Skipping QALenRecalc
[11/09 21:41:26    826s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[11/09 21:41:26    826s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[11/09 21:41:26    826s] *** Finished all Phases (cpu=0:00:00.1 mem=1874.4M) ***
[11/09 21:41:26    826s] trMTFlushLazyWireDel was already disabled
[11/09 21:41:26    826s] Starting trMTSprFixZeroViaCodes in ST mode ...
[11/09 21:41:26    826s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[11/09 21:41:26    826s] Starting trMTRemoveAntenna in ST mode ...
[11/09 21:41:26    826s] Peak Memory Usage was 1874.4M 
[11/09 21:41:26    826s] TrialRoute+GlbRouteEst total runtime= +0:00:00.2 = 0:00:01.5
[11/09 21:41:26    826s]   TrialRoute full (called 22x) runtime= 0:00:01.4
[11/09 21:41:26    826s]   GlbRouteEst (called 29x) runtime= 0:00:00.1
[11/09 21:41:26    826s] *** Finished trialRoute (cpu=0:00:00.2 mem=1874.4M) ***
[11/09 21:41:26    826s] 
[11/09 21:41:26    826s] Set wireMPool w/ threadCheck
[11/09 21:41:26    826s] <CMD> timeDesign -postCTS
[11/09 21:41:26    826s] Start to check current routing status for nets...
[11/09 21:41:26    826s] Using hname+ instead name for net compare
[11/09 21:41:26    826s] All nets are already routed correctly.
[11/09 21:41:26    826s] End to check current routing status for nets (mem=1863.0M)
[11/09 21:41:26    826s] Extraction called for design 'layout_lab_design' of instances=704 and nets=720 using extraction engine 'preRoute' .
[11/09 21:41:26    826s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:26    826s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:26    826s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:26    826s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:26    826s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:26    826s]       RC Corner Indexes            0   
[11/09 21:41:26    826s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:26    826s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:26    826s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:26    826s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:26    826s] Shrink Factor                : 1.00000
[11/09 21:41:26    826s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:26    826s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:26    826s] Using capacitance table file ...
[11/09 21:41:26    826s] Updating RC grid for preRoute extraction ...
[11/09 21:41:26    826s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:26    826s] Initializing multi-corner resistance tables ...
[11/09 21:41:26    826s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1863.008M)
[11/09 21:41:26    826s] Effort level <high> specified for reg2reg path_group
[11/09 21:41:26    826s] #################################################################################
[11/09 21:41:26    826s] # Design Stage: PreRoute
[11/09 21:41:26    826s] # Design Name: layout_lab_design
[11/09 21:41:26    826s] # Design Mode: 90nm
[11/09 21:41:26    826s] # Analysis Mode: MMMC OCV 
[11/09 21:41:26    826s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:26    826s] # Signoff Settings: SI On 
[11/09 21:41:26    826s] #################################################################################
[11/09 21:41:26    826s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:26    826s] Calculate early delays in OCV mode...
[11/09 21:41:26    826s] Calculate late delays in OCV mode...
[11/09 21:41:26    826s] Topological Sorting (CPU = 0:00:00.0, MEM = 1864.0M, InitMEM = 1864.0M)
[11/09 21:41:26    826s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:26    826s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:26    826s] Total number of fetched objects 708
[11/09 21:41:26    826s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:26    826s] End delay calculation. (MEM=1912.18 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:41:26    826s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1912.2M) ***
[11/09 21:41:26    826s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:13:46 mem=1912.2M)
[11/09 21:41:26    826s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.085  | -6.085  | -2.709  |
|           TNS (ns):|-196.376 |-189.769 | -6.607  |
|    Violating Paths:|   68    |   64    |    4    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.339%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 21:41:26    826s] Total CPU time: 0.45 sec
[11/09 21:41:26    826s] Total Real time: 0.0 sec
[11/09 21:41:26    826s] Total Memory Usage: 1853.945312 Mbytes
[11/09 21:41:26    826s] <CMD> setExtractRCMode -assumeMetFill
[11/09 21:41:26    826s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/09 21:41:26    826s] Type 'man IMPEXT-3493' for more detail.
[11/09 21:41:26    826s] <CMD> extractRC -outfile encounter.cap
[11/09 21:41:26    826s] Extraction called for design 'layout_lab_design' of instances=704 and nets=720 using extraction engine 'preRoute' .
[11/09 21:41:26    826s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:41:26    826s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:41:26    826s] PreRoute RC Extraction called for design layout_lab_design.
[11/09 21:41:26    826s] RC Extraction called in multi-corner(1) mode.
[11/09 21:41:26    826s] RCMode: PreRoute, with Assume Metal Fill 1.00
[11/09 21:41:26    826s]       RC Corner Indexes            0   
[11/09 21:41:26    826s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:41:26    826s] Resistance Scaling Factor    : 1.00000 
[11/09 21:41:26    826s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:41:26    826s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:41:26    826s] Shrink Factor                : 1.00000
[11/09 21:41:26    826s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:41:26    826s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:41:26    826s] Using capacitance table file ...
[11/09 21:41:26    826s] Updating RC grid for preRoute extraction ...
[11/09 21:41:26    826s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:26    826s] Initializing multi-corner resistance tables ...
[11/09 21:41:26    826s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1853.945M)
[11/09 21:41:26    826s] <CMD> setOptMode -yieldEffort none
[11/09 21:41:26    826s] <CMD> setOptMode -highEffort
[11/09 21:41:26    826s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[11/09 21:41:26    826s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:41:26    826s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:41:26    826s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:41:26    826s] <CMD> setOptMode -noSimplifyNetlist
[11/09 21:41:26    826s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[11/09 21:41:26    826s] <CMD> optDesign -postCTS -hold
[11/09 21:41:26    826s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:41:26    826s] GigaOpt running with 1 threads.
[11/09 21:41:26    826s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:41:26    826s] #spOpts: mergeVia=F 
[11/09 21:41:26    826s] Core basic site is core
[11/09 21:41:26    826s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:26    826s] #spOpts: mergeVia=F 
[11/09 21:41:26    826s] #spOpts: mergeVia=F 
[11/09 21:41:27    826s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:41:27    826s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:41:27    826s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:41:27    826s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:41:27    826s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:41:27    826s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:41:27    826s] 	...
[11/09 21:41:27    826s] 	Reporting only the 20 first cells found...
[11/09 21:41:27    826s] 
[11/09 21:41:27    826s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1851.8M, totSessionCpu=0:13:47 **
[11/09 21:41:27    826s] *** optDesign -postCTS ***
[11/09 21:41:27    826s] DRC Margin: user margin 0.0
[11/09 21:41:27    826s] Hold Target Slack: user slack 0
[11/09 21:41:27    826s] Setup Target Slack: user slack 0;
[11/09 21:41:27    826s] Summary for sequential cells idenfication: 
[11/09 21:41:27    826s] Identified SBFF number: 3
[11/09 21:41:27    826s] Identified MBFF number: 0
[11/09 21:41:27    826s] Not identified SBFF number: 0
[11/09 21:41:27    826s] Not identified MBFF number: 0
[11/09 21:41:27    826s] Number of sequential cells which are not FFs: 1
[11/09 21:41:27    826s] 
[11/09 21:41:27    826s] Start to check current routing status for nets...
[11/09 21:41:27    826s] Using hname+ instead name for net compare
[11/09 21:41:27    826s] All nets are already routed correctly.
[11/09 21:41:27    826s] End to check current routing status for nets (mem=1851.8M)
[11/09 21:41:27    826s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1918.5M
[11/09 21:41:27    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:47 mem=1918.5M
[11/09 21:41:27    826s] Compute RC Scale Done ...
[11/09 21:41:27    826s] *info: All cells identified as Buffer and Delay cells:
[11/09 21:41:27    826s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[11/09 21:41:27    826s] *info: ------------------------------------------------------------------
[11/09 21:41:27    826s] *info: (dly) CLKBUF3           -  osu05_stdcells
[11/09 21:41:27    826s] *info: (dly) CLKBUF2           -  osu05_stdcells
[11/09 21:41:27    826s] *info: (buf) BUFX2             -  osu05_stdcells
[11/09 21:41:27    826s] *info: (buf) BUFX4             -  osu05_stdcells
[11/09 21:41:27    826s] *info: (buf) CLKBUF1           -  osu05_stdcells
[11/09 21:41:27    826s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:41:27    826s] ### Creating PhyDesignMc. totSessionCpu=0:13:47 mem=1965.2M
[11/09 21:41:27    826s] #spOpts: mergeVia=F 
[11/09 21:41:27    826s] Core basic site is core
[11/09 21:41:27    826s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:27    826s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:47 mem=1965.2M
[11/09 21:41:27    826s] GigaOpt Hold Optimizer is used
[11/09 21:41:27    826s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:47 mem=1965.2M ***
[11/09 21:41:27    826s] Effort level <high> specified for reg2reg path_group
[11/09 21:41:27    826s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:41:27    826s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:41:27    826s] #################################################################################
[11/09 21:41:27    826s] # Design Stage: PreRoute
[11/09 21:41:27    826s] # Design Name: layout_lab_design
[11/09 21:41:27    826s] # Design Mode: 90nm
[11/09 21:41:27    826s] # Analysis Mode: MMMC OCV 
[11/09 21:41:27    826s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:27    826s] # Signoff Settings: SI On 
[11/09 21:41:27    826s] #################################################################################
[11/09 21:41:27    826s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:27    826s] Calculate late delays in OCV mode...
[11/09 21:41:27    826s] Calculate early delays in OCV mode...
[11/09 21:41:27    826s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:41:27    826s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:27    826s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 706. 
[11/09 21:41:27    826s] Total number of fetched objects 708
[11/09 21:41:27    826s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:27    826s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:41:27    826s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[11/09 21:41:27    826s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[11/09 21:41:27    826s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[11/09 21:41:27    826s] Done building hold timer [2365 node(s), 3068 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[11/09 21:41:27    826s]  
_______________________________________________________________________
[11/09 21:41:27    826s] #################################################################################
[11/09 21:41:27    826s] # Design Stage: PreRoute
[11/09 21:41:27    826s] # Design Name: layout_lab_design
[11/09 21:41:27    826s] # Design Mode: 90nm
[11/09 21:41:27    826s] # Analysis Mode: MMMC OCV 
[11/09 21:41:27    826s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:41:27    826s] # Signoff Settings: SI On 
[11/09 21:41:27    826s] #################################################################################
[11/09 21:41:27    827s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:41:27    827s] Calculate early delays in OCV mode...
[11/09 21:41:27    827s] Calculate late delays in OCV mode...
[11/09 21:41:27    827s] Topological Sorting (CPU = 0:00:00.0, MEM = 1963.2M, InitMEM = 1963.2M)
[11/09 21:41:27    827s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:41:27    827s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:41:27    827s] Total number of fetched objects 708
[11/09 21:41:27    827s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:41:27    827s] End delay calculation. (MEM=1971.45 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:41:27    827s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1971.4M) ***
[11/09 21:41:27    827s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:13:47 mem=1971.4M)
[11/09 21:41:27    827s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:13:47 mem=1971.4M ***
[11/09 21:41:27    827s] *info: category slack lower bound [L -6085.0] default
[11/09 21:41:27    827s] *info: category slack lower bound [H -6085.0] reg2reg 
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s]          WNS    reg2regWNS
[11/09 21:41:27    827s]    -6.085 ns     -6.085 ns
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.085  | -6.085  | -2.709  |
|           TNS (ns):|-196.376 |-189.769 | -6.607  |
|    Violating Paths:|   68    |   64    |    4    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -16.007 | -3.498  | -16.007 |
|           TNS (ns):| -1073.8 |-180.455 | -1010.2 |
|    Violating Paths:|   206   |   133   |   151   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.339%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[11/09 21:41:27    827s] Identified SBFF number: 3
[11/09 21:41:27    827s] Identified MBFF number: 0
[11/09 21:41:27    827s] Not identified SBFF number: 0
[11/09 21:41:27    827s] Not identified MBFF number: 0
[11/09 21:41:27    827s] Number of sequential cells which are not FFs: 1
[11/09 21:41:27    827s] 
[11/09 21:41:27    827s] Summary for sequential cells idenfication: 
[11/09 21:41:27    827s] Identified SBFF number: 3
[11/09 21:41:27    827s] Identified MBFF number: 0
[11/09 21:41:27    827s] Not identified SBFF number: 0
[11/09 21:41:27    827s] Not identified MBFF number: 0
[11/09 21:41:27    827s] Number of sequential cells which are not FFs: 1
[11/09 21:41:27    827s] 
[11/09 21:41:27    827s] 
[11/09 21:41:27    827s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[11/09 21:41:27    827s] *Info: worst delay setup view: osu05
[11/09 21:41:27    827s] Footprint list for hold buffering (delay unit: ps)
[11/09 21:41:27    827s] =================================================================
[11/09 21:41:27    827s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/09 21:41:27    827s] ------------------------------------------------------------------
[11/09 21:41:27    827s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[11/09 21:41:27    827s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[11/09 21:41:27    827s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[11/09 21:41:27    827s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[11/09 21:41:27    827s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[11/09 21:41:27    827s] =================================================================
[11/09 21:41:27    827s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1899.0M, totSessionCpu=0:13:47 **
[11/09 21:41:27    827s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1899.0M
[11/09 21:41:27    827s] ### Creating LA Mngr, finished. totSessionCpu=0:13:47 mem=1899.0M
[11/09 21:41:27    827s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[11/09 21:41:27    827s] *info: Run optDesign holdfix with 1 thread.
[11/09 21:41:27    827s] Info: 16 io nets excluded
[11/09 21:41:27    827s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s]    Hold Timing Summary  - Initial 
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s]  Target slack: 0.000 ns
[11/09 21:41:27    827s] View: osu05 
[11/09 21:41:27    827s] 	WNS: -9.060 
[11/09 21:41:27    827s] 	TNS: -618.500 
[11/09 21:41:27    827s] 	VP: 135 
[11/09 21:41:27    827s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s]    Setup Timing Summary  - Initial 
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s]  Target slack: 0.000 ns
[11/09 21:41:27    827s] View: osu05 
[11/09 21:41:27    827s] 	WNS: -6.085 
[11/09 21:41:27    827s] 	TNS: -196.376 
[11/09 21:41:27    827s] 	VP: 68 
[11/09 21:41:27    827s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D 
[11/09 21:41:27    827s] --------------------------------------------------- 
[11/09 21:41:27    827s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:41:27    827s] ### Creating PhyDesignMc. totSessionCpu=0:13:47 mem=2032.5M
[11/09 21:41:27    827s] #spOpts: mergeVia=F 
[11/09 21:41:28    827s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:47 mem=2032.5M
[11/09 21:41:28    827s] 
[11/09 21:41:28    827s] *** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:13:47 mem=2032.5M density=0.339% ***
[11/09 21:41:28    827s] Optimizer Target Slack 0.000 StdDelay is 0.066  
[11/09 21:41:28    827s] 
[11/09 21:41:28    827s] Phase I ......
[11/09 21:41:28    827s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:41:28    827s] *info: Levelized Batch Commit is enabled
[11/09 21:41:28    827s] Executing transform: ECO Safe Resize
[11/09 21:41:28    827s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:28    827s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:41:28    827s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:28    827s] Worst hold path end point:
[11/09 21:41:28    827s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:28    827s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:28    827s] |   0|  -9.060|  -618.50|     135|          0|       0(     0)|     0.34%|   0:00:01.0|  2032.5M|
[11/09 21:41:28    827s] Worst hold path end point:
[11/09 21:41:28    827s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:28    827s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:28    827s] |   1|  -9.060|  -618.50|     135|          0|       0(     0)|     0.34%|   0:00:01.0|  2032.5M|
[11/09 21:41:28    827s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:28    827s] Executing transform: AddBuffer + LegalResize
[11/09 21:41:28    827s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:28    827s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:41:28    827s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:28    827s] Worst hold path end point:
[11/09 21:41:28    827s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:28    827s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:28    827s] |   0|  -9.060|  -618.50|     135|          0|       0(     0)|     0.34%|   0:00:01.0|  2032.5M|
[11/09 21:41:29    829s] Worst hold path end point:
[11/09 21:41:29    829s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:29    829s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:29    829s] |   1|  -8.032|  -547.79|     117|        149|       0(     0)|     0.48%|   0:00:02.0|  2051.6M|
[11/09 21:41:32    831s] Worst hold path end point:
[11/09 21:41:32    831s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:32    831s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:32    831s] |   2|  -7.886|  -490.39|     101|        138|       0(     0)|     0.58%|   0:00:05.0|  2051.6M|
[11/09 21:41:34    833s] Worst hold path end point:
[11/09 21:41:34    833s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:34    833s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:34    833s] |   3|  -7.511|  -447.99|      92|        110|       0(     0)|     0.66%|   0:00:07.0|  2032.5M|
[11/09 21:41:36    836s] Worst hold path end point:
[11/09 21:41:36    836s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:36    836s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:36    836s] |   4|  -7.354|  -407.82|      89|         93|       0(     0)|     0.75%|   0:00:09.0|  2032.5M|
[11/09 21:41:38    837s] Worst hold path end point:
[11/09 21:41:38    837s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:38    837s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:38    837s] |   5|  -7.204|  -368.91|      87|         76|       0(     0)|     0.80%|   0:00:11.0|  2032.5M|
[11/09 21:41:39    839s] Worst hold path end point:
[11/09 21:41:39    839s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:39    839s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:39    839s] |   6|  -7.185|  -332.11|      85|         49|       1(     0)|     0.83%|   0:00:12.0|  2051.6M|
[11/09 21:41:40    840s] Worst hold path end point:
[11/09 21:41:40    840s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:40    840s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:40    840s] |   7|  -7.185|  -299.41|      85|         27|       0(     0)|     0.85%|   0:00:13.0|  2051.6M|
[11/09 21:41:41    841s] Worst hold path end point:
[11/09 21:41:41    841s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:41    841s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:41    841s] |   8|  -7.185|  -269.01|      84|         20|       0(     0)|     0.86%|   0:00:14.0|  2051.6M|
[11/09 21:41:42    841s] Worst hold path end point:
[11/09 21:41:42    841s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:42    841s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:42    841s] |   9|  -7.185|  -255.01|      82|         19|       0(     0)|     0.87%|   0:00:15.0|  2051.6M|
[11/09 21:41:42    842s] Worst hold path end point:
[11/09 21:41:42    842s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:42    842s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:42    842s] |  10|  -7.185|  -251.23|      82|         13|       0(     0)|     0.89%|   0:00:15.0|  2051.6M|
[11/09 21:41:43    842s] Worst hold path end point:
[11/09 21:41:43    842s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:43    842s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:43    842s] |  11|  -7.185|  -247.61|      82|         13|       0(     0)|     0.90%|   0:00:16.0|  2051.6M|
[11/09 21:41:43    843s] Worst hold path end point:
[11/09 21:41:43    843s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:43    843s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:43    843s] |  12|  -7.185|  -244.55|      81|         12|       0(     0)|     0.91%|   0:00:16.0|  2051.6M|
[11/09 21:41:44    843s] Worst hold path end point:
[11/09 21:41:44    843s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:44    843s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:44    843s] |  13|  -7.185|  -242.89|      79|          8|       0(     0)|     0.92%|   0:00:17.0|  2051.6M|
[11/09 21:41:44    844s] Worst hold path end point:
[11/09 21:41:44    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:44    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:44    844s] |  14|  -7.185|  -242.36|      78|          8|       0(     0)|     0.93%|   0:00:17.0|  2051.6M|
[11/09 21:41:44    844s] Worst hold path end point:
[11/09 21:41:44    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:44    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:44    844s] |  15|  -7.185|  -242.27|      77|          8|       0(     0)|     0.93%|   0:00:17.0|  2032.5M|
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |  16|  -7.185|  -242.27|      77|          3|       0(     0)|     0.93%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |  17|  -7.185|  -242.27|      77|          1|       0(     0)|     0.93%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |  18|  -7.185|  -242.27|      77|          1|       0(     0)|     0.93%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |  19|  -7.185|  -242.27|      77|          0|       0(     0)|     0.93%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    844s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:45    844s] 
[11/09 21:41:45    844s] *info:    Total 748 cells added for Phase I
[11/09 21:41:45    844s] *info:    Total 1 instances resized for Phase I
[11/09 21:41:45    844s] *info:        in which 0 FF resizing 
[11/09 21:41:45    844s] --------------------------------------------------- 
[11/09 21:41:45    844s]    Hold Timing Summary  - Phase I 
[11/09 21:41:45    844s] --------------------------------------------------- 
[11/09 21:41:45    844s]  Target slack: 0.000 ns
[11/09 21:41:45    844s] View: osu05 
[11/09 21:41:45    844s] 	WNS: -7.185 
[11/09 21:41:45    844s] 	TNS: -242.268 
[11/09 21:41:45    844s] 	VP: 77 
[11/09 21:41:45    844s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:41:45    844s] --------------------------------------------------- 
[11/09 21:41:45    844s]    Setup Timing Summary  - Phase I 
[11/09 21:41:45    844s] --------------------------------------------------- 
[11/09 21:41:45    844s]  Target slack: 0.000 ns
[11/09 21:41:45    844s] View: osu05 
[11/09 21:41:45    844s] 	WNS: -6.924 
[11/09 21:41:45    844s] 	TNS: -197.099 
[11/09 21:41:45    844s] 	VP: 68 
[11/09 21:41:45    844s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D 
[11/09 21:41:45    844s] --------------------------------------------------- 
[11/09 21:41:45    844s] 
[11/09 21:41:45    844s] Phase II ......
[11/09 21:41:45    844s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:41:45    844s] *info: Levelized Batch Commit is enabled
[11/09 21:41:45    844s] Executing transform: AddBuffer
[11/09 21:41:45    844s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:45    844s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:41:45    844s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |   0|  -7.185|  -242.27|      77|          0|       0(     0)|     0.93%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |   1|  -6.218|  -223.17|      77|         20|       0(     0)|     0.94%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    844s] Worst hold path end point:
[11/09 21:41:45    844s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    844s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    844s] |   2|  -5.916|  -209.98|      77|         17|       0(     0)|     0.94%|   0:00:18.0|  2032.5M|
[11/09 21:41:45    845s] Worst hold path end point:
[11/09 21:41:45    845s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:45    845s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:45    845s] |   3|  -5.625|  -197.68|      77|         15|       0(     0)|     0.95%|   0:00:18.0|  2032.5M|
[11/09 21:41:46    845s] Worst hold path end point:
[11/09 21:41:46    845s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:46    845s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:46    845s] |   4|  -5.471|  -183.52|      76|          9|       0(     0)|     0.95%|   0:00:19.0|  2032.5M|
[11/09 21:41:46    845s] Worst hold path end point:
[11/09 21:41:46    845s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:46    845s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:46    845s] |   5|  -5.316|  -169.27|      76|          7|       0(     0)|     0.95%|   0:00:19.0|  2032.5M|
[11/09 21:41:46    846s] Worst hold path end point:
[11/09 21:41:46    846s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:46    846s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:46    846s] |   6|  -5.316|  -159.79|      76|         16|       0(     0)|     0.96%|   0:00:19.0|  2032.5M|
[11/09 21:41:47    846s] Worst hold path end point:
[11/09 21:41:47    846s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:47    846s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:47    846s] |   7|  -5.316|  -148.42|      76|         30|       0(     0)|     0.97%|   0:00:20.0|  2032.5M|
[11/09 21:41:48    847s] Worst hold path end point:
[11/09 21:41:48    847s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:48    847s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:48    847s] |   8|  -5.316|  -138.17|      76|         28|       0(     0)|     0.98%|   0:00:21.0|  2032.5M|
[11/09 21:41:49    848s] Worst hold path end point:
[11/09 21:41:49    848s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:49    848s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:49    848s] |   9|  -5.316|  -125.94|      76|         28|       0(     0)|     0.99%|   0:00:22.0|  2032.5M|
[11/09 21:41:49    849s] Worst hold path end point:
[11/09 21:41:49    849s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:49    849s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:49    849s] |  10|  -5.316|  -113.86|      76|         35|       0(     0)|     1.00%|   0:00:22.0|  2032.5M|
[11/09 21:41:50    850s] Worst hold path end point:
[11/09 21:41:50    850s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:50    850s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:50    850s] |  11|  -5.316|  -101.51|      76|         36|       0(     0)|     1.01%|   0:00:23.0|  2032.5M|
[11/09 21:41:51    850s] Worst hold path end point:
[11/09 21:41:51    850s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:51    850s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:51    850s] |  12|  -5.316|   -90.44|      76|         35|       0(     0)|     1.03%|   0:00:24.0|  2032.5M|
[11/09 21:41:52    851s] Worst hold path end point:
[11/09 21:41:52    851s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:52    851s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:52    851s] |  13|  -5.316|   -79.12|      73|         34|       0(     0)|     1.04%|   0:00:25.0|  2032.5M|
[11/09 21:41:52    852s] Worst hold path end point:
[11/09 21:41:52    852s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:52    852s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:52    852s] |  14|  -5.316|   -68.27|      69|         34|       0(     0)|     1.05%|   0:00:25.0|  2032.5M|
[11/09 21:41:53    853s] Worst hold path end point:
[11/09 21:41:53    853s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:53    853s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:53    853s] |  15|  -5.316|   -60.47|      54|         30|       0(     0)|     1.06%|   0:00:26.0|  2032.5M|
[11/09 21:41:54    853s] Worst hold path end point:
[11/09 21:41:54    853s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:54    853s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:54    853s] |  16|  -5.316|   -54.88|      48|         19|       0(     0)|     1.07%|   0:00:27.0|  2032.5M|
[11/09 21:41:54    854s] Worst hold path end point:
[11/09 21:41:54    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:54    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:54    854s] |  17|  -5.316|   -50.90|      41|         13|       0(     0)|     1.07%|   0:00:27.0|  2032.5M|
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |  18|  -5.316|   -47.49|      35|         11|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |  19|  -5.316|   -45.78|      29|          6|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |  20|  -5.316|   -45.22|      24|          4|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |  21|  -5.316|   -44.97|      23|          2|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |  22|  -5.316|   -44.94|      22|          1|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |  23|  -5.316|   -44.94|      22|          0|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:55    854s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:55    854s] 
[11/09 21:41:55    854s] *info:    Total 430 cells added for Phase II
[11/09 21:41:55    854s] --------------------------------------------------- 
[11/09 21:41:55    854s]    Hold Timing Summary  - Phase II 
[11/09 21:41:55    854s] --------------------------------------------------- 
[11/09 21:41:55    854s]  Target slack: 0.000 ns
[11/09 21:41:55    854s] View: osu05 
[11/09 21:41:55    854s] 	WNS: -5.316 
[11/09 21:41:55    854s] 	TNS: -44.940 
[11/09 21:41:55    854s] 	VP: 22 
[11/09 21:41:55    854s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:41:55    854s] --------------------------------------------------- 
[11/09 21:41:55    854s]    Setup Timing Summary  - Phase II 
[11/09 21:41:55    854s] --------------------------------------------------- 
[11/09 21:41:55    854s]  Target slack: 0.000 ns
[11/09 21:41:55    854s] View: osu05 
[11/09 21:41:55    854s] 	WNS: -6.924 
[11/09 21:41:55    854s] 	TNS: -350.527 
[11/09 21:41:55    854s] 	VP: 71 
[11/09 21:41:55    854s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D 
[11/09 21:41:55    854s] --------------------------------------------------- 
[11/09 21:41:55    854s] 
[11/09 21:41:55    854s] Phase IV ......
[11/09 21:41:55    854s] *info: Multithread Hold Batch Commit is enabled
[11/09 21:41:55    854s] *info: Levelized Batch Commit is enabled
[11/09 21:41:55    854s] Executing transform: AddBuffer
[11/09 21:41:55    854s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:55    854s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[11/09 21:41:55    854s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:55    854s] Worst hold path end point:
[11/09 21:41:55    854s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:55    854s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:55    854s] |   0|  -5.316|   -44.94|      22|          0|       0(     0)|     1.08%|   0:00:28.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   1|  -5.316|   -43.14|      20|         11|       0(     0)|     1.08%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   2|  -5.316|   -41.89|      18|          9|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   3|  -5.316|   -40.72|      18|          7|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   4|  -5.316|   -39.67|      17|          7|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   5|  -5.316|   -38.70|      17|          6|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   6|  -5.316|   -38.02|      13|          6|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   7|  -5.316|   -37.69|      13|          2|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   8|  -5.316|   -37.47|      12|          2|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |   9|  -5.316|   -37.30|      12|          1|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |  10|  -5.316|   -37.14|      12|          1|       0(     0)|     1.09%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |  11|  -5.316|   -36.97|      12|          1|       0(     0)|     1.10%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |  12|  -5.316|   -36.96|      11|          1|       0(     0)|     1.10%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] Worst hold path end point:
[11/09 21:41:56    855s]   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D
[11/09 21:41:56    855s]     net: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHN617_binary_nxt_0 (nrTerm=3)
[11/09 21:41:56    855s] |  13|  -5.316|   -36.96|      11|          0|       0(     0)|     1.10%|   0:00:29.0|  2032.5M|
[11/09 21:41:56    855s] +-----------------------------------------------------------------------------------------------+
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] *info:    Total 54 cells added for Phase IV
[11/09 21:41:56    855s] --------------------------------------------------- 
[11/09 21:41:56    855s]    Hold Timing Summary  - Phase IV 
[11/09 21:41:56    855s] --------------------------------------------------- 
[11/09 21:41:56    855s]  Target slack: 0.000 ns
[11/09 21:41:56    855s] View: osu05 
[11/09 21:41:56    855s] 	WNS: -5.316 
[11/09 21:41:56    855s] 	TNS: -36.960 
[11/09 21:41:56    855s] 	VP: 11 
[11/09 21:41:56    855s] 	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]/D 
[11/09 21:41:56    855s] --------------------------------------------------- 
[11/09 21:41:56    855s]    Setup Timing Summary  - Phase IV 
[11/09 21:41:56    855s] --------------------------------------------------- 
[11/09 21:41:56    855s]  Target slack: 0.000 ns
[11/09 21:41:56    855s] View: osu05 
[11/09 21:41:56    855s] 	WNS: -6.924 
[11/09 21:41:56    855s] 	TNS: -350.555 
[11/09 21:41:56    855s] 	VP: 71 
[11/09 21:41:56    855s] 	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D 
[11/09 21:41:56    855s] --------------------------------------------------- 
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] *** Finished Core Fixing (fixHold) cpu=0:00:28.7 real=0:00:29.0 totSessionCpu=0:14:16 mem=2032.5M density=1.095% ***
[11/09 21:41:56    855s] *info:
[11/09 21:41:56    855s] *info: Added a total of 1232 cells to fix/reduce hold violation
[11/09 21:41:56    855s] *info:          in which 638 termBuffering
[11/09 21:41:56    855s] *info:
[11/09 21:41:56    855s] *info: Summary: 
[11/09 21:41:56    855s] *info:          532 cells of type 'BUFX2' (3.0, 	9.254) used
[11/09 21:41:56    855s] *info:          151 cells of type 'BUFX4' (4.0, 	4.642) used
[11/09 21:41:56    855s] *info:          140 cells of type 'CLKBUF1' (9.0, 	4.614) used
[11/09 21:41:56    855s] *info:           89 cells of type 'CLKBUF2' (13.0, 	4.614) used
[11/09 21:41:56    855s] *info:          320 cells of type 'CLKBUF3' (17.0, 	4.619) used
[11/09 21:41:56    855s] *info:
[11/09 21:41:56    855s] *info:
[11/09 21:41:56    855s] *info: Total 1 instances resized
[11/09 21:41:56    855s] *info:       in which 0 FF resizing
[11/09 21:41:56    855s] *info:
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] =======================================================================
[11/09 21:41:56    855s]                 Reasons for remaining hold violations
[11/09 21:41:56    855s] =======================================================================
[11/09 21:41:56    855s] *info: Total 103 net(s) have violated hold timing slacks.
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] Buffering failure reasons
[11/09 21:41:56    855s] ------------------------------------------------
[11/09 21:41:56    855s] *info:    12 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[11/09 21:41:56    855s] *info:     7 net(s): Could not be fixed because of hold slack degradation.
[11/09 21:41:56    855s] *info:     3 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[11/09 21:41:56    855s] *info:    81 net(s): Could not be fixed because of small ROI in the move tried.
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] Resizing failure reasons
[11/09 21:41:56    855s] ------------------------------------------------
[11/09 21:41:56    855s] *info:     2 net(s): Could not be fixed because of internal reason: FTermNode.
[11/09 21:41:56    855s] *info:     2 net(s): Could not be fixed because instance couldn't be resized.
[11/09 21:41:56    855s] *info:    72 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] *** Starting refinePlace (0:14:16 mem=2068.5M) ***
[11/09 21:41:56    855s] Total net bbox length = 3.134e+05 (1.894e+05 1.240e+05) (ext = 4.672e+04)
[11/09 21:41:56    855s] Starting refinePlace ...
[11/09 21:41:56    855s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:56    855s] default core: bins with density >  0.75 = 0.551 % ( 6 / 1089 )
[11/09 21:41:56    855s] Density distribution unevenness ratio = 97.254%
[11/09 21:41:56    855s]   Spread Effort: high, pre-route mode, useDDP on.
[11/09 21:41:56    855s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2068.5MB) @(0:14:16 - 0:14:16).
[11/09 21:41:56    855s] Move report: preRPlace moves 461 insts, mean move: 17.11 um, max move: 104.40 um
[11/09 21:41:56    855s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1176_fiforeg_3_3): (7056.00, 351.00) --> (6981.60, 381.00)
[11/09 21:41:56    855s] 	Length: 13 sites, height: 1 rows, site name: core, cell type: CLKBUF2
[11/09 21:41:56    855s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:41:56    855s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:41:56    855s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2068.5MB) @(0:14:16 - 0:14:16).
[11/09 21:41:56    855s] Move report: Detail placement moves 461 insts, mean move: 17.11 um, max move: 104.40 um
[11/09 21:41:56    855s] 	Max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1176_fiforeg_3_3): (7056.00, 351.00) --> (6981.60, 381.00)
[11/09 21:41:56    855s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2068.5MB
[11/09 21:41:56    855s] Statistics of distance of Instance movement in refine placement:
[11/09 21:41:56    855s]   maximum (X+Y) =       104.40 um
[11/09 21:41:56    855s]   inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1176_fiforeg_3_3) with max move: (7056, 351) -> (6981.6, 381)
[11/09 21:41:56    855s]   mean    (X+Y) =        17.11 um
[11/09 21:41:56    855s] Summary Report:
[11/09 21:41:56    855s] Instances move: 461 (out of 1912 movable)
[11/09 21:41:56    855s] Instances flipped: 0
[11/09 21:41:56    855s] Mean displacement: 17.11 um
[11/09 21:41:56    855s] Max displacement: 104.40 um (Instance: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1176_fiforeg_3_3) (7056, 351) -> (6981.6, 381)
[11/09 21:41:56    855s] 	Length: 13 sites, height: 1 rows, site name: core, cell type: CLKBUF2
[11/09 21:41:56    855s] Total instances moved : 461
[11/09 21:41:56    855s] Total net bbox length = 3.183e+05 (1.929e+05 1.255e+05) (ext = 4.675e+04)
[11/09 21:41:56    855s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2068.5MB
[11/09 21:41:56    855s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2068.5MB) @(0:14:16 - 0:14:16).
[11/09 21:41:56    855s] *** Finished refinePlace (0:14:16 mem=2068.5M) ***
[11/09 21:41:56    855s] *** maximum move = 104.40 um ***
[11/09 21:41:56    855s] *** Finished re-routing un-routed nets (2068.5M) ***
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2068.5M) ***
[11/09 21:41:56    855s] *** Finish Post CTS Hold Fixing (cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=0:14:16 mem=2068.5M density=1.095%) ***
[11/09 21:41:56    855s] *** Steiner Routed Nets: 77.887%; Threshold: 100; Threshold for Hold: 100
[11/09 21:41:56    855s] ### Creating LA Mngr. totSessionCpu=0:14:16 mem=1909.0M
[11/09 21:41:56    855s] ### Creating LA Mngr, finished. totSessionCpu=0:14:16 mem=1909.0M
[11/09 21:41:56    855s] Re-routed 0 nets
[11/09 21:41:56    855s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/09 21:41:56    855s] Summary for sequential cells idenfication: 
[11/09 21:41:56    855s] Identified SBFF number: 3
[11/09 21:41:56    855s] Identified MBFF number: 0
[11/09 21:41:56    855s] Not identified SBFF number: 0
[11/09 21:41:56    855s] Not identified MBFF number: 0
[11/09 21:41:56    855s] Number of sequential cells which are not FFs: 1
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] Summary for sequential cells idenfication: 
[11/09 21:41:56    855s] Identified SBFF number: 3
[11/09 21:41:56    855s] Identified MBFF number: 0
[11/09 21:41:56    855s] Not identified SBFF number: 0
[11/09 21:41:56    855s] Not identified MBFF number: 0
[11/09 21:41:56    855s] Number of sequential cells which are not FFs: 1
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] GigaOpt: WNS changes after routing: -6.085 -> -6.924 (bump = 0.839)
[11/09 21:41:56    855s] Begin: GigaOpt postEco optimization
[11/09 21:41:56    855s] Summary for sequential cells idenfication: 
[11/09 21:41:56    855s] Identified SBFF number: 3
[11/09 21:41:56    855s] Identified MBFF number: 0
[11/09 21:41:56    855s] Not identified SBFF number: 0
[11/09 21:41:56    855s] Not identified MBFF number: 0
[11/09 21:41:56    855s] Number of sequential cells which are not FFs: 1
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] Info: 16 io nets excluded
[11/09 21:41:56    855s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:41:56    855s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:41:56    855s] ### Creating PhyDesignMc. totSessionCpu=0:14:16 mem=1907.0M
[11/09 21:41:56    855s] #spOpts: mergeVia=F 
[11/09 21:41:56    855s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:16 mem=1907.0M
[11/09 21:41:56    855s] Summary for sequential cells idenfication: 
[11/09 21:41:56    855s] Identified SBFF number: 3
[11/09 21:41:56    855s] Identified MBFF number: 0
[11/09 21:41:56    855s] Not identified SBFF number: 0
[11/09 21:41:56    855s] Not identified MBFF number: 0
[11/09 21:41:56    855s] Number of sequential cells which are not FFs: 1
[11/09 21:41:56    855s] 
[11/09 21:41:56    855s] ### Creating LA Mngr. totSessionCpu=0:14:16 mem=1909.0M
[11/09 21:41:56    855s] ### Creating LA Mngr, finished. totSessionCpu=0:14:16 mem=1909.0M
[11/09 21:41:56    856s] *info: 16 io nets excluded
[11/09 21:41:56    856s] *info: 2 clock nets excluded
[11/09 21:41:56    856s] *info: 2 special nets excluded.
[11/09 21:41:56    856s] *info: 11 no-driver nets excluded.
[11/09 21:41:57    856s] ** GigaOpt Optimizer WNS Slack -6.924 TNS Slack -350.555 Density 1.10
[11/09 21:41:57    856s] Optimizer WNS Pass 0
[11/09 21:41:57    856s] Active Path Group: reg2reg  
[11/09 21:41:57    856s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:57    856s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:41:57    856s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:57    856s] |  -6.924|   -6.924|-343.960| -350.555|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -6.569|   -6.569|-324.883| -331.478|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -6.538|   -6.538|-324.786| -331.382|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -6.136|   -6.136|-303.025| -309.620|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.980|   -5.980|-297.631| -304.226|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.792|   -5.792|-289.381| -295.976|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.755|   -5.755|-311.745| -318.340|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.715|   -5.715|-311.549| -318.144|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.633|   -5.633|-311.114| -317.710|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.598|   -5.598|-311.079| -317.675|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.553|   -5.553|-311.122| -317.717|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.517|   -5.517|-310.200| -316.795|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:57    856s] |  -5.483|   -5.483|-309.132| -315.727|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:41:57    857s] |  -5.457|   -5.457|-302.378| -308.973|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:58    857s] |  -5.376|   -5.376|-300.898| -307.493|     1.10%|   0:00:01.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:58    857s] |  -5.339|   -5.339|-299.379| -306.556|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:58    857s] |  -5.334|   -5.334|-292.703| -299.880|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:58    857s] |  -5.324|   -5.324|-296.070| -303.246|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:58    857s] |  -5.259|   -5.259|-296.016| -303.193|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:58    858s] |  -5.224|   -5.224|-299.942| -307.119|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:59    858s] |  -5.224|   -5.224|-299.589| -306.766|     1.10%|   0:00:01.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:59    858s] |  -5.217|   -5.217|-299.100| -306.276|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:59    858s] |  -5.178|   -5.178|-296.966| -304.142|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:59    858s] |  -5.178|   -5.178|-296.966| -304.142|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:41:59    858s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:59    858s] 
[11/09 21:41:59    858s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=2058.5M) ***
[11/09 21:41:59    858s] Active Path Group: default 
[11/09 21:41:59    858s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:59    858s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:41:59    858s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:41:59    858s] |  -2.698|   -5.178| -84.663| -304.142|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:41:59    858s] |  -2.330|   -5.178| -83.149| -303.775|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:41:59    859s] |  -2.163|   -5.178| -81.769| -303.583|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:41:59    859s] |  -2.053|   -5.178| -80.381| -303.497|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:41:59    859s] |  -2.001|   -5.178| -78.992| -302.108|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:41:59    859s] |  -1.964|   -5.178| -76.901| -302.108|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:41:59    859s] |  -1.905|   -5.178| -75.399| -302.108|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D  |
[11/09 21:41:59    859s] |  -1.776|   -5.178| -70.591| -300.761|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:41:59    859s] |  -1.741|   -5.178| -66.483| -300.684|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:41:59    859s] |  -1.585|   -5.178| -60.667| -298.903|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:42:00    859s] |  -1.561|   -5.178| -60.397| -298.633|     1.10%|   0:00:01.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:42:00    859s] |  -1.542|   -5.178| -58.494| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:42:00    859s] |  -1.542|   -5.178| -58.494| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:42:00    859s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    859s] 
[11/09 21:42:00    859s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2058.5M) ***
[11/09 21:42:00    859s] 
[11/09 21:42:00    859s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=2058.5M) ***
[11/09 21:42:00    859s] ** GigaOpt Optimizer WNS Slack -5.178 TNS Slack -299.388 Density 1.10
[11/09 21:42:00    859s] *** Starting refinePlace (0:14:20 mem=2068.5M) ***
[11/09 21:42:00    859s] Total net bbox length = 3.226e+05 (1.951e+05 1.275e+05) (ext = 5.696e+04)
[11/09 21:42:00    859s] Starting refinePlace ...
[11/09 21:42:00    859s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:42:00    859s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:42:00    859s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2068.5MB) @(0:14:20 - 0:14:20).
[11/09 21:42:00    859s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:42:00    859s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2068.5MB
[11/09 21:42:00    859s] Statistics of distance of Instance movement in refine placement:
[11/09 21:42:00    859s]   maximum (X+Y) =         0.00 um
[11/09 21:42:00    859s]   mean    (X+Y) =         0.00 um
[11/09 21:42:00    859s] Summary Report:
[11/09 21:42:00    859s] Instances move: 0 (out of 1939 movable)
[11/09 21:42:00    859s] Instances flipped: 0
[11/09 21:42:00    859s] Mean displacement: 0.00 um
[11/09 21:42:00    859s] Max displacement: 0.00 um 
[11/09 21:42:00    859s] Total instances moved : 0
[11/09 21:42:00    859s] Total net bbox length = 3.226e+05 (1.951e+05 1.275e+05) (ext = 5.696e+04)
[11/09 21:42:00    859s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2068.5MB
[11/09 21:42:00    859s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2068.5MB) @(0:14:20 - 0:14:20).
[11/09 21:42:00    859s] *** Finished refinePlace (0:14:20 mem=2068.5M) ***
[11/09 21:42:00    859s] *** maximum move = 0.00 um ***
[11/09 21:42:00    859s] *** Finished re-routing un-routed nets (2068.5M) ***
[11/09 21:42:00    859s] 
[11/09 21:42:00    859s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2068.5M) ***
[11/09 21:42:00    859s] ** GigaOpt Optimizer WNS Slack -5.178 TNS Slack -299.388 Density 1.10
[11/09 21:42:00    859s] 
[11/09 21:42:00    859s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=2068.5M) ***
[11/09 21:42:00    859s] 
[11/09 21:42:00    859s] End: GigaOpt postEco optimization
[11/09 21:42:00    859s] GigaOpt: WNS changes after postEco optimization: -6.085 -> -5.178 (bump = -0.907)
[11/09 21:42:00    859s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 21:42:00    859s] *** Steiner Routed Nets: 78.292%; Threshold: 100; Threshold for Hold: 100
[11/09 21:42:00    859s] ### Creating LA Mngr. totSessionCpu=0:14:20 mem=2023.4M
[11/09 21:42:00    859s] ### Creating LA Mngr, finished. totSessionCpu=0:14:20 mem=2023.4M
[11/09 21:42:00    859s] Re-routed 0 nets
[11/09 21:42:00    859s] Begin: GigaOpt Optimization in post-eco TNS mode
[11/09 21:42:00    859s] Info: 16 io nets excluded
[11/09 21:42:00    859s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:42:00    859s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:42:00    859s] ### Creating PhyDesignMc. totSessionCpu=0:14:20 mem=2023.4M
[11/09 21:42:00    859s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:20 mem=2023.4M
[11/09 21:42:00    859s] ### Creating LA Mngr. totSessionCpu=0:14:20 mem=2023.4M
[11/09 21:42:00    859s] ### Creating LA Mngr, finished. totSessionCpu=0:14:20 mem=2023.4M
[11/09 21:42:00    860s] *info: 16 io nets excluded
[11/09 21:42:00    860s] *info: 2 clock nets excluded
[11/09 21:42:00    860s] *info: 2 special nets excluded.
[11/09 21:42:00    860s] *info: 11 no-driver nets excluded.
[11/09 21:42:00    860s] ** GigaOpt Optimizer WNS Slack -5.178 TNS Slack -299.388 Density 1.10
[11/09 21:42:00    860s] Optimizer TNS Opt
[11/09 21:42:00    860s] Active Path Group: reg2reg  
[11/09 21:42:00    860s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    860s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:42:00    860s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    860s] |  -5.178|   -5.178|-294.069| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:42:00    860s] |  -5.178|   -5.178|-294.069| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]/D  |
[11/09 21:42:00    860s] |  -5.178|   -5.178|-294.069| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:42:00    860s] |  -5.178|   -5.178|-294.069| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:42:00    860s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    860s] 
[11/09 21:42:00    860s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2058.5M) ***
[11/09 21:42:00    860s] Active Path Group: default 
[11/09 21:42:00    860s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    860s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:42:00    860s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    860s] |  -1.542|   -5.178| -58.494| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:42:00    860s] |  -1.542|   -5.178| -58.494| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]/D  |
[11/09 21:42:00    860s] |  -1.542|   -5.178| -58.494| -299.388|     1.10%|   0:00:00.0| 2058.5M|     osu05|  default| d_plus                                             |
[11/09 21:42:00    860s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:42:00    860s] 
[11/09 21:42:00    860s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2058.5M) ***
[11/09 21:42:00    860s] 
[11/09 21:42:00    860s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2058.5M) ***
[11/09 21:42:00    860s] 
[11/09 21:42:00    860s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2058.5M) ***
[11/09 21:42:00    860s] 
[11/09 21:42:00    860s] End: GigaOpt Optimization in post-eco TNS mode
[11/09 21:42:00    860s] Reported timing to dir ./timingReports
[11/09 21:42:00    860s] **optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1907.0M, totSessionCpu=0:14:20 **
[11/09 21:42:00    860s] **INFO: Starting Blocking QThread with 1 CPU
[11/09 21:42:00    860s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/09 21:42:00    860s] #################################################################################
[11/09 21:42:00    860s] # Design Stage: PreRoute
[11/09 21:42:00    860s] # Design Name: layout_lab_design
[11/09 21:42:00    860s] # Design Mode: 90nm
[11/09 21:42:00    860s] # Analysis Mode: MMMC OCV 
[11/09 21:42:00    860s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:42:00    860s] # Signoff Settings: SI On 
[11/09 21:42:00    860s] #################################################################################
[11/09 21:42:00    860s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:42:00    860s] Calculate late delays in OCV mode...
[11/09 21:42:00    860s] Calculate early delays in OCV mode...
[11/09 21:42:00    860s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/09 21:42:00    860s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:42:00    860s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1965. 
[11/09 21:42:00    860s] Total number of fetched objects 1967
[11/09 21:42:00    860s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:42:00    860s] End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
[11/09 21:42:00    860s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 0.0M) ***
[11/09 21:42:00    860s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:01.6 mem=0.0M)
[11/09 21:42:02    861s]  
_______________________________________________________________________
[11/09 21:42:03    861s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.178  | -5.178  | -1.542  |
|           TNS (ns):|-299.388 |-294.069 | -58.494 |
|    Violating Paths:|   71    |   67    |   60    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -16.007 | -1.242  | -16.007 |
|           TNS (ns):|-493.774 | -3.046  |-493.016 |
|    Violating Paths:|   127   |    5    |   124   |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.099%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:03.0, MEM=1911.0M
[11/09 21:42:03    861s] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1907.0M, totSessionCpu=0:14:22 **
[11/09 21:42:03    861s] *** Finished optDesign ***
[11/09 21:42:03    861s] 
[11/09 21:42:03    861s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:35.0 real=0:00:36.5)
[11/09 21:42:03    861s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:42:03    861s] <CMD> optDesign -postCTS -drv
[11/09 21:42:03    861s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:42:03    861s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/09 21:42:03    861s] Core basic site is core
[11/09 21:42:03    861s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:42:03    861s] #spOpts: mergeVia=F 
[11/09 21:42:03    861s] GigaOpt running with 1 threads.
[11/09 21:42:03    861s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:42:03    861s] #spOpts: mergeVia=F 
[11/09 21:42:03    861s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:42:03    861s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:42:03    861s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:42:03    861s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:42:03    861s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:42:03    861s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:42:03    861s] 	...
[11/09 21:42:03    861s] 	Reporting only the 20 first cells found...
[11/09 21:42:03    861s] 
[11/09 21:42:03    861s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1871.8M, totSessionCpu=0:14:22 **
[11/09 21:42:03    861s] *** optDesign -postCTS ***
[11/09 21:42:03    861s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 21:42:03    861s] Hold Target Slack: user slack 0
[11/09 21:42:03    861s] Setup Target Slack: user slack 0; extra slack 0.1
[11/09 21:42:03    861s] Multi-VT timing optimization disabled based on library information.
[11/09 21:42:03    861s] Summary for sequential cells idenfication: 
[11/09 21:42:03    861s] Identified SBFF number: 3
[11/09 21:42:03    861s] Identified MBFF number: 0
[11/09 21:42:03    861s] Not identified SBFF number: 0
[11/09 21:42:03    861s] Not identified MBFF number: 0
[11/09 21:42:03    861s] Number of sequential cells which are not FFs: 1
[11/09 21:42:03    861s] 
[11/09 21:42:03    861s] Start to check current routing status for nets...
[11/09 21:42:03    861s] Using hname+ instead name for net compare
[11/09 21:42:03    861s] All nets are already routed correctly.
[11/09 21:42:03    861s] End to check current routing status for nets (mem=1871.8M)
[11/09 21:42:03    861s] #################################################################################
[11/09 21:42:03    861s] # Design Stage: PreRoute
[11/09 21:42:03    861s] # Design Name: layout_lab_design
[11/09 21:42:03    861s] # Design Mode: 90nm
[11/09 21:42:03    861s] # Analysis Mode: MMMC OCV 
[11/09 21:42:03    861s] # Parasitics Mode: No SPEF/RCDB
[11/09 21:42:03    861s] # Signoff Settings: SI Off 
[11/09 21:42:03    861s] #################################################################################
[11/09 21:42:03    861s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:42:03    861s] Calculate early delays in OCV mode...
[11/09 21:42:03    861s] Calculate late delays in OCV mode...
[11/09 21:42:03    861s] Topological Sorting (CPU = 0:00:00.0, MEM = 1869.8M, InitMEM = 1869.8M)
[11/09 21:42:05    863s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:42:05    863s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 9. 
[11/09 21:42:05    863s] Total number of fetched objects 1967
[11/09 21:42:05    863s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:42:05    863s] End delay calculation. (MEM=1915.2 CPU=0:00:01.5 REAL=0:00:02.0)
[11/09 21:42:05    863s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1915.2M) ***
[11/09 21:42:05    863s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:14:24 mem=1915.2M)
[11/09 21:42:05    863s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.336  |
|           TNS (ns):|-297.942 |
|    Violating Paths:|   71    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.099%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1852.0M, totSessionCpu=0:14:24 **
[11/09 21:42:05    863s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:42:05    863s] ### Creating PhyDesignMc. totSessionCpu=0:14:24 mem=1852.0M
[11/09 21:42:05    863s] #spOpts: mergeVia=F 
[11/09 21:42:05    863s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:24 mem=1852.0M
[11/09 21:42:05    863s] *** Starting optimizing excluded clock nets MEM= 1882.0M) ***
[11/09 21:42:05    863s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1882.0M) ***
[11/09 21:42:05    863s] *** Starting optimizing excluded clock nets MEM= 1882.0M) ***
[11/09 21:42:05    863s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1882.0M) ***
[11/09 21:42:05    863s] Effort level <high> specified for reg2reg path_group
[11/09 21:42:05    863s] Reported timing to dir ./timingReports
[11/09 21:42:05    863s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1890.0M, totSessionCpu=0:14:24 **
[11/09 21:42:06    863s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.336  | -5.336  | -1.577  |
|           TNS (ns):|-297.942 |-292.624 | -57.404 |
|    Violating Paths:|   71    |   67    |   60    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.099%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1888.0M, totSessionCpu=0:14:24 **
[11/09 21:42:06    863s] *** Finished optDesign ***
[11/09 21:42:06    863s] 
[11/09 21:42:06    863s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.1 real=0:00:02.4)
[11/09 21:42:06    863s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:42:06    863s] <CMD> all_hold_analysis_views
[11/09 21:42:06    863s] <CMD> all_setup_analysis_views
[11/09 21:42:06    863s] <CMD> getPlaceMode -doneQuickCTS -quiet
[11/09 21:42:06    863s] Checking spec file integrity...
[11/09 21:42:06    863s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[11/09 21:42:06    863s] a) clock tree synthesis is not yet run, or
[11/09 21:42:06    863s] b) clock specification file does not contain AutoCTSRootPin statement, or
[11/09 21:42:06    863s] c) clock specification file mis-spelled clock name
[11/09 21:42:06    863s] 
[11/09 21:42:06    863s] Please correct above error(s) before running CTS.
[11/09 21:42:06    863s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1865.8M) ***
[11/09 21:42:06    863s] <CMD> addFiller -cell FILL
[11/09 21:42:06    863s] Core basic site is core
[11/09 21:42:06    863s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:42:06    864s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:42:19    877s] *INFO: Adding fillers to top-module.
[11/09 21:42:19    877s] *INFO:   Added 1314822 filler insts (cell FILL / prefix FILLER).
[11/09 21:42:19    877s] *INFO: Total 1314822 filler insts added - prefix FILLER (CPU: 0:00:13.3).
[11/09 21:42:19    877s] For 1314822 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
[11/09 21:42:19    877s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[11/09 21:42:19    877s] <CMD> globalNetConnect vdd -type tiehi
[11/09 21:42:19    877s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[11/09 21:42:19    877s] <CMD> globalNetConnect gnd -type tielo
[11/09 21:42:20    877s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[11/09 21:42:20    877s] <CMD> sroute
[11/09 21:42:20    877s] #- Begin sroute (date=11/09 21:42:20, mem=2095.8M)
[11/09 21:42:25    883s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:42:25 2019 ***
[11/09 21:42:25    883s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg143/ece337/Lab10
[11/09 21:42:25    883s] SPECIAL ROUTE ran on machine: ee215lnx16.ecn.purdue.edu (Linux 2.6.32-754.23.1.el6.x86_64 x86_64 1.60Ghz)
[11/09 21:42:25    883s] 
[11/09 21:42:25    883s] Begin option processing ...
[11/09 21:42:25    883s] srouteConnectPowerBump set to false
[11/09 21:42:25    883s] routeSpecial set to true
[11/09 21:42:25    883s] srouteConnectConverterPin set to false
[11/09 21:42:25    883s] srouteFollowCorePinEnd set to 3
[11/09 21:42:25    883s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:42:25    883s] sroutePadPinAllPorts set to true
[11/09 21:42:25    883s] sroutePreserveExistingRoutes set to true
[11/09 21:42:25    883s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:42:25    883s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2971.00 megs.
[11/09 21:42:25    883s] 
[11/09 21:42:25    883s] Reading DB technology information...
[11/09 21:42:25    883s] Finished reading DB technology information.
[11/09 21:42:25    883s] Reading floorplan and netlist information...
[11/09 21:42:30    888s] Finished reading floorplan and netlist information.
[11/09 21:42:31    889s] Read in 6 layers, 3 routing layers, 0 overlap layer
[11/09 21:42:31    889s] Read in 38 macros, 29 used
[11/09 21:42:31    889s] Read in 1316785 components
[11/09 21:42:31    889s]   1316761 core components: 0 unplaced, 1316761 placed, 0 fixed
[11/09 21:42:31    889s]   24 pad components: 0 unplaced, 24 placed, 0 fixed
[11/09 21:42:31    889s] Read in 16 logical pins
[11/09 21:42:31    889s] Read in 16 nets
[11/09 21:42:31    889s] Read in 2 special nets, 2 routed
[11/09 21:42:31    889s] Read in 2633530 terminals
[11/09 21:42:31    889s] Begin power routing ...
[11/09 21:42:33    891s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[11/09 21:42:33    891s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[11/09 21:42:34    891s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
[11/09 21:44:45   1023s] CPU time for FollowPin 131 seconds
[11/09 21:44:47   1025s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
[11/09 21:47:01   1159s] CPU time for FollowPin 134 seconds
[11/09 21:47:04   1162s]   Number of IO ports routed: 0
[11/09 21:47:04   1162s]   Number of Block ports routed: 0
[11/09 21:47:04   1162s]   Number of Stripe ports routed: 0
[11/09 21:47:04   1162s]   Number of Core ports routed: 0
[11/09 21:47:04   1162s]   Number of Pad ports routed: 0
[11/09 21:47:04   1162s]   Number of Power Bump ports routed: 0
[11/09 21:47:04   1162s] End power routing: cpu: 0:04:33, real: 0:04:33, peak: 3555.00 megs.
[11/09 21:47:04   1162s] 
[11/09 21:47:04   1162s] 
[11/09 21:47:04   1162s] 
[11/09 21:47:04   1162s]  Begin updating DB with routing results ...
[11/09 21:47:04   1162s]  Updating DB with 17 via definition ...
[11/09 21:47:04   1162s] sroute created 0 wire.
[11/09 21:47:04   1162s] ViaGen created 0 via and deleted 0 via to avoid violation.
[11/09 21:47:05   1162s] #- End sroute (date=11/09 21:47:05, total cpu=0:04:45, real=0:04:45, peak res=2672.7M, current mem=2672.7M)
[11/09 21:47:05   1162s] <CMD> globalDetailRoute
[11/09 21:47:05   1162s] 
[11/09 21:47:05   1162s] globalDetailRoute
[11/09 21:47:05   1162s] 
[11/09 21:47:05   1162s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:47:05   1162s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:47:05   1162s] #Start globalDetailRoute on Sat Nov  9 21:47:05 2019
[11/09 21:47:05   1162s] #
[11/09 21:47:07   1164s] ### Net info: total nets: 1978
[11/09 21:47:07   1164s] ### Net info: dirty nets: 1524
[11/09 21:47:07   1164s] ### Net info: marked as disconnected nets: 0
[11/09 21:47:07   1165s] ### Net info: fully routed nets: 0
[11/09 21:47:07   1165s] ### Net info: trivial (single pin) nets: 0
[11/09 21:47:07   1165s] ### Net info: unrouted nets: 1978
[11/09 21:47:07   1165s] ### Net info: re-extraction nets: 0
[11/09 21:47:07   1165s] ### Net info: ignored nets: 0
[11/09 21:47:07   1165s] ### Net info: skip routing nets: 0
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:47:08   1166s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:47:08   1166s] #Start routing data preparation.
[11/09 21:47:08   1166s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:47:08   1166s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:47:08   1166s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:47:08   1166s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:47:08   1166s] #Voltage range [0.000 - 5.000] has 1976 nets.
[11/09 21:47:09   1166s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:47:09   1166s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:47:09   1166s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:47:11   1169s] #Regenerating Ggrids automatically.
[11/09 21:47:11   1169s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:47:11   1169s] #Using automatically generated G-grids.
[11/09 21:47:11   1169s] #Done routing data preparation.
[11/09 21:47:11   1169s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2066.32 (MB), peak = 2304.87 (MB)
[11/09 21:47:11   1169s] #Merging special wires...
[11/09 21:47:12   1169s] #
[11/09 21:47:12   1169s] #Connectivity extraction summary:
[11/09 21:47:12   1169s] #1952 (98.69%) nets are without wires.
[11/09 21:47:12   1169s] #26 nets are fixed|skipped|trivial (not extracted).
[11/09 21:47:12   1169s] #Total number of nets = 1978.
[11/09 21:47:12   1169s] #
[11/09 21:47:12   1169s] #Number of eco nets is 0
[11/09 21:47:12   1169s] #
[11/09 21:47:12   1169s] #Start data preparation...
[11/09 21:47:12   1169s] #
[11/09 21:47:12   1169s] #Data preparation is done on Sat Nov  9 21:47:12 2019
[11/09 21:47:12   1169s] #
[11/09 21:47:12   1169s] #Analyzing routing resource...
[11/09 21:47:13   1170s] #Routing resource analysis is done on Sat Nov  9 21:47:13 2019
[11/09 21:47:13   1170s] #
[11/09 21:47:13   1171s] #  Resource Analysis:
[11/09 21:47:13   1171s] #
[11/09 21:47:13   1171s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:47:13   1171s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:47:13   1171s] #  --------------------------------------------------------------
[11/09 21:47:13   1171s] #  Metal 1        H        3467          27       47742     1.63%
[11/09 21:47:13   1171s] #  Metal 2        V        4337          33       47742     0.57%
[11/09 21:47:13   1171s] #  Metal 3        H        3473          21       47742     0.63%
[11/09 21:47:13   1171s] #  --------------------------------------------------------------
[11/09 21:47:13   1171s] #  Total                  11278       0.70%      143226     0.94%
[11/09 21:47:13   1171s] #
[11/09 21:47:13   1171s] #
[11/09 21:47:13   1171s] #
[11/09 21:47:13   1171s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2069.67 (MB), peak = 2304.87 (MB)
[11/09 21:47:13   1171s] #
[11/09 21:47:13   1171s] #start global routing iteration 1...
[11/09 21:47:13   1171s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.51 (MB), peak = 2304.87 (MB)
[11/09 21:47:13   1171s] #
[11/09 21:47:13   1171s] #start global routing iteration 2...
[11/09 21:47:14   1171s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2099.09 (MB), peak = 2304.87 (MB)
[11/09 21:47:14   1171s] #
[11/09 21:47:14   1171s] #start global routing iteration 3...
[11/09 21:47:14   1172s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2099.74 (MB), peak = 2304.87 (MB)
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #start global routing iteration 4...
[11/09 21:47:14   1172s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2100.51 (MB), peak = 2304.87 (MB)
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
[11/09 21:47:14   1172s] #Total number of routable nets = 1952.
[11/09 21:47:14   1172s] #Total number of nets in the design = 1978.
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #1952 routable nets have only global wires.
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #Routed nets constraints summary:
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #        Rules   Unconstrained  
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #      Default            1952  
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #        Total            1952  
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #Routing constraints summary of the whole design:
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #        Rules   Unconstrained  
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #      Default            1952  
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #        Total            1952  
[11/09 21:47:14   1172s] #-----------------------------
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #                 OverCon       OverCon       OverCon       OverCon          
[11/09 21:47:14   1172s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:47:14   1172s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[11/09 21:47:14   1172s] #  --------------------------------------------------------------------------
[11/09 21:47:14   1172s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/09 21:47:14   1172s] #   Metal 2     31(0.07%)     13(0.03%)     13(0.03%)      3(0.01%)   (0.13%)
[11/09 21:47:14   1172s] #   Metal 3     12(0.03%)      5(0.01%)      1(0.00%)      0(0.00%)   (0.04%)
[11/09 21:47:14   1172s] #  --------------------------------------------------------------------------
[11/09 21:47:14   1172s] #     Total     43(0.03%)     18(0.01%)     14(0.01%)      3(0.00%)   (0.05%)
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[11/09 21:47:14   1172s] #  Overflow after GR: 0.02% H + 0.13% V
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #Complete Global Routing.
[11/09 21:47:14   1172s] #Total wire length = 399408 um.
[11/09 21:47:14   1172s] #Total half perimeter of net bounding box = 328761 um.
[11/09 21:47:14   1172s] #Total wire length on LAYER metal1 = 25200 um.
[11/09 21:47:14   1172s] #Total wire length on LAYER metal2 = 168864 um.
[11/09 21:47:14   1172s] #Total wire length on LAYER metal3 = 205344 um.
[11/09 21:47:14   1172s] #Total number of vias = 7743
[11/09 21:47:14   1172s] #Up-Via Summary (total 7743):
[11/09 21:47:14   1172s] #           
[11/09 21:47:14   1172s] #-----------------------
[11/09 21:47:14   1172s] #  Metal 1         4573
[11/09 21:47:14   1172s] #  Metal 2         3170
[11/09 21:47:14   1172s] #-----------------------
[11/09 21:47:14   1172s] #                  7743 
[11/09 21:47:14   1172s] #
[11/09 21:47:14   1172s] #Max overcon = 4 tracks.
[11/09 21:47:14   1172s] #Total overcon = 0.05%.
[11/09 21:47:14   1172s] #Worst layer Gcell overcon rate = 0.04%.
[11/09 21:47:14   1172s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2100.52 (MB), peak = 2304.87 (MB)
[11/09 21:47:14   1172s] #
[11/09 21:47:15   1173s] #
[11/09 21:47:15   1173s] #Connectivity extraction summary:
[11/09 21:47:15   1173s] #Total number of nets = 0.
[11/09 21:47:15   1173s] #
[11/09 21:47:15   1173s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2045.66 (MB), peak = 2304.87 (MB)
[11/09 21:47:15   1173s] #Start Track Assignment.
[11/09 21:47:16   1174s] #Done with 2000 horizontal wires in 2 hboxes and 1984 vertical wires in 2 hboxes.
[11/09 21:47:17   1175s] #Done with 642 horizontal wires in 2 hboxes and 571 vertical wires in 2 hboxes.
[11/09 21:47:18   1176s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[11/09 21:47:18   1176s] #
[11/09 21:47:18   1176s] #Track assignment summary:
[11/09 21:47:18   1176s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:47:18   1176s] #----------------------------------------------------
[11/09 21:47:18   1176s] #M1 	  25277.40 	112.20%  	  0.00%
[11/09 21:47:18   1176s] #M2 	 167357.41 	  0.34%  	  0.00%
[11/09 21:47:18   1176s] #M3 	 203059.21 	  0.31%  	  0.00%
[11/09 21:47:18   1176s] #----------------------------------------------------
[11/09 21:47:18   1176s] #All 	 395694.02  	  7.47% 	  0.00%
[11/09 21:47:18   1176s] #Complete Track Assignment.
[11/09 21:47:18   1176s] #Total wire length = 418493 um.
[11/09 21:47:18   1176s] #Total half perimeter of net bounding box = 328761 um.
[11/09 21:47:18   1176s] #Total wire length on LAYER metal1 = 39189 um.
[11/09 21:47:18   1176s] #Total wire length on LAYER metal2 = 167191 um.
[11/09 21:47:18   1176s] #Total wire length on LAYER metal3 = 212113 um.
[11/09 21:47:18   1176s] #Total number of vias = 7743
[11/09 21:47:18   1176s] #Up-Via Summary (total 7743):
[11/09 21:47:18   1176s] #           
[11/09 21:47:18   1176s] #-----------------------
[11/09 21:47:18   1176s] #  Metal 1         4573
[11/09 21:47:18   1176s] #  Metal 2         3170
[11/09 21:47:18   1176s] #-----------------------
[11/09 21:47:18   1176s] #                  7743 
[11/09 21:47:18   1176s] #
[11/09 21:47:18   1176s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2181.21 (MB), peak = 2304.87 (MB)
[11/09 21:47:18   1176s] #
[11/09 21:47:18   1176s] #Cpu time = 00:00:10
[11/09 21:47:18   1176s] #Elapsed time = 00:00:10
[11/09 21:47:18   1176s] #Increased memory = 148.93 (MB)
[11/09 21:47:18   1176s] #Total memory = 2181.21 (MB)
[11/09 21:47:18   1176s] #Peak memory = 2304.87 (MB)
[11/09 21:47:19   1177s] #
[11/09 21:47:19   1177s] #Connectivity extraction summary:
[11/09 21:47:19   1177s] #Total number of nets = 0.
[11/09 21:47:19   1177s] #
[11/09 21:47:19   1177s] #
[11/09 21:47:19   1177s] #Start Detail Routing..
[11/09 21:47:19   1177s] #start initial detail routing ...
[11/09 21:47:24   1182s] #    number of violations = 2
[11/09 21:47:24   1182s] #
[11/09 21:47:24   1182s] #    By Layer and Type :
[11/09 21:47:24   1182s] #	         MetSpc    Short   Totals
[11/09 21:47:24   1182s] #	metal1        0        0        0
[11/09 21:47:24   1182s] #	metal2        0        0        0
[11/09 21:47:24   1182s] #	metal3        1        1        2
[11/09 21:47:24   1182s] #	Totals        1        1        2
[11/09 21:47:24   1182s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2117.20 (MB), peak = 2304.87 (MB)
[11/09 21:47:24   1182s] #start 1st optimization iteration ...
[11/09 21:47:24   1182s] #    number of violations = 0
[11/09 21:47:24   1182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2117.20 (MB), peak = 2304.87 (MB)
[11/09 21:47:24   1182s] #Complete Detail Routing.
[11/09 21:47:24   1182s] #Total wire length = 388452 um.
[11/09 21:47:24   1182s] #Total half perimeter of net bounding box = 328761 um.
[11/09 21:47:24   1182s] #Total wire length on LAYER metal1 = 30897 um.
[11/09 21:47:24   1182s] #Total wire length on LAYER metal2 = 167933 um.
[11/09 21:47:24   1182s] #Total wire length on LAYER metal3 = 189622 um.
[11/09 21:47:24   1182s] #Total number of vias = 9744
[11/09 21:47:24   1182s] #Up-Via Summary (total 9744):
[11/09 21:47:24   1182s] #           
[11/09 21:47:24   1182s] #-----------------------
[11/09 21:47:24   1182s] #  Metal 1         4872
[11/09 21:47:24   1182s] #  Metal 2         4872
[11/09 21:47:24   1182s] #-----------------------
[11/09 21:47:24   1182s] #                  9744 
[11/09 21:47:24   1182s] #
[11/09 21:47:24   1182s] #Total number of DRC violations = 0
[11/09 21:47:24   1182s] #Cpu time = 00:00:06
[11/09 21:47:24   1182s] #Elapsed time = 00:00:06
[11/09 21:47:24   1182s] #Increased memory = -141.74 (MB)
[11/09 21:47:24   1182s] #Total memory = 2039.47 (MB)
[11/09 21:47:24   1182s] #Peak memory = 2304.87 (MB)
[11/09 21:47:25   1183s] #
[11/09 21:47:25   1183s] #Connectivity extraction summary:
[11/09 21:47:25   1183s] #Total number of nets = 0.
[11/09 21:47:25   1183s] #
[11/09 21:47:25   1183s] #
[11/09 21:47:25   1183s] #Start Detail Routing..
[11/09 21:47:25   1183s] #start initial detail routing ...
[11/09 21:47:25   1183s] #    number of violations = 0
[11/09 21:47:25   1183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2051.61 (MB), peak = 2304.87 (MB)
[11/09 21:47:25   1183s] #start 1st optimization iteration ...
[11/09 21:47:25   1183s] #    number of violations = 0
[11/09 21:47:25   1183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2051.98 (MB), peak = 2304.87 (MB)
[11/09 21:47:25   1183s] #Complete Detail Routing.
[11/09 21:47:25   1183s] #Total wire length = 388452 um.
[11/09 21:47:25   1183s] #Total half perimeter of net bounding box = 328761 um.
[11/09 21:47:25   1183s] #Total wire length on LAYER metal1 = 30897 um.
[11/09 21:47:25   1183s] #Total wire length on LAYER metal2 = 167933 um.
[11/09 21:47:25   1183s] #Total wire length on LAYER metal3 = 189622 um.
[11/09 21:47:25   1183s] #Total number of vias = 9744
[11/09 21:47:25   1183s] #Up-Via Summary (total 9744):
[11/09 21:47:25   1183s] #           
[11/09 21:47:25   1183s] #-----------------------
[11/09 21:47:25   1183s] #  Metal 1         4872
[11/09 21:47:25   1183s] #  Metal 2         4872
[11/09 21:47:25   1183s] #-----------------------
[11/09 21:47:25   1183s] #                  9744 
[11/09 21:47:25   1183s] #
[11/09 21:47:25   1183s] #Total number of DRC violations = 0
[11/09 21:47:25   1183s] #
[11/09 21:47:25   1183s] #start routing for process antenna violation fix ...
[11/09 21:47:26   1184s] #
[11/09 21:47:26   1184s] #Connectivity extraction summary:
[11/09 21:47:26   1184s] #Total number of nets = 0.
[11/09 21:47:26   1184s] #
[11/09 21:47:26   1184s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2050.42 (MB), peak = 2304.87 (MB)
[11/09 21:47:26   1184s] #
[11/09 21:47:26   1184s] #Total wire length = 388452 um.
[11/09 21:47:26   1184s] #Total half perimeter of net bounding box = 328761 um.
[11/09 21:47:26   1184s] #Total wire length on LAYER metal1 = 30897 um.
[11/09 21:47:26   1184s] #Total wire length on LAYER metal2 = 167933 um.
[11/09 21:47:26   1184s] #Total wire length on LAYER metal3 = 189622 um.
[11/09 21:47:26   1184s] #Total number of vias = 9744
[11/09 21:47:26   1184s] #Up-Via Summary (total 9744):
[11/09 21:47:26   1184s] #           
[11/09 21:47:26   1184s] #-----------------------
[11/09 21:47:26   1184s] #  Metal 1         4872
[11/09 21:47:26   1184s] #  Metal 2         4872
[11/09 21:47:26   1184s] #-----------------------
[11/09 21:47:26   1184s] #                  9744 
[11/09 21:47:26   1184s] #
[11/09 21:47:26   1184s] #Total number of DRC violations = 0
[11/09 21:47:26   1184s] #
[11/09 21:47:26   1184s] #detailRoute Statistics:
[11/09 21:47:26   1184s] #Cpu time = 00:00:08
[11/09 21:47:26   1184s] #Elapsed time = 00:00:08
[11/09 21:47:26   1184s] #Increased memory = -130.36 (MB)
[11/09 21:47:26   1184s] #Total memory = 2050.84 (MB)
[11/09 21:47:26   1184s] #Peak memory = 2304.87 (MB)
[11/09 21:47:27   1185s] #
[11/09 21:47:27   1185s] #globalDetailRoute statistics:
[11/09 21:47:27   1185s] #Cpu time = 00:00:22
[11/09 21:47:27   1185s] #Elapsed time = 00:00:22
[11/09 21:47:27   1185s] #Increased memory = -583.32 (MB)
[11/09 21:47:27   1185s] #Total memory = 1721.55 (MB)
[11/09 21:47:27   1185s] #Peak memory = 2304.87 (MB)
[11/09 21:47:27   1185s] #Number of warnings = 17
[11/09 21:47:27   1185s] #Total number of warnings = 632
[11/09 21:47:27   1185s] #Number of fails = 0
[11/09 21:47:27   1185s] #Total number of fails = 0
[11/09 21:47:27   1185s] #Complete globalDetailRoute on Sat Nov  9 21:47:27 2019
[11/09 21:47:27   1185s] #
[11/09 21:47:27   1185s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[11/09 21:47:27   1185s] <CMD> extractRC
[11/09 21:47:27   1185s] Extraction called for design 'layout_lab_design' of instances=1316785 and nets=1978 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:47:27   1185s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:47:27   1185s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:47:27   1185s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:47:27   1185s] RC Extraction called in multi-corner(1) mode.
[11/09 21:47:27   1185s] Process corner(s) are loaded.
[11/09 21:47:27   1185s]  Corner: osu05
[11/09 21:47:27   1185s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:47:27   1185s] Assumed metal fill uses the following parameters:
[11/09 21:47:27   1185s]               Active Spacing      Min. Width
[11/09 21:47:27   1185s]                 [microns]         [microns]
[11/09 21:47:27   1185s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:47:27   1185s]   Layer M1        0.600             0.400 
[11/09 21:47:27   1185s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:47:27   1185s]   Layer M2        0.600             0.400 
[11/09 21:47:27   1185s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:47:27   1185s]   Layer M3        0.600             0.400 
[11/09 21:47:27   1185s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:47:27   1185s]       RC Corner Indexes            0   
[11/09 21:47:27   1185s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:47:27   1185s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:47:27   1185s] Resistance Scaling Factor    : 1.00000 
[11/09 21:47:27   1185s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:47:27   1185s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:47:27   1185s] Shrink Factor                : 1.00000
[11/09 21:47:27   1185s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:47:27   1185s] Initializing multi-corner capacitance tables ... 
[11/09 21:47:27   1185s] Initializing multi-corner resistance tables ...
[11/09 21:47:27   1185s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2182.2M)
[11/09 21:47:27   1185s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:47:27   1185s] Extracted 10.0195% (CPU Time= 0:00:00.1  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 20.0195% (CPU Time= 0:00:00.1  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 30.0195% (CPU Time= 0:00:00.1  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 40.0195% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 50.0195% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 60.0195% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 70.0195% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 80.0195% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 90.0195% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2238.2M)
[11/09 21:47:27   1185s] Number of Extracted Resistors     : 20942
[11/09 21:47:27   1185s] Number of Extracted Ground Cap.   : 22873
[11/09 21:47:27   1185s] Number of Extracted Coupling Cap. : 36376
[11/09 21:47:27   1185s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:47:27   1185s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:47:27   1185s]  Corner: osu05
[11/09 21:47:27   1185s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2200.2M)
[11/09 21:47:27   1185s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:47:27   1185s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1967 times net's RC data read were performed.
[11/09 21:47:27   1185s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2200.184M)
[11/09 21:47:27   1185s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:47:27   1185s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2200.184M)
[11/09 21:47:27   1185s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2200.184M)
[11/09 21:47:27   1185s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/09 21:47:27   1185s] <CMD> setOptMode -yieldEffort none
[11/09 21:47:27   1185s] <CMD> setOptMode -effort high
[11/09 21:47:27   1185s] <CMD> setOptMode -maxDensity 0.95
[11/09 21:47:27   1185s] <CMD> setOptMode -drcMargin 0.0
[11/09 21:47:27   1185s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[11/09 21:47:27   1185s] <CMD> setOptMode -simplifyNetlist false
[11/09 21:47:27   1185s] <CMD> setOptMode -usefulSkew false
[11/09 21:47:27   1185s] <CMD> optDesign -postRoute -incr
[11/09 21:47:27   1185s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 21:47:27   1185s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/09 21:47:27   1185s] #spOpts: mergeVia=F 
[11/09 21:47:28   1186s] Core basic site is core
[11/09 21:47:28   1186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:47:28   1186s] Summary for sequential cells idenfication: 
[11/09 21:47:28   1186s] Identified SBFF number: 3
[11/09 21:47:28   1186s] Identified MBFF number: 0
[11/09 21:47:28   1186s] Not identified SBFF number: 0
[11/09 21:47:28   1186s] Not identified MBFF number: 0
[11/09 21:47:28   1186s] Number of sequential cells which are not FFs: 1
[11/09 21:47:28   1186s] 
[11/09 21:47:28   1186s] #spOpts: mergeVia=F 
[11/09 21:47:29   1186s] GigaOpt running with 1 threads.
[11/09 21:47:29   1186s] Info: 1 threads available for lower-level modules during optimization.
[11/09 21:47:29   1186s] #spOpts: mergeVia=F 
[11/09 21:47:29   1187s] Initializing multi-corner capacitance tables ... 
[11/09 21:47:29   1187s] Initializing multi-corner resistance tables ...
[11/09 21:47:30   1187s] Effort level <high> specified for reg2reg path_group
[11/09 21:47:30   1187s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/09 21:47:30   1187s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/09 21:47:30   1187s] 			Cell PADVDD is dont_touch but not dont_use
[11/09 21:47:30   1187s] 			Cell PADNC is dont_touch but not dont_use
[11/09 21:47:30   1187s] 			Cell PADGND is dont_touch but not dont_use
[11/09 21:47:30   1187s] 			Cell PADFC is dont_touch but not dont_use
[11/09 21:47:30   1187s] 	...
[11/09 21:47:30   1187s] 	Reporting only the 20 first cells found...
[11/09 21:47:30   1187s] 
[11/09 21:47:30   1187s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2190.1M, totSessionCpu=0:19:48 **
[11/09 21:47:30   1187s] **INFO: DRVs not fixed with -incr option
[11/09 21:47:30   1187s] #Created 41 library cell signatures
[11/09 21:47:30   1187s] #Created 1978 NETS and 0 SPECIALNETS signatures
[11/09 21:47:30   1188s] #Created 1316785 instance signatures
[11/09 21:47:30   1188s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1754.59 (MB), peak = 2304.87 (MB)
[11/09 21:47:31   1190s] #Save design signature : cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1754.61 (MB), peak = 2304.87 (MB)
[11/09 21:47:32   1191s] Begin checking placement ... (start mem=2201.4M, init mem=2201.4M)
[11/09 21:47:34   1192s] *info: Placed = 1316761       
[11/09 21:47:34   1192s] *info: Unplaced = 0           
[11/09 21:47:34   1193s] Placement Density:100.00%(95718816/95718816)
[11/09 21:47:34   1193s] Placement Density (including fixed std cells):100.00%(95718816/95718816)
[11/09 21:47:34   1193s] Finished checkPlace (cpu: total=0:00:02.6, vio checks=0:00:01.9; mem=2201.4M)
[11/09 21:47:34   1193s]  Initial DC engine is -> aae
[11/09 21:47:34   1193s]  
[11/09 21:47:34   1193s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/09 21:47:34   1193s]  
[11/09 21:47:34   1193s]  
[11/09 21:47:34   1193s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/09 21:47:34   1193s]  
[11/09 21:47:34   1193s] Reset EOS DB
[11/09 21:47:34   1193s] Ignoring AAE DB Resetting ...
[11/09 21:47:34   1193s]  Set Options for AAE Based Opt flow 
[11/09 21:47:34   1193s] *** optDesign -postRoute ***
[11/09 21:47:34   1193s] DRC Margin: user margin 0.0; extra margin 0
[11/09 21:47:34   1193s] Setup Target Slack: user slack 0
[11/09 21:47:34   1193s] Hold Target Slack: user slack 0
[11/09 21:47:34   1193s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[11/09 21:47:34   1193s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:47:34   1193s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2201.4M)
[11/09 21:47:35   1194s] Multi-VT timing optimization disabled based on library information.
[11/09 21:47:35   1194s] Summary for sequential cells idenfication: 
[11/09 21:47:35   1194s] Identified SBFF number: 3
[11/09 21:47:35   1194s] Identified MBFF number: 0
[11/09 21:47:35   1194s] Not identified SBFF number: 0
[11/09 21:47:35   1194s] Not identified MBFF number: 0
[11/09 21:47:35   1194s] Number of sequential cells which are not FFs: 1
[11/09 21:47:35   1194s] 
[11/09 21:47:35   1194s] ** INFO : this run is activating 'postRoute' automaton
[11/09 21:47:35   1194s] Extraction called for design 'layout_lab_design' of instances=1316785 and nets=1978 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:47:35   1194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:47:35   1194s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:47:35   1194s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:47:35   1194s] RC Extraction called in multi-corner(1) mode.
[11/09 21:47:35   1194s] Process corner(s) are loaded.
[11/09 21:47:35   1194s]  Corner: osu05
[11/09 21:47:35   1194s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:47:35   1194s] Assumed metal fill uses the following parameters:
[11/09 21:47:35   1194s]               Active Spacing      Min. Width
[11/09 21:47:35   1194s]                 [microns]         [microns]
[11/09 21:47:35   1194s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:47:35   1194s]   Layer M1        0.600             0.400 
[11/09 21:47:35   1194s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:47:35   1194s]   Layer M2        0.600             0.400 
[11/09 21:47:35   1194s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:47:35   1194s]   Layer M3        0.600             0.400 
[11/09 21:47:35   1194s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:47:35   1194s]       RC Corner Indexes            0   
[11/09 21:47:35   1194s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:47:35   1194s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:47:35   1194s] Resistance Scaling Factor    : 1.00000 
[11/09 21:47:35   1194s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:47:35   1194s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:47:35   1194s] Shrink Factor                : 1.00000
[11/09 21:47:35   1194s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:47:35   1194s] Initializing multi-corner capacitance tables ... 
[11/09 21:47:35   1194s] Initializing multi-corner resistance tables ...
[11/09 21:47:35   1194s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2171.4M)
[11/09 21:47:35   1194s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:47:35   1194s] Extracted 10.0195% (CPU Time= 0:00:00.1  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 20.0195% (CPU Time= 0:00:00.1  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 30.0195% (CPU Time= 0:00:00.1  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 40.0195% (CPU Time= 0:00:00.1  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 50.0195% (CPU Time= 0:00:00.2  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 60.0195% (CPU Time= 0:00:00.2  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 70.0195% (CPU Time= 0:00:00.2  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 80.0195% (CPU Time= 0:00:00.2  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 90.0195% (CPU Time= 0:00:00.2  MEM= 2227.4M)
[11/09 21:47:35   1194s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2227.4M)
[11/09 21:47:35   1194s] Number of Extracted Resistors     : 20942
[11/09 21:47:35   1194s] Number of Extracted Ground Cap.   : 22873
[11/09 21:47:35   1194s] Number of Extracted Coupling Cap. : 36376
[11/09 21:47:35   1194s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:47:35   1194s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:47:35   1194s]  Corner: osu05
[11/09 21:47:35   1194s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2189.4M)
[11/09 21:47:35   1194s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:47:35   1194s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1967 times net's RC data read were performed.
[11/09 21:47:35   1194s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2193.387M)
[11/09 21:47:35   1194s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:47:35   1194s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2193.387M)
[11/09 21:47:35   1194s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2193.387M)
[11/09 21:47:35   1194s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:47:35   1194s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2193.4M)
[11/09 21:47:35   1194s] Initializing multi-corner capacitance tables ... 
[11/09 21:47:35   1194s] Initializing multi-corner resistance tables ...
[11/09 21:47:36   1194s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:47:36   1194s] #################################################################################
[11/09 21:47:36   1194s] # Design Stage: PostRoute
[11/09 21:47:36   1194s] # Design Name: layout_lab_design
[11/09 21:47:36   1194s] # Design Mode: 90nm
[11/09 21:47:36   1194s] # Analysis Mode: MMMC OCV 
[11/09 21:47:36   1194s] # Parasitics Mode: SPEF/RCDB
[11/09 21:47:36   1194s] # Signoff Settings: SI On 
[11/09 21:47:36   1194s] #################################################################################
[11/09 21:47:36   1194s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:47:36   1194s] Setting infinite Tws ...
[11/09 21:47:36   1194s] First Iteration Infinite Tw... 
[11/09 21:47:36   1194s] Calculate early delays in OCV mode...
[11/09 21:47:36   1194s] Calculate late delays in OCV mode...
[11/09 21:47:36   1194s] Topological Sorting (CPU = 0:00:00.1, MEM = 2191.4M, InitMEM = 2191.4M)
[11/09 21:47:39   1198s] Total number of fetched objects 1967
[11/09 21:47:39   1198s] AAE_INFO-618: Total number of nets in the design is 1978,  99.4 percent of the nets selected for SI analysis
[11/09 21:47:39   1198s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:47:39   1198s] End delay calculation. (MEM=2274.95 CPU=0:00:03.1 REAL=0:00:03.0)
[11/09 21:47:39   1198s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:47:39   1198s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 2275.0M) ***
[11/09 21:47:39   1198s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2275.0M)
[11/09 21:47:39   1198s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:47:39   1198s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2275.0M)
[11/09 21:47:39   1198s] 
[11/09 21:47:39   1198s] Executing IPO callback for view pruning ..
[11/09 21:47:39   1198s] Starting SI iteration 2
[11/09 21:47:39   1198s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:47:39   1198s] Calculate early delays in OCV mode...
[11/09 21:47:39   1198s] Calculate late delays in OCV mode...
[11/09 21:47:39   1198s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:47:39   1198s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1967. 
[11/09 21:47:39   1198s] Total number of fetched objects 1967
[11/09 21:47:39   1198s] AAE_INFO-618: Total number of nets in the design is 1978,  4.5 percent of the nets selected for SI analysis
[11/09 21:47:39   1198s] End delay calculation. (MEM=2283 CPU=0:00:00.2 REAL=0:00:00.0)
[11/09 21:47:39   1198s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2283.0M) ***
[11/09 21:47:39   1198s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:19:59 mem=2283.0M)
[11/09 21:47:40   1199s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -14.594 | -14.594 | -8.128  |
|           TNS (ns):|-534.718 |-520.910 |-112.412 |
|    Violating Paths:|   90    |   86    |   58    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.099%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:10, mem = 2169.6M, totSessionCpu=0:19:59 **
[11/09 21:47:40   1199s] Setting latch borrow mode to budget during optimization.
[11/09 21:47:40   1199s] *** Timing NOT met, worst failing slack is -14.594
[11/09 21:47:40   1199s] *** Check timing (0:00:00.0)
[11/09 21:47:40   1199s] Begin: GigaOpt Optimization in WNS mode
[11/09 21:47:40   1199s] Info: 16 io nets excluded
[11/09 21:47:40   1199s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:47:40   1199s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:47:40   1199s] ### Creating PhyDesignMc. totSessionCpu=0:20:00 mem=2169.6M
[11/09 21:47:40   1199s] #spOpts: mergeVia=F 
[11/09 21:47:41   1200s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:00 mem=2169.6M
[11/09 21:47:41   1200s] ### Creating LA Mngr. totSessionCpu=0:20:00 mem=2169.6M
[11/09 21:47:41   1200s] ### Creating LA Mngr, finished. totSessionCpu=0:20:00 mem=2191.6M
[11/09 21:47:41   1200s] ### Creating LA Mngr. totSessionCpu=0:20:01 mem=2247.8M
[11/09 21:47:41   1200s] ### Creating LA Mngr, finished. totSessionCpu=0:20:01 mem=2247.8M
[11/09 21:47:43   1202s] *info: 16 io nets excluded
[11/09 21:47:43   1202s] *info: 2 clock nets excluded
[11/09 21:47:43   1202s] *info: 2 special nets excluded.
[11/09 21:47:43   1202s] *info: 11 no-driver nets excluded.
[11/09 21:47:44   1202s] ** GigaOpt Optimizer WNS Slack -14.594 TNS Slack -534.718 Density 100.00
[11/09 21:47:44   1203s] Optimizer WNS Pass 0
[11/09 21:47:45   1204s] Active Path Group: reg2reg  
[11/09 21:47:45   1204s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:47:45   1204s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:47:45   1204s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:47:45   1204s] | -14.594|  -14.594|-520.911| -534.718|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:45   1204s] | -14.250|  -14.250|-518.161| -531.968|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:45   1204s] | -14.167|  -14.167|-518.552| -532.359|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:45   1204s] | -14.050|  -14.050|-519.319| -533.127|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D  |
[11/09 21:47:45   1204s] | -13.882|  -13.882|-518.211| -532.018|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D  |
[11/09 21:47:45   1204s] | -13.877|  -13.877|-519.378| -533.185|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D  |
[11/09 21:47:45   1204s] | -13.822|  -13.822|-519.227| -533.034|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D  |
[11/09 21:47:45   1204s] | -13.757|  -13.757|-518.536| -532.343|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]/D  |
[11/09 21:47:45   1204s] | -13.726|  -13.726|-516.697| -530.505|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D  |
[11/09 21:47:45   1204s] | -13.663|  -13.663|-515.383| -529.190|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D  |
[11/09 21:47:46   1204s] | -13.621|  -13.621|-520.728| -534.535|   100.00%|   0:00:01.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:46   1204s] | -13.621|  -13.621|-518.359| -532.167|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:46   1204s] | -13.621|  -13.621|-518.360| -532.167|   100.00%|   0:00:00.0| 2378.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:46   1204s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:47:46   1204s] 
[11/09 21:47:46   1204s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2378.3M) ***
[11/09 21:47:46   1204s] 
[11/09 21:47:46   1204s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=2378.3M) ***
[11/09 21:47:46   1204s] ** GigaOpt Optimizer WNS Slack -13.621 TNS Slack -532.167 Density 100.00
[11/09 21:47:46   1204s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:47:46   1204s] Re Calculate Delays on 2 Nets
[11/09 21:47:46   1204s] 
[11/09 21:47:46   1204s] *** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2378.3M) ***
[11/09 21:47:46   1205s] *** Starting refinePlace (0:20:06 mem=2353.2M) ***
[11/09 21:47:46   1205s] Total net bbox length = 3.241e+05 (1.964e+05 1.277e+05) (ext = 5.696e+04)
[11/09 21:47:47   1205s] Starting refinePlace ...
[11/09 21:47:47   1206s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[11/09 21:47:47   1206s] Type 'man IMPSP-2002' for more detail.
[11/09 21:47:47   1206s] Total net bbox length = 3.241e+05 (1.964e+05 1.277e+05) (ext = 5.696e+04)
[11/09 21:47:47   1206s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2353.2MB
[11/09 21:47:47   1206s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2353.2MB) @(0:20:06 - 0:20:06).
[11/09 21:47:47   1206s] *** Finished refinePlace (0:20:06 mem=2353.2M) ***
[11/09 21:47:47   1206s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:47:47   1206s] End: GigaOpt Optimization in WNS mode
[11/09 21:47:47   1206s] Begin: GigaOpt Optimization in TNS mode
[11/09 21:47:47   1206s] Info: 16 io nets excluded
[11/09 21:47:47   1206s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:47:47   1206s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:47:47   1206s] ### Creating PhyDesignMc. totSessionCpu=0:20:06 mem=2241.8M
[11/09 21:47:48   1207s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:07 mem=2241.8M
[11/09 21:47:48   1207s] ### Creating LA Mngr. totSessionCpu=0:20:07 mem=2241.8M
[11/09 21:47:48   1207s] ### Creating LA Mngr, finished. totSessionCpu=0:20:07 mem=2241.8M
[11/09 21:47:50   1208s] *info: 16 io nets excluded
[11/09 21:47:50   1208s] *info: 2 clock nets excluded
[11/09 21:47:50   1208s] *info: 2 special nets excluded.
[11/09 21:47:50   1208s] *info: 11 no-driver nets excluded.
[11/09 21:47:50   1209s] ** GigaOpt Optimizer WNS Slack -13.621 TNS Slack -532.167 Density 100.00
[11/09 21:47:50   1209s] Optimizer TNS Opt
[11/09 21:47:52   1210s] Active Path Group: reg2reg  
[11/09 21:47:52   1210s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:47:52   1210s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:47:52   1210s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:47:52   1210s] | -13.621|  -13.621|-518.360| -532.167|   100.00%|   0:00:00.0| 2393.3M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:52   1211s] | -13.621|  -13.621|-517.855| -531.662|   100.00%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.601|  -13.601|-515.919| -529.727|   100.00%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.461|  -13.461|-508.865| -522.672|   100.00%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-506.502| -520.309|   100.00%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-505.223| -519.031|   100.00%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-504.140| -517.947|   100.00%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-503.992| -517.800|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-503.844| -517.651|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-503.695| -517.503|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-503.414| -517.221|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-503.103| -516.910|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-502.828| -516.635|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-502.327| -516.134|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-502.081| -515.888|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]/D  |
[11/09 21:47:52   1211s] | -13.440|  -13.440|-500.957| -514.764|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-496.258| -510.066|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-494.541| -508.349|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-490.906| -504.713|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-486.834| -500.641|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-484.648| -498.456|    99.99%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-477.737| -491.544|    99.98%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-473.389| -487.196|    99.98%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-468.975| -482.783|    99.98%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-463.152| -476.959|    99.98%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]/D  |
[11/09 21:47:52   1211s] | -13.437|  -13.437|-458.637| -472.444|    99.98%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]/D  |
[11/09 21:47:53   1211s] | -13.437|  -13.437|-453.583| -467.390|    99.97%|   0:00:01.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D  |
[11/09 21:47:53   1211s] | -13.437|  -13.437|-446.859| -460.667|    99.97%|   0:00:00.0| 2396.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:47:53   1211s] | -13.355|  -13.355|-444.029| -457.836|    99.97%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-443.930| -457.737|    99.97%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-443.097| -456.904|    99.97%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-441.182| -454.990|    99.97%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-438.446| -452.253|    99.97%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-427.765| -441.573|    99.96%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-427.586| -441.394|    99.96%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-425.900| -439.707|    99.96%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-425.748| -439.556|    99.96%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-423.913| -437.721|    99.96%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-420.567| -434.374|    99.95%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-413.438| -427.246|    99.95%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D  |
[11/09 21:47:53   1212s] | -13.348|  -13.348|-412.152| -425.960|    99.95%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
[11/09 21:47:54   1212s] | -13.348|  -13.348|-410.360| -424.167|    99.95%|   0:00:01.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]/D  |
[11/09 21:47:54   1212s] | -13.348|  -13.348|-404.413| -418.220|    99.94%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-404.405| -418.212|    99.94%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-404.299| -418.107|    99.94%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-400.759| -414.566|    99.93%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-398.998| -412.805|    99.93%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-395.033| -408.841|    99.93%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-391.640| -405.448|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-390.795| -404.602|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-388.933| -402.741|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-388.814| -402.622|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-385.480| -399.287|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-384.638| -398.446|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-378.109| -391.917|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]/D  |
[11/09 21:47:54   1213s] | -13.348|  -13.348|-377.349| -391.156|    99.92%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-376.210| -390.017|    99.91%|   0:00:01.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-375.879| -389.686|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-375.643| -389.451|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-375.007| -388.814|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-374.304| -388.111|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-374.091| -387.898|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-373.930| -387.737|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]/D  |
[11/09 21:47:55   1213s] | -13.348|  -13.348|-373.763| -387.570|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]/D  |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-373.223| -387.030|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]/D  |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-372.686| -386.494|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]/D  |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-372.365| -386.172|    99.91%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3]/D   |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-371.977| -385.784|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]/D  |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-371.489| -385.296|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3]/D   |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-371.308| -385.115|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.949| -384.756|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.871| -384.678|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.782| -384.590|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.592| -384.399|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.466| -384.273|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.262| -384.069|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-370.134| -383.941|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.943| -383.750|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.916| -383.724|    99.90%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.869| -383.676|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.786| -383.593|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.581| -383.388|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3]/D   |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.421| -383.228|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-369.101| -382.908|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-368.970| -382.777|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-366.292| -380.099|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-364.831| -378.638|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-364.344| -378.151|    99.89%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-363.917| -377.725|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-363.334| -377.141|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-363.247| -377.054|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-363.099| -376.906|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3]/D   |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-362.770| -376.578|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-362.118| -375.925|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-361.631| -375.439|    99.88%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-361.410| -375.218|    99.87%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-359.433| -373.240|    99.87%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-357.824| -371.632|    99.87%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-356.630| -370.437|    99.87%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-356.442| -370.250|    99.87%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-356.321| -370.128|    99.86%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-355.589| -369.397|    99.86%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-355.533| -369.340|    99.86%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:55   1214s] | -13.348|  -13.348|-355.433| -369.240|    99.86%|   0:00:00.0| 2397.1M|     osu05|  reg2reg| I0/LD/CTRL/curr_state_reg[1]/D                     |
[11/09 21:47:56   1214s] | -13.348|  -13.348|-354.802| -368.609|    99.86%|   0:00:01.0| 2398.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:56   1214s] | -13.348|  -13.348|-354.287| -368.094|    99.86%|   0:00:00.0| 2398.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        |
[11/09 21:47:56   1214s] | -13.348|  -13.348|-353.862| -367.669|    99.86%|   0:00:00.0| 2398.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:47:56   1214s] | -13.348|  -13.348|-353.620| -367.427|    99.86%|   0:00:00.0| 2398.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
[11/09 21:47:56   1214s] | -13.348|  -13.348|-353.456| -367.263|    99.85%|   0:00:00.0| 2398.1M|     osu05|  reg2reg| I0/LD/CTRL/curr_state_reg[1]/D                     |
[11/09 21:47:56   1214s] | -13.348|  -13.348|-353.456| -367.263|    99.85%|   0:00:00.0| 2398.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:47:56   1214s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:47:56   1214s] 
[11/09 21:47:56   1214s] *** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:04.0 mem=2398.1M) ***
[11/09 21:47:56   1215s] 
[11/09 21:47:56   1215s] *** Finished Optimize Step Cumulative (cpu=0:00:04.2 real=0:00:04.0 mem=2398.1M) ***
[11/09 21:47:56   1215s] ** GigaOpt Optimizer WNS Slack -13.348 TNS Slack -367.263 Density 99.85
[11/09 21:47:56   1215s] Update Timing Windows (Threshold 0.066) ...
[11/09 21:47:56   1215s] Re Calculate Delays on 1 Nets
[11/09 21:47:56   1215s] 
[11/09 21:47:56   1215s] *** Finish Post Route Setup Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2398.1M) ***
[11/09 21:47:57   1215s] *** Starting refinePlace (0:20:16 mem=2353.0M) ***
[11/09 21:47:57   1215s] Total net bbox length = 2.966e+05 (1.790e+05 1.176e+05) (ext = 5.696e+04)
[11/09 21:47:57   1215s] Starting refinePlace ...
[11/09 21:47:57   1216s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
[11/09 21:47:57   1216s] Type 'man IMPSP-2002' for more detail.
[11/09 21:47:57   1216s] Total net bbox length = 2.966e+05 (1.790e+05 1.176e+05) (ext = 5.696e+04)
[11/09 21:47:57   1216s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2353.0MB
[11/09 21:47:57   1216s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2353.0MB) @(0:20:16 - 0:20:16).
[11/09 21:47:57   1216s] *** Finished refinePlace (0:20:16 mem=2353.0M) ***
[11/09 21:47:57   1216s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[11/09 21:47:57   1216s] End: GigaOpt Optimization in TNS mode
[11/09 21:47:57   1216s]   Timing/DRV Snapshot: (REF)
[11/09 21:47:57   1216s]      Weighted WNS: -13.348
[11/09 21:47:57   1216s]       All  PG WNS: -13.348
[11/09 21:47:57   1216s]       High PG WNS: -13.348
[11/09 21:47:57   1216s]       All  PG TNS: -367.263
[11/09 21:47:57   1216s]       High PG TNS: -353.456
[11/09 21:47:57   1216s]          Tran DRV: 0
[11/09 21:47:57   1216s]           Cap DRV: 1
[11/09 21:47:57   1216s]        Fanout DRV: 0
[11/09 21:47:57   1216s]            Glitch: 0
[11/09 21:47:57   1216s]    Category Slack: { [L, -13.348] [H, -13.348] }
[11/09 21:47:57   1216s] 
[11/09 21:47:57   1216s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:47:57   1216s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[11/09 21:47:58   1217s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -13.348 | -13.348 | -7.544  |
|           TNS (ns):|-367.263 |-353.456 | -57.302 |
|    Violating Paths:|   69    |   65    |   12    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.953%
       (99.854% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:28, mem = 2250.1M, totSessionCpu=0:20:17 **
[11/09 21:47:58   1217s] -routeWithEco false                      # bool, default=false
[11/09 21:47:58   1217s] -routeWithEco true                       # bool, default=false, user setting
[11/09 21:47:58   1217s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:47:58   1217s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:47:58   1217s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:47:58   1217s] 
[11/09 21:47:58   1217s] globalDetailRoute
[11/09 21:47:58   1217s] 
[11/09 21:47:58   1217s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:47:58   1217s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:47:58   1217s] #setNanoRouteMode -routeWithEco true
[11/09 21:47:58   1217s] #Start globalDetailRoute on Sat Nov  9 21:47:58 2019
[11/09 21:47:58   1217s] #
[11/09 21:47:58   1217s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 2758 times net's RC data read were performed.
[11/09 21:48:00   1219s] ### Net info: total nets: 1597
[11/09 21:48:00   1219s] ### Net info: dirty nets: 106
[11/09 21:48:00   1219s] ### Net info: marked as disconnected nets: 0
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC2413_FE_PHN1988_FE_OFN1144_n195 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN2413_FE_PHN1988_FE_OFN1144_n195 at location ( 7400.400 550.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2089_FE_OFN1144_n195 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN2413_FE_PHN1988_FE_OFN1144_n195 at location ( 7894.800 571.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPN2413_FE_PHN1988_FE_OFN1144_n195 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2271_n112 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2297_n112 at location ( 7959.600 547.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2297_n112 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2229_n116 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2229_n116 at location ( 6992.400 847.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2229_n116 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2229_n116 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2190_n116 at location ( 6973.200 850.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2190_n116 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2190_n116 at location ( 7256.400 787.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2190_n116 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2114_n148 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2177_n148 at location ( 6862.800 670.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2177_n148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2114_n148 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2114_n148 at location ( 6882.000 667.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2114_n148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2076_n148 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2076_n148 at location ( 6903.600 667.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2076_n148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2076_n148 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2029_n148 at location ( 6884.400 670.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2029_n148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHC2008_N5 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN2008_N5 at location ( 7911.600 1207.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN2008_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1976_n186 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN1976_n186 at location ( 6951.600 574.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN1976_n186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/CTRL/FE_PHC1521_curr_state_3 connects to NET I0/LD/CTRL/FE_PHN1521_curr_state_3 at location ( 7628.400 1330.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/CTRL/FE_PHN1521_curr_state_3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_PHC1273_wptr_nxt_3 connects to NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_7 at location ( 7902.000 871.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RN_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2271_n112 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112 at location ( 7940.400 550.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2069_n123 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123 at location ( 7359.600 427.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2039_n126 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126 at location ( 7647.600 514.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC2001_n140 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140 at location ( 7071.600 394.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1976_n186 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186 at location ( 6922.800 571.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHC1975_n197 connects to NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197 at location ( 6922.800 511.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[11/09 21:48:00   1219s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/CTRL/n6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (NRIG-44) Imported NET I0/LD/CTRL/n10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[11/09 21:48:00   1219s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[11/09 21:48:00   1219s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:48:00   1219s] ### Net info: fully routed nets: 1441
[11/09 21:48:00   1219s] ### Net info: trivial (single pin) nets: 0
[11/09 21:48:00   1219s] ### Net info: unrouted nets: 26
[11/09 21:48:00   1219s] ### Net info: re-extraction nets: 130
[11/09 21:48:00   1219s] ### Net info: ignored nets: 0
[11/09 21:48:00   1219s] ### Net info: skip routing nets: 0
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:01   1220s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:48:01   1220s] #Loading the last recorded routing design signature
[11/09 21:48:03   1222s] #Created 76 NETS and 0 SPECIALNETS new signatures
[11/09 21:48:04   1223s] #Summary of the placement changes since last routing:
[11/09 21:48:04   1223s] #  Number of instances added (including moved) = 13
[11/09 21:48:04   1223s] #  Number of instances deleted (including moved) = 394
[11/09 21:48:04   1223s] #  Number of instances resized = 17
[11/09 21:48:04   1223s] #  Number of instances with pin swaps = 142
[11/09 21:48:04   1223s] #  Total number of placement changes (moved instances are counted twice) = 424
[11/09 21:48:04   1224s] #Start routing data preparation.
[11/09 21:48:04   1224s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:48:04   1224s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:48:04   1224s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:48:04   1224s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:48:04   1224s] #Voltage range [0.000 - 5.000] has 1595 nets.
[11/09 21:48:04   1224s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:48:04   1224s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:48:04   1224s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:48:07   1226s] #Regenerating Ggrids automatically.
[11/09 21:48:07   1226s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:48:07   1226s] #Using automatically generated G-grids.
[11/09 21:48:07   1226s] #Done routing data preparation.
[11/09 21:48:07   1226s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2173.30 (MB), peak = 2304.87 (MB)
[11/09 21:48:07   1226s] #Merging special wires...
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6927.600 571.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN1976_n186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7633.200 1330.500 ) on metal1 for NET I0/LD/CTRL/curr_state[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7405.200 871.500 ) on metal1 for NET I0/LD/T_SR_1/FE_PSN2424_FE_OFN333_n13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7138.800 430.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN1146_n184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 7436.400 1171.500 ) on metal1 for NET I0/LD/CTRL/FE_PHN1705_curr_state_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7570.800 1270.500 ) on metal1 for NET I0/LD/CTRL/FE_PHN1705_curr_state_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7899.600 571.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN2089_FE_OFN1144_n195. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 7628.400 727.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN342_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 7549.200 667.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN342_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7906.800 871.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UWFC/FE_PHN1054_wptr_nxt_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6954.000 511.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN2415_FE_PHN1975_n197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7366.800 1114.500 ) on metal1 for NET I0/LD/CTRL/n6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7434.000 1174.500 ) on metal1 for NET I0/LD/CTRL/n60. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6961.200 511.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN2414_FE_PHN1975_n197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7383.600 1351.500 ) on metal1 for NET I0/LD/CTRL/FE_PSN2423_n17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7554.000 370.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN2421_FE_OFN342_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 6956.400 514.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN1975_n197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 6949.200 514.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN1975_n197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 6927.600 511.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PHN1975_n197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7554.000 670.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSN2419_FE_OFN342_n174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[11/09 21:48:07   1227s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[11/09 21:48:07   1227s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:48:07   1227s] #
[11/09 21:48:07   1227s] #Connectivity extraction summary:
[11/09 21:48:07   1227s] #195 routed nets are extracted.
[11/09 21:48:07   1227s] #    128 (8.02%) extracted nets are partially routed.
[11/09 21:48:07   1227s] #1376 routed net(s) are imported.
[11/09 21:48:07   1227s] #26 nets are fixed|skipped|trivial (not extracted).
[11/09 21:48:07   1227s] #Total number of nets = 1597.
[11/09 21:48:07   1227s] #
[11/09 21:48:07   1227s] #Found 0 nets for post-route si or timing fixing.
[11/09 21:48:07   1227s] #Number of eco nets is 128
[11/09 21:48:07   1227s] #
[11/09 21:48:07   1227s] #Start data preparation...
[11/09 21:48:07   1227s] #
[11/09 21:48:07   1227s] #Data preparation is done on Sat Nov  9 21:48:07 2019
[11/09 21:48:07   1227s] #
[11/09 21:48:07   1227s] #Analyzing routing resource...
[11/09 21:48:08   1228s] #Routing resource analysis is done on Sat Nov  9 21:48:08 2019
[11/09 21:48:08   1228s] #
[11/09 21:48:08   1228s] #  Resource Analysis:
[11/09 21:48:08   1228s] #
[11/09 21:48:08   1228s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:48:08   1228s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:48:08   1228s] #  --------------------------------------------------------------
[11/09 21:48:08   1228s] #  Metal 1        H        3467          27       47742     1.57%
[11/09 21:48:08   1228s] #  Metal 2        V        4337          33       47742     0.57%
[11/09 21:48:08   1228s] #  Metal 3        H        3473          21       47742     0.63%
[11/09 21:48:08   1228s] #  --------------------------------------------------------------
[11/09 21:48:08   1228s] #  Total                  11278       0.70%      143226     0.92%
[11/09 21:48:08   1228s] #
[11/09 21:48:08   1228s] #
[11/09 21:48:08   1228s] #
[11/09 21:48:08   1228s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2174.46 (MB), peak = 2304.87 (MB)
[11/09 21:48:08   1228s] #
[11/09 21:48:08   1228s] #start global routing iteration 1...
[11/09 21:48:09   1228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2195.59 (MB), peak = 2304.87 (MB)
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
[11/09 21:48:09   1228s] #Total number of routable nets = 1571.
[11/09 21:48:09   1228s] #Total number of nets in the design = 1597.
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #128 routable nets have only global wires.
[11/09 21:48:09   1228s] #1443 routable nets have only detail routed wires.
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #Routed nets constraints summary:
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #        Rules   Unconstrained  
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #      Default             128  
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #        Total             128  
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #Routing constraints summary of the whole design:
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #        Rules   Unconstrained  
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #      Default            1571  
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #        Total            1571  
[11/09 21:48:09   1228s] #-----------------------------
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #                 OverCon          
[11/09 21:48:09   1228s] #                  #Gcell    %Gcell
[11/09 21:48:09   1228s] #     Layer           (1)   OverCon
[11/09 21:48:09   1228s] #  --------------------------------
[11/09 21:48:09   1228s] #   Metal 1      0(0.00%)   (0.00%)
[11/09 21:48:09   1228s] #   Metal 2      0(0.00%)   (0.00%)
[11/09 21:48:09   1228s] #   Metal 3      0(0.00%)   (0.00%)
[11/09 21:48:09   1228s] #  --------------------------------
[11/09 21:48:09   1228s] #     Total      0(0.00%)   (0.00%)
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 21:48:09   1228s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #Complete Global Routing.
[11/09 21:48:09   1228s] #Total wire length = 365709 um.
[11/09 21:48:09   1228s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:09   1228s] #Total wire length on LAYER metal1 = 29835 um.
[11/09 21:48:09   1228s] #Total wire length on LAYER metal2 = 158110 um.
[11/09 21:48:09   1228s] #Total wire length on LAYER metal3 = 177764 um.
[11/09 21:48:09   1228s] #Total number of vias = 8534
[11/09 21:48:09   1228s] #Up-Via Summary (total 8534):
[11/09 21:48:09   1228s] #           
[11/09 21:48:09   1228s] #-----------------------
[11/09 21:48:09   1228s] #  Metal 1         4225
[11/09 21:48:09   1228s] #  Metal 2         4309
[11/09 21:48:09   1228s] #-----------------------
[11/09 21:48:09   1228s] #                  8534 
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1228s] #Max overcon = 0 track.
[11/09 21:48:09   1228s] #Total overcon = 0.00%.
[11/09 21:48:09   1228s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:48:09   1228s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2195.73 (MB), peak = 2304.87 (MB)
[11/09 21:48:09   1228s] #
[11/09 21:48:09   1229s] #
[11/09 21:48:09   1229s] #Connectivity extraction summary:
[11/09 21:48:09   1229s] #Total number of nets = 0.
[11/09 21:48:09   1229s] #
[11/09 21:48:09   1229s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2138.01 (MB), peak = 2304.87 (MB)
[11/09 21:48:09   1229s] #Start Track Assignment.
[11/09 21:48:10   1230s] #Done with 12 horizontal wires in 2 hboxes and 11 vertical wires in 2 hboxes.
[11/09 21:48:11   1230s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[11/09 21:48:11   1231s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[11/09 21:48:11   1231s] #
[11/09 21:48:11   1231s] #Track assignment summary:
[11/09 21:48:11   1231s] #layer  (wire length)   (overlap)        (long ovlp) 
[11/09 21:48:11   1231s] #----------------------------------------------------
[11/09 21:48:11   1231s] #M1 	     48.90 	 28.53%  	  0.00%
[11/09 21:48:11   1231s] #M2 	    577.50 	  1.19%  	  0.00%
[11/09 21:48:11   1231s] #M3 	    611.70 	  0.00%  	  0.00%
[11/09 21:48:11   1231s] #----------------------------------------------------
[11/09 21:48:11   1231s] #All 	   1238.10  	  1.68% 	  0.00%
[11/09 21:48:11   1231s] #Complete Track Assignment.
[11/09 21:48:11   1231s] #Total wire length = 365871 um.
[11/09 21:48:11   1231s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:11   1231s] #Total wire length on LAYER metal1 = 29870 um.
[11/09 21:48:11   1231s] #Total wire length on LAYER metal2 = 158214 um.
[11/09 21:48:11   1231s] #Total wire length on LAYER metal3 = 177788 um.
[11/09 21:48:11   1231s] #Total number of vias = 8531
[11/09 21:48:11   1231s] #Up-Via Summary (total 8531):
[11/09 21:48:11   1231s] #           
[11/09 21:48:11   1231s] #-----------------------
[11/09 21:48:11   1231s] #  Metal 1         4224
[11/09 21:48:11   1231s] #  Metal 2         4307
[11/09 21:48:11   1231s] #-----------------------
[11/09 21:48:11   1231s] #                  8531 
[11/09 21:48:11   1231s] #
[11/09 21:48:11   1231s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2265.71 (MB), peak = 2304.87 (MB)
[11/09 21:48:11   1231s] #
[11/09 21:48:11   1231s] #Cpu time = 00:00:08
[11/09 21:48:11   1231s] #Elapsed time = 00:00:08
[11/09 21:48:11   1231s] #Increased memory = 53.33 (MB)
[11/09 21:48:11   1231s] #Total memory = 2265.71 (MB)
[11/09 21:48:11   1231s] #Peak memory = 2304.87 (MB)
[11/09 21:48:12   1232s] #
[11/09 21:48:12   1232s] #Connectivity extraction summary:
[11/09 21:48:12   1232s] #Total number of nets = 0.
[11/09 21:48:12   1232s] #
[11/09 21:48:12   1232s] #
[11/09 21:48:12   1232s] #Start Detail Routing..
[11/09 21:48:12   1232s] #start initial detail routing ...
[11/09 21:48:13   1232s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.4% required routing.
[11/09 21:48:13   1232s] #    number of violations = 6
[11/09 21:48:13   1232s] #
[11/09 21:48:13   1232s] #    By Layer and Type :
[11/09 21:48:13   1232s] #	          Short   CShort   Totals
[11/09 21:48:13   1232s] #	metal1        0        3        3
[11/09 21:48:13   1232s] #	metal2        3        0        3
[11/09 21:48:13   1232s] #	Totals        3        3        6
[11/09 21:48:13   1232s] #30 out of 1316404 instances need to be verified(marked ipoed).
[11/09 21:48:13   1233s] #0.3% of the total area is being checked for drcs
[11/09 21:48:13   1233s] #0.3% of the total area was checked
[11/09 21:48:13   1233s] #    number of violations = 9
[11/09 21:48:13   1233s] #
[11/09 21:48:13   1233s] #    By Layer and Type :
[11/09 21:48:13   1233s] #	          Short   CShort   Totals
[11/09 21:48:13   1233s] #	metal1        3        3        6
[11/09 21:48:13   1233s] #	metal2        3        0        3
[11/09 21:48:13   1233s] #	Totals        6        3        9
[11/09 21:48:13   1233s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2177.48 (MB), peak = 2304.87 (MB)
[11/09 21:48:13   1233s] #start 1st optimization iteration ...
[11/09 21:48:13   1233s] #    number of violations = 0
[11/09 21:48:13   1233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2180.58 (MB), peak = 2304.87 (MB)
[11/09 21:48:13   1233s] #Complete Detail Routing.
[11/09 21:48:13   1233s] #Total wire length = 359433 um.
[11/09 21:48:13   1233s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:13   1233s] #Total wire length on LAYER metal1 = 30364 um.
[11/09 21:48:13   1233s] #Total wire length on LAYER metal2 = 155582 um.
[11/09 21:48:13   1233s] #Total wire length on LAYER metal3 = 173487 um.
[11/09 21:48:13   1233s] #Total number of vias = 8343
[11/09 21:48:13   1233s] #Up-Via Summary (total 8343):
[11/09 21:48:13   1233s] #           
[11/09 21:48:13   1233s] #-----------------------
[11/09 21:48:13   1233s] #  Metal 1         4140
[11/09 21:48:13   1233s] #  Metal 2         4203
[11/09 21:48:13   1233s] #-----------------------
[11/09 21:48:13   1233s] #                  8343 
[11/09 21:48:13   1233s] #
[11/09 21:48:13   1233s] #Total number of DRC violations = 0
[11/09 21:48:13   1233s] #Cpu time = 00:00:02
[11/09 21:48:13   1233s] #Elapsed time = 00:00:02
[11/09 21:48:13   1233s] #Increased memory = -133.18 (MB)
[11/09 21:48:13   1233s] #Total memory = 2132.54 (MB)
[11/09 21:48:13   1233s] #Peak memory = 2304.87 (MB)
[11/09 21:48:14   1233s] #
[11/09 21:48:14   1233s] #Connectivity extraction summary:
[11/09 21:48:14   1233s] #Total number of nets = 0.
[11/09 21:48:14   1233s] #
[11/09 21:48:14   1234s] #
[11/09 21:48:14   1234s] #Start Detail Routing..
[11/09 21:48:14   1234s] #start initial detail routing ...
[11/09 21:48:14   1234s] #    number of violations = 0
[11/09 21:48:14   1234s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2136.95 (MB), peak = 2304.87 (MB)
[11/09 21:48:14   1234s] #start 1st optimization iteration ...
[11/09 21:48:14   1234s] #    number of violations = 0
[11/09 21:48:14   1234s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2137.33 (MB), peak = 2304.87 (MB)
[11/09 21:48:14   1234s] #Complete Detail Routing.
[11/09 21:48:14   1234s] #Total wire length = 359433 um.
[11/09 21:48:14   1234s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:14   1234s] #Total wire length on LAYER metal1 = 30364 um.
[11/09 21:48:14   1234s] #Total wire length on LAYER metal2 = 155582 um.
[11/09 21:48:14   1234s] #Total wire length on LAYER metal3 = 173487 um.
[11/09 21:48:14   1234s] #Total number of vias = 8343
[11/09 21:48:14   1234s] #Up-Via Summary (total 8343):
[11/09 21:48:14   1234s] #           
[11/09 21:48:14   1234s] #-----------------------
[11/09 21:48:14   1234s] #  Metal 1         4140
[11/09 21:48:14   1234s] #  Metal 2         4203
[11/09 21:48:14   1234s] #-----------------------
[11/09 21:48:14   1234s] #                  8343 
[11/09 21:48:14   1234s] #
[11/09 21:48:14   1234s] #Total number of DRC violations = 0
[11/09 21:48:14   1234s] #
[11/09 21:48:14   1234s] #start routing for process antenna violation fix ...
[11/09 21:48:15   1234s] #
[11/09 21:48:15   1234s] #Connectivity extraction summary:
[11/09 21:48:15   1234s] #Total number of nets = 0.
[11/09 21:48:15   1234s] #
[11/09 21:48:15   1234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2135.21 (MB), peak = 2304.87 (MB)
[11/09 21:48:15   1234s] #
[11/09 21:48:15   1234s] #Total wire length = 359433 um.
[11/09 21:48:15   1234s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:15   1234s] #Total wire length on LAYER metal1 = 30364 um.
[11/09 21:48:15   1234s] #Total wire length on LAYER metal2 = 155582 um.
[11/09 21:48:15   1234s] #Total wire length on LAYER metal3 = 173487 um.
[11/09 21:48:15   1234s] #Total number of vias = 8343
[11/09 21:48:15   1234s] #Up-Via Summary (total 8343):
[11/09 21:48:15   1234s] #           
[11/09 21:48:15   1234s] #-----------------------
[11/09 21:48:15   1234s] #  Metal 1         4140
[11/09 21:48:15   1234s] #  Metal 2         4203
[11/09 21:48:15   1234s] #-----------------------
[11/09 21:48:15   1234s] #                  8343 
[11/09 21:48:15   1234s] #
[11/09 21:48:15   1234s] #Total number of DRC violations = 0
[11/09 21:48:15   1234s] #
[11/09 21:48:15   1234s] #detailRoute Statistics:
[11/09 21:48:15   1234s] #Cpu time = 00:00:04
[11/09 21:48:15   1234s] #Elapsed time = 00:00:04
[11/09 21:48:15   1234s] #Increased memory = -130.08 (MB)
[11/09 21:48:15   1234s] #Total memory = 2135.64 (MB)
[11/09 21:48:15   1234s] #Peak memory = 2304.87 (MB)
[11/09 21:48:15   1234s] #Updating routing design signature
[11/09 21:48:15   1234s] #Created 41 library cell signatures
[11/09 21:48:15   1234s] #Created 1597 NETS and 0 SPECIALNETS signatures
[11/09 21:48:15   1235s] #Created 1316404 instance signatures
[11/09 21:48:15   1235s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.29 (MB), peak = 2304.87 (MB)
[11/09 21:48:17   1237s] #Save design signature : cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2207.33 (MB), peak = 2304.87 (MB)
[11/09 21:48:17   1238s] #
[11/09 21:48:17   1238s] #globalDetailRoute statistics:
[11/09 21:48:17   1238s] #Cpu time = 00:00:21
[11/09 21:48:17   1238s] #Elapsed time = 00:00:19
[11/09 21:48:17   1238s] #Increased memory = -16.11 (MB)
[11/09 21:48:17   1238s] #Total memory = 1799.99 (MB)
[11/09 21:48:17   1238s] #Peak memory = 2304.87 (MB)
[11/09 21:48:17   1238s] #Number of warnings = 80
[11/09 21:48:17   1238s] #Total number of warnings = 712
[11/09 21:48:17   1238s] #Number of fails = 0
[11/09 21:48:17   1238s] #Total number of fails = 0
[11/09 21:48:17   1238s] #Complete globalDetailRoute on Sat Nov  9 21:48:17 2019
[11/09 21:48:17   1238s] #
[11/09 21:48:17   1238s] **optDesign ... cpu = 0:00:51, real = 0:00:47, mem = 2325.9M, totSessionCpu=0:20:39 **
[11/09 21:48:17   1238s] -routeWithEco false                      # bool, default=false
[11/09 21:48:17   1238s] -routeSelectedNetOnly false              # bool, default=false
[11/09 21:48:17   1238s] -routeWithTimingDriven false             # bool, default=false
[11/09 21:48:17   1238s] -routeWithSiDriven false                 # bool, default=false
[11/09 21:48:17   1238s] Extraction called for design 'layout_lab_design' of instances=1316404 and nets=1597 using extraction engine 'postRoute' at effort level 'low' .
[11/09 21:48:17   1238s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:48:17   1238s] Type 'man IMPEXT-3530' for more detail.
[11/09 21:48:17   1238s] PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
[11/09 21:48:17   1238s] RC Extraction called in multi-corner(1) mode.
[11/09 21:48:17   1238s] Process corner(s) are loaded.
[11/09 21:48:17   1238s]  Corner: osu05
[11/09 21:48:17   1238s] extractDetailRC Option : -outfile /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[11/09 21:48:17   1238s] Assumed metal fill uses the following parameters:
[11/09 21:48:17   1238s]               Active Spacing      Min. Width
[11/09 21:48:17   1238s]                 [microns]         [microns]
[11/09 21:48:17   1238s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[11/09 21:48:17   1238s]   Layer M1        0.600             0.400 
[11/09 21:48:17   1238s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[11/09 21:48:17   1238s]   Layer M2        0.600             0.400 
[11/09 21:48:17   1238s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[11/09 21:48:17   1238s]   Layer M3        0.600             0.400 
[11/09 21:48:17   1238s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[11/09 21:48:17   1238s]       RC Corner Indexes            0   
[11/09 21:48:17   1238s] Capacitance Scaling Factor   : 1.00000 
[11/09 21:48:17   1238s] Coupling Cap. Scaling Factor : 1.00000 
[11/09 21:48:17   1238s] Resistance Scaling Factor    : 1.00000 
[11/09 21:48:17   1238s] Clock Cap. Scaling Factor    : 1.00000 
[11/09 21:48:17   1238s] Clock Res. Scaling Factor    : 1.00000 
[11/09 21:48:17   1238s] Shrink Factor                : 1.00000
[11/09 21:48:17   1238s] RC extraction is honoring NDR for assume metal fill.
[11/09 21:48:18   1238s] Initializing multi-corner capacitance tables ... 
[11/09 21:48:18   1238s] Initializing multi-corner resistance tables ...
[11/09 21:48:18   1238s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2325.9M)
[11/09 21:48:18   1238s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for storing RC.
[11/09 21:48:18   1238s] Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 20.0222% (CPU Time= 0:00:00.1  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 30.0222% (CPU Time= 0:00:00.1  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 40.0222% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 50.0222% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 60.0222% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 70.0222% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 80.0222% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 90.0222% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 2381.9M)
[11/09 21:48:18   1238s] Number of Extracted Resistors     : 18231
[11/09 21:48:18   1238s] Number of Extracted Ground Cap.   : 19783
[11/09 21:48:18   1238s] Number of Extracted Coupling Cap. : 28868
[11/09 21:48:18   1238s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:48:18   1238s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/09 21:48:18   1238s]  Corner: osu05
[11/09 21:48:18   1238s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2343.9M)
[11/09 21:48:18   1238s] Creating parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb_Filter.rcdb.d' for storing RC.
[11/09 21:48:18   1238s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1586 times net's RC data read were performed.
[11/09 21:48:18   1239s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2343.863M)
[11/09 21:48:18   1239s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:48:18   1239s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2343.863M)
[11/09 21:48:18   1239s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2343.863M)
[11/09 21:48:18   1239s] **optDesign ... cpu = 0:00:51, real = 0:00:48, mem = 2317.9M, totSessionCpu=0:20:39 **
[11/09 21:48:18   1239s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 21:48:18   1239s] Begin IPO call back ...
[11/09 21:48:18   1239s] End IPO call back ...
[11/09 21:48:18   1239s] #################################################################################
[11/09 21:48:18   1239s] # Design Stage: PostRoute
[11/09 21:48:18   1239s] # Design Name: layout_lab_design
[11/09 21:48:18   1239s] # Design Mode: 90nm
[11/09 21:48:18   1239s] # Analysis Mode: MMMC OCV 
[11/09 21:48:18   1239s] # Parasitics Mode: SPEF/RCDB
[11/09 21:48:18   1239s] # Signoff Settings: SI On 
[11/09 21:48:18   1239s] #################################################################################
[11/09 21:48:18   1239s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:48:18   1239s] Setting infinite Tws ...
[11/09 21:48:18   1239s] First Iteration Infinite Tw... 
[11/09 21:48:18   1239s] Calculate early delays in OCV mode...
[11/09 21:48:18   1239s] Calculate late delays in OCV mode...
[11/09 21:48:18   1239s] Topological Sorting (CPU = 0:00:00.1, MEM = 2315.9M, InitMEM = 2315.9M)
[11/09 21:48:19   1239s] Initializing multi-corner capacitance tables ... 
[11/09 21:48:19   1239s] Initializing multi-corner resistance tables ...
[11/09 21:48:19   1239s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:48:19   1239s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2332.0M)
[11/09 21:48:19   1239s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:48:21   1242s] Total number of fetched objects 1586
[11/09 21:48:21   1242s] AAE_INFO-618: Total number of nets in the design is 1597,  99.2 percent of the nets selected for SI analysis
[11/09 21:48:21   1242s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:48:21   1242s] End delay calculation. (MEM=2408.97 CPU=0:00:02.7 REAL=0:00:02.0)
[11/09 21:48:21   1242s] Save waveform /tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/.AAE_trzU3G/.AAE_24154/waveform.data...
[11/09 21:48:21   1242s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 2409.0M) ***
[11/09 21:48:21   1242s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2409.0M)
[11/09 21:48:21   1242s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 21:48:21   1242s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2409.0M)
[11/09 21:48:21   1242s] Starting SI iteration 2
[11/09 21:48:21   1242s] AAE_INFO: 1 threads acquired from CTE.
[11/09 21:48:21   1242s] Calculate early delays in OCV mode...
[11/09 21:48:21   1242s] Calculate late delays in OCV mode...
[11/09 21:48:22   1242s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[11/09 21:48:22   1242s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 1586. 
[11/09 21:48:22   1242s] Total number of fetched objects 1586
[11/09 21:48:22   1242s] AAE_INFO-618: Total number of nets in the design is 1597,  3.5 percent of the nets selected for SI analysis
[11/09 21:48:22   1242s] End delay calculation. (MEM=2417.02 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 21:48:22   1242s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2417.0M) ***
[11/09 21:48:22   1242s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:20:43 mem=2417.0M)
[11/09 21:48:22   1242s] **optDesign ... cpu = 0:00:55, real = 0:00:52, mem = 2310.1M, totSessionCpu=0:20:43 **
[11/09 21:48:22   1242s] *** Timing NOT met, worst failing slack is -13.469
[11/09 21:48:22   1242s] *** Check timing (0:00:00.0)
[11/09 21:48:22   1242s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[11/09 21:48:22   1242s] Info: 16 io nets excluded
[11/09 21:48:22   1242s] Info: 2 clock nets excluded from IPO operation.
[11/09 21:48:22   1242s] PhyDesignGrid: maxLocalDensity 0.98
[11/09 21:48:22   1242s] ### Creating PhyDesignMc. totSessionCpu=0:20:43 mem=2310.1M
[11/09 21:48:22   1242s] #spOpts: mergeVia=F 
[11/09 21:48:23   1243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:44 mem=2310.1M
[11/09 21:48:23   1243s] ### Creating LA Mngr. totSessionCpu=0:20:44 mem=2310.1M
[11/09 21:48:23   1243s] ### Creating LA Mngr, finished. totSessionCpu=0:20:44 mem=2310.1M
[11/09 21:48:24   1245s] *info: 16 io nets excluded
[11/09 21:48:24   1245s] *info: 2 clock nets excluded
[11/09 21:48:24   1245s] *info: 2 special nets excluded.
[11/09 21:48:24   1245s] *info: 11 no-driver nets excluded.
[11/09 21:48:25   1246s] ** GigaOpt Optimizer WNS Slack -13.469 TNS Slack -387.116 Density 99.85
[11/09 21:48:25   1246s] Optimizer TNS Opt
[11/09 21:48:26   1247s] Active Path Group: reg2reg  
[11/09 21:48:26   1247s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:48:26   1247s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/09 21:48:26   1247s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:48:26   1247s] | -13.469|  -13.469|-373.518| -387.116|    99.85%|   0:00:00.0| 2474.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:48:26   1247s] | -13.469|  -13.469|-373.518| -387.116|    99.85%|   0:00:00.0| 2474.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]/D  |
[11/09 21:48:26   1247s] | -13.469|  -13.469|-373.518| -387.116|    99.85%|   0:00:00.0| 2474.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]/D  |
[11/09 21:48:26   1247s] | -13.469|  -13.469|-373.518| -387.116|    99.85%|   0:00:00.0| 2474.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]/D  |
[11/09 21:48:26   1247s] | -13.469|  -13.469|-373.518| -387.116|    99.85%|   0:00:00.0| 2474.9M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D  |
[11/09 21:48:26   1247s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[11/09 21:48:26   1247s] 
[11/09 21:48:26   1247s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2474.9M) ***
[11/09 21:48:27   1247s]   Timing Snapshot: (TGT)
[11/09 21:48:27   1247s]      Weighted WNS: -13.469
[11/09 21:48:27   1247s]       All  PG WNS: -13.469
[11/09 21:48:27   1247s]       High PG WNS: -13.469
[11/09 21:48:27   1247s]       All  PG TNS: -387.116
[11/09 21:48:27   1247s]       High PG TNS: -373.518
[11/09 21:48:27   1247s]    Category Slack: { [L, -13.469] [H, -13.469] }
[11/09 21:48:27   1247s] 
[11/09 21:48:27   1247s] Checking setup slack degradation ...
[11/09 21:48:27   1247s] 
[11/09 21:48:27   1247s] Recovery Manager:
[11/09 21:48:27   1247s]   Low  Effort WNS Jump: 0.120 (REF: -13.348, TGT: -13.469, Threshold: 1.335) - Skip
[11/09 21:48:27   1247s]   High Effort WNS Jump: 0.120 (REF: -13.348, TGT: -13.469, Threshold: 0.984) - Skip
[11/09 21:48:27   1247s]   Low  Effort TNS Jump: 19.853 (REF: -367.263, TGT: -387.116, Threshold: 36.726) - Disabled
[11/09 21:48:27   1247s]   High Effort TNS Jump: 20.063 (REF: -353.456, TGT: -373.518, Threshold: 35.346) - Disabled
[11/09 21:48:27   1247s] 
[11/09 21:48:27   1247s] 
[11/09 21:48:27   1247s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:01.0 mem=2474.9M) ***
[11/09 21:48:27   1247s] 
[11/09 21:48:27   1247s] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2474.9M) ***
[11/09 21:48:27   1247s] End: GigaOpt Optimization in post-eco TNS mode
[11/09 21:48:27   1248s] Running postRoute recovery in postEcoRoute mode
[11/09 21:48:27   1248s] **optDesign ... cpu = 0:01:00, real = 0:00:57, mem = 2324.0M, totSessionCpu=0:20:48 **
[11/09 21:48:27   1248s]   Timing/DRV Snapshot: (TGT)
[11/09 21:48:27   1248s]      Weighted WNS: -13.469
[11/09 21:48:27   1248s]       All  PG WNS: -13.469
[11/09 21:48:27   1248s]       High PG WNS: -13.469
[11/09 21:48:27   1248s]       All  PG TNS: -387.116
[11/09 21:48:27   1248s]       High PG TNS: -373.518
[11/09 21:48:27   1248s]          Tran DRV: 0
[11/09 21:48:27   1248s]           Cap DRV: 1
[11/09 21:48:27   1248s]        Fanout DRV: 0
[11/09 21:48:27   1248s]            Glitch: 0
[11/09 21:48:27   1248s]    Category Slack: { [L, -13.469] [H, -13.469] }
[11/09 21:48:27   1248s] 
[11/09 21:48:27   1248s] Checking setup slack degradation ...
[11/09 21:48:27   1248s] 
[11/09 21:48:27   1248s] Recovery Manager:
[11/09 21:48:27   1248s]   Low  Effort WNS Jump: 0.120 (REF: -13.348, TGT: -13.469, Threshold: 1.335) - Skip
[11/09 21:48:27   1248s]   High Effort WNS Jump: 0.120 (REF: -13.348, TGT: -13.469, Threshold: 0.984) - Skip
[11/09 21:48:27   1248s]   Low  Effort TNS Jump: 19.853 (REF: -367.263, TGT: -387.116, Threshold: 36.726) - Disabled
[11/09 21:48:27   1248s]   High Effort TNS Jump: 20.063 (REF: -353.456, TGT: -373.518, Threshold: 35.346) - Disabled
[11/09 21:48:27   1248s] 
[11/09 21:48:27   1248s] Checking DRV degradation...
[11/09 21:48:27   1248s] 
[11/09 21:48:27   1248s] Recovery Manager:
[11/09 21:48:27   1248s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:48:27   1248s]      Cap DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[11/09 21:48:27   1248s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:48:27   1248s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/09 21:48:27   1248s] 
[11/09 21:48:27   1248s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/09 21:48:27   1248s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2324.03M, totSessionCpu=0:20:48).
[11/09 21:48:27   1248s] **optDesign ... cpu = 0:01:01, real = 0:00:57, mem = 2324.0M, totSessionCpu=0:20:48 **
[11/09 21:48:27   1248s] 
[11/09 21:48:27   1248s] Latch borrow mode reset to max_borrow
[11/09 21:48:27   1248s] Reported timing to dir ./timingReports
[11/09 21:48:27   1248s] **optDesign ... cpu = 0:01:01, real = 0:00:57, mem = 2324.0M, totSessionCpu=0:20:48 **
[11/09 21:48:27   1248s] Begin: glitch net info
[11/09 21:48:27   1248s] glitch slack range: number of glitch nets
[11/09 21:48:27   1248s] glitch slack < -0.32 : 0
[11/09 21:48:27   1248s] -0.32 < glitch slack < -0.28 : 0
[11/09 21:48:27   1248s] -0.28 < glitch slack < -0.24 : 0
[11/09 21:48:27   1248s] -0.24 < glitch slack < -0.2 : 0
[11/09 21:48:27   1248s] -0.2 < glitch slack < -0.16 : 0
[11/09 21:48:27   1248s] -0.16 < glitch slack < -0.12 : 0
[11/09 21:48:27   1248s] -0.12 < glitch slack < -0.08 : 0
[11/09 21:48:27   1248s] -0.08 < glitch slack < -0.04 : 0
[11/09 21:48:27   1248s] -0.04 < glitch slack : 0
[11/09 21:48:27   1248s] End: glitch net info
[11/09 21:48:29   1249s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -13.469 | -13.469 | -7.643  |
|           TNS (ns):|-387.116 |-373.518 | -57.144 |
|    Violating Paths:|   68    |   64    |   21    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.953%
       (99.854% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:00:59, mem = 2316.0M, totSessionCpu=0:20:50 **
[11/09 21:48:29   1249s]  ReSet Options after AAE Based Opt flow 
[11/09 21:48:29   1249s] *** Finished optDesign ***
[11/09 21:48:29   1249s] 
[11/09 21:48:29   1249s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:01:05)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.0 real=0:00:01.2)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.7 real=0:00:21.8)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:21.5 real=0:00:19.5)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:05.5 real=0:00:05.5)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:48:29   1249s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:48:29   1249s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:48:29   1249s] Opening parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d' for reading.
[11/09 21:48:29   1249s] Closing parasitic data file '/tmp/innovus_temp_24154_ee215lnx16.ecn.purdue.edu_mg143_puMuoh/layout_lab_design_24154_FK7icL.rcdb.d'. 1586 times net's RC data read were performed.
[11/09 21:48:29   1249s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2316.0M)
[11/09 21:48:29   1249s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[11/09 21:48:29   1249s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[11/09 21:48:29   1249s] Type 'man IMPSP-5217' for more detail.
[11/09 21:48:30   1250s] Core basic site is core
[11/09 21:48:30   1250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:48:30   1250s]   Signal wire search tree: 17428 elements. (cpu=0:00:00.0, mem=0.0M)
[11/09 21:48:31   1251s] *INFO: Adding fillers to top-module.
[11/09 21:48:31   1251s] *INFO:   Added 1935 filler insts (cell FILL / prefix FIL).
[11/09 21:48:31   1251s] *INFO: Total 1935 filler insts added - prefix FIL (CPU: 0:00:02.0).
[11/09 21:48:31   1251s] For 1935 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 21:48:31   1252s] <CMD> ecoRoute
[11/09 21:48:31   1252s] 
[11/09 21:48:31   1252s] globalDetailRoute
[11/09 21:48:31   1252s] 
[11/09 21:48:31   1252s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/09 21:48:31   1252s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/09 21:48:31   1252s] #setNanoRouteMode -routeWithEco true
[11/09 21:48:31   1252s] #Start globalDetailRoute on Sat Nov  9 21:48:31 2019
[11/09 21:48:31   1252s] #
[11/09 21:48:33   1254s] ### Net info: total nets: 1597
[11/09 21:48:33   1254s] ### Net info: dirty nets: 0
[11/09 21:48:33   1254s] ### Net info: marked as disconnected nets: 0
[11/09 21:48:34   1254s] ### Net info: fully routed nets: 1571
[11/09 21:48:34   1254s] ### Net info: trivial (single pin) nets: 0
[11/09 21:48:34   1254s] ### Net info: unrouted nets: 26
[11/09 21:48:34   1254s] ### Net info: re-extraction nets: 0
[11/09 21:48:34   1254s] ### Net info: ignored nets: 0
[11/09 21:48:34   1254s] ### Net info: skip routing nets: 0
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
[11/09 21:48:35   1255s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[11/09 21:48:35   1255s] #Start routing data preparation.
[11/09 21:48:35   1255s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:48:35   1255s] #Maximum voltage of a net in the design = 5.000.
[11/09 21:48:35   1255s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:48:35   1255s] #Voltage range [5.000 - 5.000] has 1 net.
[11/09 21:48:35   1255s] #Voltage range [0.000 - 5.000] has 1595 nets.
[11/09 21:48:35   1256s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[11/09 21:48:35   1256s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[11/09 21:48:35   1256s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[11/09 21:48:38   1258s] #Regenerating Ggrids automatically.
[11/09 21:48:38   1258s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[11/09 21:48:38   1258s] #Using automatically generated G-grids.
[11/09 21:48:38   1258s] #Done routing data preparation.
[11/09 21:48:38   1258s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2111.93 (MB), peak = 2304.87 (MB)
[11/09 21:48:38   1258s] #Merging special wires...
[11/09 21:48:38   1258s] #
[11/09 21:48:38   1258s] #Connectivity extraction summary:
[11/09 21:48:38   1258s] #Total number of nets = 0.
[11/09 21:48:38   1258s] #
[11/09 21:48:38   1259s] #WARNING (NRGR-22) Design is already detail routed.
[11/09 21:48:39   1259s] #
[11/09 21:48:39   1259s] #Connectivity extraction summary:
[11/09 21:48:39   1259s] #Total number of nets = 0.
[11/09 21:48:39   1259s] #
[11/09 21:48:39   1259s] #Cpu time = 00:00:04
[11/09 21:48:39   1259s] #Elapsed time = 00:00:04
[11/09 21:48:39   1259s] #Increased memory = 34.10 (MB)
[11/09 21:48:39   1259s] #Total memory = 2112.11 (MB)
[11/09 21:48:39   1259s] #Peak memory = 2304.87 (MB)
[11/09 21:48:40   1260s] #
[11/09 21:48:40   1260s] #Connectivity extraction summary:
[11/09 21:48:40   1260s] #Total number of nets = 0.
[11/09 21:48:40   1260s] #
[11/09 21:48:40   1260s] #
[11/09 21:48:40   1260s] #Start Detail Routing..
[11/09 21:48:40   1260s] #start initial detail routing ...
[11/09 21:48:40   1260s] #    number of violations = 0
[11/09 21:48:40   1260s] #1935 out of 1318339 instances need to be verified(marked ipoed).
[11/09 21:48:40   1260s] #1.0% of the total area is being checked for drcs
[11/09 21:48:40   1260s] #1.0% of the total area was checked
[11/09 21:48:40   1260s] #    number of violations = 0
[11/09 21:48:40   1260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2119.72 (MB), peak = 2304.87 (MB)
[11/09 21:48:40   1260s] #start 1st optimization iteration ...
[11/09 21:48:40   1260s] #    number of violations = 0
[11/09 21:48:40   1260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2119.73 (MB), peak = 2304.87 (MB)
[11/09 21:48:40   1260s] #Complete Detail Routing.
[11/09 21:48:40   1260s] #Total wire length = 359433 um.
[11/09 21:48:40   1260s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:40   1260s] #Total wire length on LAYER metal1 = 30364 um.
[11/09 21:48:40   1260s] #Total wire length on LAYER metal2 = 155582 um.
[11/09 21:48:40   1260s] #Total wire length on LAYER metal3 = 173487 um.
[11/09 21:48:40   1260s] #Total number of vias = 8343
[11/09 21:48:40   1260s] #Up-Via Summary (total 8343):
[11/09 21:48:40   1260s] #           
[11/09 21:48:40   1260s] #-----------------------
[11/09 21:48:40   1260s] #  Metal 1         4140
[11/09 21:48:40   1260s] #  Metal 2         4203
[11/09 21:48:40   1260s] #-----------------------
[11/09 21:48:40   1260s] #                  8343 
[11/09 21:48:40   1260s] #
[11/09 21:48:40   1260s] #Total number of DRC violations = 0
[11/09 21:48:40   1260s] #Cpu time = 00:00:01
[11/09 21:48:40   1260s] #Elapsed time = 00:00:01
[11/09 21:48:40   1260s] #Increased memory = -10.77 (MB)
[11/09 21:48:40   1260s] #Total memory = 2101.35 (MB)
[11/09 21:48:40   1260s] #Peak memory = 2304.87 (MB)
[11/09 21:48:41   1261s] #
[11/09 21:48:41   1261s] #Connectivity extraction summary:
[11/09 21:48:41   1261s] #Total number of nets = 0.
[11/09 21:48:41   1261s] #
[11/09 21:48:41   1261s] #
[11/09 21:48:41   1261s] #Start Detail Routing..
[11/09 21:48:41   1261s] #start initial detail routing ...
[11/09 21:48:41   1261s] #    number of violations = 0
[11/09 21:48:41   1261s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2112.36 (MB), peak = 2304.87 (MB)
[11/09 21:48:41   1261s] #start 1st optimization iteration ...
[11/09 21:48:41   1261s] #    number of violations = 0
[11/09 21:48:41   1261s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2112.79 (MB), peak = 2304.87 (MB)
[11/09 21:48:41   1261s] #Complete Detail Routing.
[11/09 21:48:41   1261s] #Total wire length = 359433 um.
[11/09 21:48:41   1261s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:41   1261s] #Total wire length on LAYER metal1 = 30364 um.
[11/09 21:48:41   1261s] #Total wire length on LAYER metal2 = 155582 um.
[11/09 21:48:41   1261s] #Total wire length on LAYER metal3 = 173487 um.
[11/09 21:48:41   1261s] #Total number of vias = 8343
[11/09 21:48:41   1261s] #Up-Via Summary (total 8343):
[11/09 21:48:41   1261s] #           
[11/09 21:48:41   1261s] #-----------------------
[11/09 21:48:41   1261s] #  Metal 1         4140
[11/09 21:48:41   1261s] #  Metal 2         4203
[11/09 21:48:41   1261s] #-----------------------
[11/09 21:48:41   1261s] #                  8343 
[11/09 21:48:41   1261s] #
[11/09 21:48:41   1261s] #Total number of DRC violations = 0
[11/09 21:48:41   1261s] #
[11/09 21:48:41   1261s] #start routing for process antenna violation fix ...
[11/09 21:48:42   1262s] #
[11/09 21:48:42   1262s] #Connectivity extraction summary:
[11/09 21:48:42   1262s] #Total number of nets = 0.
[11/09 21:48:42   1262s] #
[11/09 21:48:42   1262s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2110.33 (MB), peak = 2304.87 (MB)
[11/09 21:48:42   1262s] #
[11/09 21:48:42   1262s] #Total wire length = 359433 um.
[11/09 21:48:42   1262s] #Total half perimeter of net bounding box = 301855 um.
[11/09 21:48:42   1262s] #Total wire length on LAYER metal1 = 30364 um.
[11/09 21:48:42   1262s] #Total wire length on LAYER metal2 = 155582 um.
[11/09 21:48:42   1262s] #Total wire length on LAYER metal3 = 173487 um.
[11/09 21:48:42   1262s] #Total number of vias = 8343
[11/09 21:48:42   1262s] #Up-Via Summary (total 8343):
[11/09 21:48:42   1262s] #           
[11/09 21:48:42   1262s] #-----------------------
[11/09 21:48:42   1262s] #  Metal 1         4140
[11/09 21:48:42   1262s] #  Metal 2         4203
[11/09 21:48:42   1262s] #-----------------------
[11/09 21:48:42   1262s] #                  8343 
[11/09 21:48:42   1262s] #
[11/09 21:48:42   1262s] #Total number of DRC violations = 0
[11/09 21:48:42   1262s] #
[11/09 21:48:42   1262s] #detailRoute Statistics:
[11/09 21:48:42   1262s] #Cpu time = 00:00:03
[11/09 21:48:42   1262s] #Elapsed time = 00:00:03
[11/09 21:48:42   1262s] #Increased memory = -1.36 (MB)
[11/09 21:48:42   1262s] #Total memory = 2110.75 (MB)
[11/09 21:48:42   1262s] #Peak memory = 2304.87 (MB)
[11/09 21:48:43   1263s] #
[11/09 21:48:43   1263s] #globalDetailRoute statistics:
[11/09 21:48:43   1263s] #Cpu time = 00:00:11
[11/09 21:48:43   1263s] #Elapsed time = 00:00:11
[11/09 21:48:43   1263s] #Increased memory = -147.29 (MB)
[11/09 21:48:43   1263s] #Total memory = 1788.21 (MB)
[11/09 21:48:43   1263s] #Peak memory = 2304.87 (MB)
[11/09 21:48:43   1263s] #Number of warnings = 18
[11/09 21:48:43   1263s] #Total number of warnings = 730
[11/09 21:48:43   1263s] #Number of fails = 0
[11/09 21:48:43   1263s] #Total number of fails = 0
[11/09 21:48:43   1263s] #Complete globalDetailRoute on Sat Nov  9 21:48:43 2019
[11/09 21:48:43   1263s] #
[11/09 21:48:43   1263s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 21:48:43   1263s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:48:43   1263s] 
[11/09 21:48:43   1263s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:48:43   1263s] Start Time: Sat Nov  9 21:48:43 2019
[11/09 21:48:43   1263s] 
[11/09 21:48:43   1263s] Design Name: layout_lab_design
[11/09 21:48:43   1263s] Database Units: 1000
[11/09 21:48:43   1263s] Design Boundary: (0.0000, 0.0000) (10488.0000, 10482.0000)
[11/09 21:48:43   1263s] Error Limit = 1000; Warning Limit = 50
[11/09 21:48:43   1263s] Check all nets
[11/09 21:48:43   1263s] *** 21:48:43 *** Building data for Net vdd
[11/09 21:48:43   1263s] *** 21:48:43 *** Checking data for Net vdd .........
[11/09 21:48:45   1265s] *** 21:48:45 *** Building data for Net gnd
[11/09 21:48:45   1265s] *** 21:48:45 *** Checking data for Net gnd ......
[11/09 21:48:46   1266s] 
[11/09 21:48:46   1266s] Begin Summary 
[11/09 21:48:46   1266s]   Found no problems or warnings.
[11/09 21:48:46   1266s] End Summary
[11/09 21:48:46   1266s] 
[11/09 21:48:46   1266s] End Time: Sat Nov  9 21:48:46 2019
[11/09 21:48:46   1266s] Time Elapsed: 0:00:03.0
[11/09 21:48:46   1266s] 
[11/09 21:48:46   1266s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:48:46   1266s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:48:46   1266s]   (CPU Time: 0:00:03.2  MEM: 9.629M)
[11/09 21:48:46   1266s] 
[11/09 21:48:46   1266s] <CMD> verify_drc
[11/09 21:48:46   1266s]  *** Starting Verify DRC (MEM: 2307.4) ***
[11/09 21:48:46   1266s] 
[11/09 21:48:46   1266s]   VERIFY DRC ...... Starting Verification
[11/09 21:48:46   1266s]   VERIFY DRC ...... Initializing
[11/09 21:48:46   1266s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:48:46   1266s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:48:46   1266s]   VERIFY DRC ...... Using new threading
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 1 of 289
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 2 of 289
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 3 of 289
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 4 of 289
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 5 of 289
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/09 21:48:46   1266s]   VERIFY DRC ...... Sub-Area : 6 of 289
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 7 of 289
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 8 of 289
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 9 of 289
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/09 21:48:46   1267s]   VERIFY DRC ...... Sub-Area : 10 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 11 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 12 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 13 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 14 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 15 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 16 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 17 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 18 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 19 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 20 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 21 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 22 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 23 of 289
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/09 21:48:47   1267s]   VERIFY DRC ...... Sub-Area : 24 of 289
[11/09 21:48:47   1268s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/09 21:48:47   1268s]   VERIFY DRC ...... Sub-Area : 25 of 289
[11/09 21:48:47   1268s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/09 21:48:47   1268s]   VERIFY DRC ...... Sub-Area : 26 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 27 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 28 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 29 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 30 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 31 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 32 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 33 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 34 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 35 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 36 of 289
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/09 21:48:48   1268s]   VERIFY DRC ...... Sub-Area : 37 of 289
[11/09 21:48:48   1269s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/09 21:48:48   1269s]   VERIFY DRC ...... Sub-Area : 38 of 289
[11/09 21:48:48   1269s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/09 21:48:48   1269s]   VERIFY DRC ...... Sub-Area : 39 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 40 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 41 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 42 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 43 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 44 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 45 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 46 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 47 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 48 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 49 of 289
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/09 21:48:49   1269s]   VERIFY DRC ...... Sub-Area : 50 of 289
[11/09 21:48:49   1270s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/09 21:48:49   1270s]   VERIFY DRC ...... Sub-Area : 51 of 289
[11/09 21:48:49   1270s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/09 21:48:49   1270s]   VERIFY DRC ...... Sub-Area : 52 of 289
[11/09 21:48:49   1270s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/09 21:48:49   1270s]   VERIFY DRC ...... Sub-Area : 53 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 54 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 55 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 56 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 57 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 58 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 59 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 60 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 61 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 62 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 63 of 289
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/09 21:48:50   1270s]   VERIFY DRC ...... Sub-Area : 64 of 289
[11/09 21:48:50   1271s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/09 21:48:50   1271s]   VERIFY DRC ...... Sub-Area : 65 of 289
[11/09 21:48:50   1271s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/09 21:48:50   1271s]   VERIFY DRC ...... Sub-Area : 66 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 67 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 68 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 69 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 70 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 71 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 72 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 73 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 74 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 75 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 76 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 77 of 289
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/09 21:48:51   1271s]   VERIFY DRC ...... Sub-Area : 78 of 289
[11/09 21:48:51   1272s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/09 21:48:51   1272s]   VERIFY DRC ...... Sub-Area : 79 of 289
[11/09 21:48:51   1272s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/09 21:48:51   1272s]   VERIFY DRC ...... Sub-Area : 80 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 81 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 82 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 83 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 84 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 85 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 86 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 87 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 88 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 89 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 90 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 91 of 289
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[11/09 21:48:52   1272s]   VERIFY DRC ...... Sub-Area : 92 of 289
[11/09 21:48:52   1273s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[11/09 21:48:52   1273s]   VERIFY DRC ...... Sub-Area : 93 of 289
[11/09 21:48:52   1273s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[11/09 21:48:52   1273s]   VERIFY DRC ...... Sub-Area : 94 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 95 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 96 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 97 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 98 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 99 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 100 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 101 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 102 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 103 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 104 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 105 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 106 of 289
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[11/09 21:48:53   1273s]   VERIFY DRC ...... Sub-Area : 107 of 289
[11/09 21:48:53   1274s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[11/09 21:48:53   1274s]   VERIFY DRC ...... Sub-Area : 108 of 289
[11/09 21:48:53   1274s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[11/09 21:48:53   1274s]   VERIFY DRC ...... Sub-Area : 109 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 110 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 111 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 112 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 113 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 114 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 115 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 116 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 117 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 118 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 119 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 120 of 289
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[11/09 21:48:54   1274s]   VERIFY DRC ...... Sub-Area : 121 of 289
[11/09 21:48:54   1275s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[11/09 21:48:54   1275s]   VERIFY DRC ...... Sub-Area : 122 of 289
[11/09 21:48:54   1275s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[11/09 21:48:54   1275s]   VERIFY DRC ...... Sub-Area : 123 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 124 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 125 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 126 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 127 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 128 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 129 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 130 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 131 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 132 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 133 of 289
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[11/09 21:48:55   1275s]   VERIFY DRC ...... Sub-Area : 134 of 289
[11/09 21:48:55   1276s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[11/09 21:48:55   1276s]   VERIFY DRC ...... Sub-Area : 135 of 289
[11/09 21:48:55   1276s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[11/09 21:48:55   1276s]   VERIFY DRC ...... Sub-Area : 136 of 289
[11/09 21:48:55   1276s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[11/09 21:48:55   1276s]   VERIFY DRC ...... Sub-Area : 137 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 138 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 139 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 140 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 141 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 142 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 143 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 144 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 145 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 146 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 147 of 289
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[11/09 21:48:56   1276s]   VERIFY DRC ...... Sub-Area : 148 of 289
[11/09 21:48:56   1277s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[11/09 21:48:56   1277s]   VERIFY DRC ...... Sub-Area : 149 of 289
[11/09 21:48:56   1277s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[11/09 21:48:56   1277s]   VERIFY DRC ...... Sub-Area : 150 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 151 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 152 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 153 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 154 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 155 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 156 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 157 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 158 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 159 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 160 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 161 of 289
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[11/09 21:48:57   1277s]   VERIFY DRC ...... Sub-Area : 162 of 289
[11/09 21:48:57   1278s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[11/09 21:48:57   1278s]   VERIFY DRC ...... Sub-Area : 163 of 289
[11/09 21:48:57   1278s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[11/09 21:48:57   1278s]   VERIFY DRC ...... Sub-Area : 164 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 165 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 166 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 167 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 168 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 169 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 170 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 171 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 172 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 173 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 174 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 175 of 289
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[11/09 21:48:58   1278s]   VERIFY DRC ...... Sub-Area : 176 of 289
[11/09 21:48:58   1279s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[11/09 21:48:58   1279s]   VERIFY DRC ...... Sub-Area : 177 of 289
[11/09 21:48:58   1279s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[11/09 21:48:58   1279s]   VERIFY DRC ...... Sub-Area : 178 of 289
[11/09 21:48:58   1279s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[11/09 21:48:58   1279s]   VERIFY DRC ...... Sub-Area : 179 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 180 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 181 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 182 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 183 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 184 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 185 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 186 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 187 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 188 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 189 of 289
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[11/09 21:48:59   1279s]   VERIFY DRC ...... Sub-Area : 190 of 289
[11/09 21:48:59   1280s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[11/09 21:48:59   1280s]   VERIFY DRC ...... Sub-Area : 191 of 289
[11/09 21:48:59   1280s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[11/09 21:48:59   1280s]   VERIFY DRC ...... Sub-Area : 192 of 289
[11/09 21:48:59   1280s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[11/09 21:48:59   1280s]   VERIFY DRC ...... Sub-Area : 193 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 194 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 195 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 196 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 197 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 198 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 199 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 200 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 201 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 202 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 203 of 289
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[11/09 21:49:00   1280s]   VERIFY DRC ...... Sub-Area : 204 of 289
[11/09 21:49:00   1281s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[11/09 21:49:00   1281s]   VERIFY DRC ...... Sub-Area : 205 of 289
[11/09 21:49:00   1281s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[11/09 21:49:00   1281s]   VERIFY DRC ...... Sub-Area : 206 of 289
[11/09 21:49:00   1281s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[11/09 21:49:00   1281s]   VERIFY DRC ...... Sub-Area : 207 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 208 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 209 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 210 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 211 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 212 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 213 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 214 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 215 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 216 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 217 of 289
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[11/09 21:49:01   1281s]   VERIFY DRC ...... Sub-Area : 218 of 289
[11/09 21:49:01   1282s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[11/09 21:49:01   1282s]   VERIFY DRC ...... Sub-Area : 219 of 289
[11/09 21:49:01   1282s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[11/09 21:49:01   1282s]   VERIFY DRC ...... Sub-Area : 220 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 221 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 222 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 223 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 224 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 225 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 226 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 227 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 228 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 229 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 230 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 231 of 289
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[11/09 21:49:02   1282s]   VERIFY DRC ...... Sub-Area : 232 of 289
[11/09 21:49:02   1283s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[11/09 21:49:02   1283s]   VERIFY DRC ...... Sub-Area : 233 of 289
[11/09 21:49:02   1283s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[11/09 21:49:02   1283s]   VERIFY DRC ...... Sub-Area : 234 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 235 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 236 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 237 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 238 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 239 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 240 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 241 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 242 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 243 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 244 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 245 of 289
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[11/09 21:49:03   1283s]   VERIFY DRC ...... Sub-Area : 246 of 289
[11/09 21:49:03   1284s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[11/09 21:49:03   1284s]   VERIFY DRC ...... Sub-Area : 247 of 289
[11/09 21:49:03   1284s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[11/09 21:49:03   1284s]   VERIFY DRC ...... Sub-Area : 248 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 249 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 250 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 251 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 252 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 253 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 254 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 255 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 256 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 257 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 258 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 259 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 260 of 289
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[11/09 21:49:04   1284s]   VERIFY DRC ...... Sub-Area : 261 of 289
[11/09 21:49:04   1285s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[11/09 21:49:04   1285s]   VERIFY DRC ...... Sub-Area : 262 of 289
[11/09 21:49:04   1285s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[11/09 21:49:04   1285s]   VERIFY DRC ...... Sub-Area : 263 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 264 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 265 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 266 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 267 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 268 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 269 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 270 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 271 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 272 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 273 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 274 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 275 of 289
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[11/09 21:49:05   1285s]   VERIFY DRC ...... Sub-Area : 276 of 289
[11/09 21:49:05   1286s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[11/09 21:49:05   1286s]   VERIFY DRC ...... Sub-Area : 277 of 289
[11/09 21:49:05   1286s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[11/09 21:49:05   1286s]   VERIFY DRC ...... Sub-Area : 278 of 289
[11/09 21:49:05   1286s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[11/09 21:49:05   1286s]   VERIFY DRC ...... Sub-Area : 279 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 280 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 281 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 282 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 283 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 284 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 285 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 286 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 287 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 288 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 289 of 289
[11/09 21:49:06   1286s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[11/09 21:49:06   1286s] 
[11/09 21:49:06   1286s]   Verification Complete : 0 Viols.
[11/09 21:49:06   1286s] 
[11/09 21:49:06   1286s]  *** End Verify DRC (CPU: 0:00:20.0  ELAPSED TIME: 20.00  MEM: 28.7M) ***
[11/09 21:49:06   1286s] 
[11/09 21:49:06   1286s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[11/09 21:49:06   1286s] Parse map file...
[11/09 21:49:06   1286s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[11/09 21:49:06   1286s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:49:06   1286s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[11/09 21:49:06   1286s] Type 'man IMPOGDS-399' for more detail.
[11/09 21:49:06   1286s] Writing GDSII file ...
[11/09 21:49:06   1286s] 	****** db unit per micron = 1000 ******
[11/09 21:49:06   1286s] 	****** output gds2 file unit per micron = 1000 ******
[11/09 21:49:06   1286s] 	****** unit scaling factor = 1 ******
[11/09 21:49:06   1286s] Output for instance
[11/09 21:49:07   1287s] Output for bump
[11/09 21:49:07   1287s] Output for physical terminals
[11/09 21:49:07   1287s] Output for logical terminals
[11/09 21:49:07   1287s] Output for regular nets
[11/09 21:49:07   1287s] Output for special nets and metal fills
[11/09 21:49:07   1287s] Output for via structure generation
[11/09 21:49:07   1287s] Statistics for GDS generated (version 3)
[11/09 21:49:07   1287s] ----------------------------------------
[11/09 21:49:07   1287s] Stream Out Layer Mapping Information:
[11/09 21:49:07   1287s] GDS Layer Number          GDS Layer Name
[11/09 21:49:07   1287s] ----------------------------------------
[11/09 21:49:07   1287s]     49                            metal1
[11/09 21:49:07   1287s]     50                               via
[11/09 21:49:07   1287s]     51                            metal2
[11/09 21:49:07   1287s]     61                              via2
[11/09 21:49:07   1287s]     62                            metal3
[11/09 21:49:07   1287s]     49                            metal1
[11/09 21:49:07   1287s]     51                            metal2
[11/09 21:49:07   1287s]     62                            metal3
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Stream Out Information Processed for GDS version 3:
[11/09 21:49:07   1287s] Units: 1000 DBU
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Object                             Count
[11/09 21:49:07   1287s] ----------------------------------------
[11/09 21:49:07   1287s] Instances                        1318339
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Ports/Pins                             0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Nets                                9082
[11/09 21:49:07   1287s]     metal layer metal1              1163
[11/09 21:49:07   1287s]     metal layer metal2              5446
[11/09 21:49:07   1287s]     metal layer metal3              2473
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s]     Via Instances                   8343
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Special Nets                        1000
[11/09 21:49:07   1287s]     metal layer metal1               994
[11/09 21:49:07   1287s]     metal layer metal2                 6
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s]     Via Instances                    670
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Metal Fills                            0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s]     Via Instances                      0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Metal FillOPCs                         0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s]     Via Instances                      0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Text                                  15
[11/09 21:49:07   1287s]     metal layer metal3                15
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Blockages                              0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Custom Text                            0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Custom Box                             0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Trim Metal                             0
[11/09 21:49:07   1287s] 
[11/09 21:49:07   1287s] Output for cells
[11/09 21:49:07   1287s] **WARN: (IMPOGDS-1176):	There are 281 empty cells. Check innovus.log# for the details.
[11/09 21:49:07   1287s]   It is probably because your mapping file does not contain corresponding rules.
[11/09 21:49:07   1287s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/09 21:49:12   1287s] ######Streamout is finished!
[11/09 21:49:12   1287s] <CMD> saveNetlist -excludeLeafCell final.v
[11/09 21:49:12   1287s] Writing Netlist "final.v" ...
[11/09 21:49:12   1287s] <CMD> rcOut -spf final.dspf
[11/09 21:49:12   1287s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[11/09 21:49:12   1287s] Type 'man IMPDC-495' for more detail.
[11/09 21:49:12   1287s] 
[11/09 21:49:17   1288s] <CMD> pan -2947.176 -392.957
[11/09 21:49:21   1290s] <CMD> pan -505.635 -2022.543
[11/09 21:49:22   1291s] <CMD> pan 2092.286 -3068.686
[11/09 21:49:26   1292s] <CMD> pan 993.691 2725.552
[11/09 21:49:29   1294s] <CMD> pan 274.155 636.650
[11/09 21:49:30   1294s] <CMD> pan -69.567 210.808
[11/09 21:49:35   1296s] <CMD> pan 746.278 338.944
[11/09 21:49:44   1299s] 
[11/09 21:49:44   1299s] *** Memory Usage v#1 (Current mem = 2335.074M, initial mem = 166.582M) ***
[11/09 21:49:44   1299s] 
[11/09 21:49:44   1299s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:49:44   1299s] Severity  ID               Count  Summary                                  
[11/09 21:49:44   1299s] WARNING   IMPLF-151            5  The viaRule '%s' has been defined, the c...
[11/09 21:49:44   1299s] WARNING   IMPLF-58            40  MACRO '%s' has been found in the databas...
[11/09 21:49:44   1299s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/09 21:49:44   1299s] ERROR     IMPLF-223            2  The LEF via '%s' has been defined and fo...
[11/09 21:49:44   1299s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[11/09 21:49:44   1299s] WARNING   IMPLF-119           10  LAYER '%s' has been found in the databas...
[11/09 21:49:44   1299s] WARNING   IMPFP-325           11  Floorplan of the design is resized. All ...
[11/09 21:49:44   1299s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/09 21:49:44   1299s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[11/09 21:49:44   1299s] WARNING   IMPOGDS-1176        11  There are %d empty cells. Check innovus....
[11/09 21:49:44   1299s] WARNING   IMPOGDS-399         22   Only %d layer(s) (%s) of a %s object is...
[11/09 21:49:44   1299s] WARNING   IMPEXT-3087         99  Fill active spacing for layer %s is not ...
[11/09 21:49:44   1299s] WARNING   IMPEXT-3493         22  The design extraction status has been re...
[11/09 21:49:44   1299s] WARNING   IMPEXT-3530        116  The process node is not set. Use the com...
[11/09 21:49:44   1299s] WARNING   IMPSYT-7329         11  Cannot load design with init_design, aft...
[11/09 21:49:44   1299s] WARNING   IMPCK-164           11  No synthesized clock tree is found from ...
[11/09 21:49:44   1299s] ERROR     IMPCK-9000          11  %s                                       
[11/09 21:49:44   1299s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 21:49:44   1299s] WARNING   IMPDC-1629          11  The default delay limit was set to %d. T...
[11/09 21:49:44   1299s] ERROR     IMPDC-495           11  Run RC extraction before invoking RC out...
[11/09 21:49:44   1299s] WARNING   IMPESI-2017         20  There is no coupling capacitance found i...
[11/09 21:49:44   1299s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[11/09 21:49:44   1299s] WARNING   IMPPP-4022         132  Option "-%s" is obsolete and has been re...
[11/09 21:49:44   1299s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[11/09 21:49:44   1299s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[11/09 21:49:44   1299s] WARNING   IMPSR-1255          42  Cannot find any non 'CLASS CORE' pad pin...
[11/09 21:49:44   1299s] WARNING   IMPSR-1254          44  Cannot find any block pin of net %s. Che...
[11/09 21:49:44   1299s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[11/09 21:49:44   1299s] WARNING   IMPSP-9531          19  Turning off clkGateAware when timingDriv...
[11/09 21:49:44   1299s] ERROR     IMPSP-9022           7  Command '%s' completed with some error(s...
[11/09 21:49:44   1299s] WARNING   IMPSP-9025          22  No scan chain specified/traced.          
[11/09 21:49:44   1299s] WARNING   IMPSP-5217          11  addFiller command is running on a postRo...
[11/09 21:49:44   1299s] ERROR     IMPSP-2002           7  Density too high (%.1f%%), stopping deta...
[11/09 21:49:44   1299s] WARNING   IMPOPT-6118         55  The following cells have a dont_touch pr...
[11/09 21:49:44   1299s] ERROR     IMPCCOPT-2066       11  Command '%s' used with the property '%s'...
[11/09 21:49:44   1299s] ERROR     IMPCCOPT-2149       11  Invalid value for property: %s.          
[11/09 21:49:44   1299s] ERROR     IMPCCOPT-2156       11  The supplied input '%s' does not corresp...
[11/09 21:49:44   1299s] ERROR     IMPTCM-4            22  The value "%s" specified for the %s type...
[11/09 21:49:44   1299s] WARNING   IMPTCM-70           44  Option "%s" for command %s is obsolete a...
[11/09 21:49:44   1299s] ERROR     IMPTCM-162          22  "%s" does not match any object in design...
[11/09 21:49:44   1299s] *** Message Summary: 843 warning(s), 115 error(s)
[11/09 21:49:44   1299s] 
[11/09 21:49:44   1299s] --- Ending "Innovus" (totcpu=0:21:39, real=0:40:11, mem=2335.1M) ---
