Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 12:51:25 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_39_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.952ns (28.099%)  route 2.436ns (71.901%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.809ns (routing 0.711ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.646ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=15442, routed)       1.809     2.760    Delay1No26_instance/clk_IBUF_BUFG
    SLICE_X135Y452       FDCE                                         r  Delay1No26_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y452       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.839 r  Delay1No26_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.597     3.436    Delay1No26_instance/Q[25]
    SLICE_X125Y449       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     3.487 r  Delay1No26_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.007     3.494    Sum1_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X125Y449       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.647 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     3.699    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.751 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.220     3.971    Delay1No26_instance/CO[0]
    SLICE_X126Y451       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.008 f  Delay1No26_instance/shiftedFracY_d1[49]_i_8__0/O
                         net (fo=2, routed)           0.242     4.250    Delay1No26_instance/shiftedFracY_d1[49]_i_8__0_n_0
    SLICE_X127Y451       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.373 f  Delay1No26_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.241     4.614    Delay1No26_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X125Y451       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     4.650 r  Delay1No26_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.441     5.091    Delay1No27_instance/Y_reg[23]_0
    SLICE_X127Y449       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.241 r  Delay1No27_instance/shiftedFracY_d1[38]_i_2__0/O
                         net (fo=4, routed)           0.398     5.639    Delay1No27_instance/Sum1_1_impl_instance/level2[15]
    SLICE_X123Y449       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.788 r  Delay1No27_instance/shiftedFracY_d1[34]_i_1__0/O
                         net (fo=2, routed)           0.166     5.954    Delay1No26_instance/Y_reg[26]_0[11]
    SLICE_X122Y451       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.076 r  Delay1No26_instance/shiftedFracY_d1[18]_i_1__0/O
                         net (fo=1, routed)           0.072     6.148    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[7]
    SLICE_X122Y451       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=15442, routed)       1.565     6.225    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y451       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.410     6.635    
                         clock uncertainty           -0.035     6.599    
    SLICE_X122Y451       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.624    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  0.477    




