<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-power*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-POWER_A2">Click for *vl-1-bit-power* in the Full Manual</a></h3>

<p>Primitive power source or <span class="v">supply1</span> signal.</p><p>The Verilog definition of this module is:</p> 
 
<pre class="code">module VL_1_BIT_POWER (out) ;
  output out;
  supply1 out;
endmodule</pre> 
 
<p>VL takes this as a primitive.  This module is typically introduced by the 
<a href="VL2014____ELIM-SUPPLIES.html">elim-supplies</a> transform to replace <span class="v">supply1</span> wires.</p> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-T_A2.html">ACL2::*esim-t*</a>.  This is 
also how esim treats <a href="VL2014_____A2VL-1-BIT-T_A2.html">*vl-1-bit-t*</a>, i.e., in esim there is no difference 
between a power source and an ordinary constant <span class="v">1'b1</span> value.  We have a 
separate primitive mainly so that other backends with more transistor-level 
support can implement them in other ways.</p><p><b>Definition: </b>*vl-1-bit-power*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
     *vl-1-bit-power*
     (<a href="ACL2____B_A2.html">b*</a> ((name "VL_1_BIT_POWER")
          (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
          ((<a href="ACL2____MV.html">mv</a> ?out-expr
               out-port out-portdecl out-vardecl)
           (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
          (nettype :vl-supply1)
          (out-portdecl (<a href="VL2014____CHANGE-VL-PORTDECL.html">change-vl-portdecl</a> out-portdecl
                                            :nettype nettype))
          (out-vardecl (<a href="VL2014____CHANGE-VL-VARDECL.html">change-vl-vardecl</a> out-vardecl
                                          :nettype nettype)))
         (<a href="ACL2____HONS-COPY.html">hons-copy</a> (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a> :name name
                                    :origname name
                                    :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port)
                                    :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl)
                                    :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl)
                                    :minloc *vl-fakeloc*
                                    :maxloc *vl-fakeloc*
                                    :atts atts
                                    :esim acl2::*esim-t*))))</pre> 
 

</body>
</html>
