module bin_bcd_deco_tb;

    // Instantiate the design module
    bin_bcd_deco mod (
        .binary_input(binary_input),
        .bcd_output(bcd_output)
    );

    // Declare signals for inputs and outputs
    reg [3:0] binary_input;
    wire [7:0] bcd_output;

    initial begin
        

        // Test loop
        for (int i = 0; i < 16; i++) begin
            binary_input = i;
            #40; 
        end

        $finish; // End simulation
    end

endmodule
