{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748912043494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748912043494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 21:54:03 2025 " "Processing started: Mon Jun 02 21:54:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748912043494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748912043494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748912043495 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748912043899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_8bit " "Found entity 1: REGISTER_8bit" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/decoder_2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bits " "Found entity 1: ULA_8bits" {  } { { "ULA_8bits.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/ULA_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sll8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SLL8 " "Found entity 1: SLL8" {  } { { "SLL8.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/SLL8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bits " "Found entity 1: ULA_32bits" {  } { { "ULA_32bits.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/ULA_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748912043974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748912043974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER_8bit " "Elaborating entity \"REGISTER_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748912044009 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst28 inst28~_emulated inst28~1 " "Register \"inst28\" is converted into an equivalent circuit using register \"inst28~_emulated\" and latch \"inst28~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 576 1936 2000 656 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst24 inst24~_emulated inst24~1 " "Register \"inst24\" is converted into an equivalent circuit using register \"inst24~_emulated\" and latch \"inst24~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 568 1512 1576 648 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst13~1 " "Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst13~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 560 1072 1136 640 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst12~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst12~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 552 648 712 632 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst20~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst20~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 368 1912 1976 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst16 inst16~_emulated inst16~1 " "Register \"inst16\" is converted into an equivalent circuit using register \"inst16~_emulated\" and latch \"inst16~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 352 1520 1584 432 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst11~1 " "Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst11~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 352 1048 1112 432 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "REGISTER_8bit.bdf" "" { Schematic "C:/Users/peedr/OneDrive/햞ea de Trabalho/MIC1/REGISTER_8bit.bdf" { { 336 656 720 416 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748912044248 "|REGISTER_8bit|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1748912044248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748912044445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748912044445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748912044483 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748912044483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748912044483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748912044483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748912044522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 21:54:04 2025 " "Processing ended: Mon Jun 02 21:54:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748912044522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748912044522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748912044522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748912044522 ""}
