
STM32F4-Discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cdc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001e64  08001e64  00011e64  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001e90  08001e90  00011e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001e98  08001e98  00011e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001e9c  08001e9c  00011e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000c4  20000000  08001ea0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000200c4  2**0
                  CONTENTS
  8 .bss          00000284  200000c4  200000c4  000200c4  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000348  20000348  000200c4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000c73a  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00001ea6  00000000  00000000  0002c82e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loc    00006508  00000000  00000000  0002e6d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000650  00000000  00000000  00034be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000890  00000000  00000000  00035230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd88  00000000  00000000  00035ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb94  00000000  00000000  00055848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2302  00000000  00000000  000613dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001236de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000010a0  00000000  00000000  00123734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000c4 	.word	0x200000c4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e4c 	.word	0x08001e4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000c8 	.word	0x200000c8
 80001c4:	08001e4c 	.word	0x08001e4c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <BSP_LED_Init>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80004c0:	b530      	push	{r4, r5, lr}
 80004c2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80004c4:	bb08      	cbnz	r0, 800050a <BSP_LED_Init+0x4a>
 80004c6:	4b27      	ldr	r3, [pc, #156]	; (8000564 <BSP_LED_Init+0xa4>)
 80004c8:	9001      	str	r0, [sp, #4]
 80004ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004cc:	f042 0208 	orr.w	r2, r2, #8
 80004d0:	631a      	str	r2, [r3, #48]	; 0x30
 80004d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d4:	f003 0308 	and.w	r3, r3, #8
 80004d8:	9301      	str	r3, [sp, #4]
 80004da:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80004dc:	4c22      	ldr	r4, [pc, #136]	; (8000568 <BSP_LED_Init+0xa8>)
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80004de:	4b23      	ldr	r3, [pc, #140]	; (800056c <BSP_LED_Init+0xac>)
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80004e0:	eb04 0480 	add.w	r4, r4, r0, lsl #2
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80004e4:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80004e8:	6860      	ldr	r0, [r4, #4]
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80004ea:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ec:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004ee:	e9cd 3306 	strd	r3, r3, [sp, #24]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80004f2:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80004f4:	2302      	movs	r3, #2
 80004f6:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80004f8:	f000 fb84 	bl	8000c04 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80004fc:	6860      	ldr	r0, [r4, #4]
 80004fe:	2200      	movs	r2, #0
 8000500:	4629      	mov	r1, r5
 8000502:	f000 fc5f 	bl	8000dc4 <HAL_GPIO_WritePin>
}
 8000506:	b00b      	add	sp, #44	; 0x2c
 8000508:	bd30      	pop	{r4, r5, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 800050a:	2801      	cmp	r0, #1
 800050c:	d10c      	bne.n	8000528 <BSP_LED_Init+0x68>
 800050e:	2300      	movs	r3, #0
 8000510:	9302      	str	r3, [sp, #8]
 8000512:	4b14      	ldr	r3, [pc, #80]	; (8000564 <BSP_LED_Init+0xa4>)
 8000514:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000516:	f042 0208 	orr.w	r2, r2, #8
 800051a:	631a      	str	r2, [r3, #48]	; 0x30
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	f003 0308 	and.w	r3, r3, #8
 8000522:	9302      	str	r3, [sp, #8]
 8000524:	9b02      	ldr	r3, [sp, #8]
 8000526:	e7d9      	b.n	80004dc <BSP_LED_Init+0x1c>
 8000528:	2802      	cmp	r0, #2
 800052a:	d10c      	bne.n	8000546 <BSP_LED_Init+0x86>
 800052c:	2300      	movs	r3, #0
 800052e:	9303      	str	r3, [sp, #12]
 8000530:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <BSP_LED_Init+0xa4>)
 8000532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000534:	f042 0208 	orr.w	r2, r2, #8
 8000538:	631a      	str	r2, [r3, #48]	; 0x30
 800053a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053c:	f003 0308 	and.w	r3, r3, #8
 8000540:	9303      	str	r3, [sp, #12]
 8000542:	9b03      	ldr	r3, [sp, #12]
 8000544:	e7ca      	b.n	80004dc <BSP_LED_Init+0x1c>
 8000546:	2803      	cmp	r0, #3
 8000548:	d1c8      	bne.n	80004dc <BSP_LED_Init+0x1c>
 800054a:	2300      	movs	r3, #0
 800054c:	9304      	str	r3, [sp, #16]
 800054e:	4b05      	ldr	r3, [pc, #20]	; (8000564 <BSP_LED_Init+0xa4>)
 8000550:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000552:	f042 0208 	orr.w	r2, r2, #8
 8000556:	631a      	str	r2, [r3, #48]	; 0x30
 8000558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055a:	f003 0308 	and.w	r3, r3, #8
 800055e:	9304      	str	r3, [sp, #16]
 8000560:	9b04      	ldr	r3, [sp, #16]
 8000562:	e7bb      	b.n	80004dc <BSP_LED_Init+0x1c>
 8000564:	40023800 	.word	0x40023800
 8000568:	20000000 	.word	0x20000000
 800056c:	08001e64 	.word	0x08001e64

08000570 <BSP_LED_On>:
  *     @arg LED5
  *     @arg LED6  
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000570:	4b04      	ldr	r3, [pc, #16]	; (8000584 <BSP_LED_On+0x14>)
 8000572:	4905      	ldr	r1, [pc, #20]	; (8000588 <BSP_LED_On+0x18>)
 8000574:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000578:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 800057c:	6858      	ldr	r0, [r3, #4]
 800057e:	2201      	movs	r2, #1
 8000580:	f000 bc20 	b.w	8000dc4 <HAL_GPIO_WritePin>
 8000584:	20000000 	.word	0x20000000
 8000588:	08001e64 	.word	0x08001e64

0800058c <BSP_LED_Off>:
  *     @arg LED5
  *     @arg LED6 
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800058c:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <BSP_LED_Off+0x14>)
 800058e:	4905      	ldr	r1, [pc, #20]	; (80005a4 <BSP_LED_Off+0x18>)
 8000590:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000594:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8000598:	6858      	ldr	r0, [r3, #4]
 800059a:	2200      	movs	r2, #0
 800059c:	f000 bc12 	b.w	8000dc4 <HAL_GPIO_WritePin>
 80005a0:	20000000 	.word	0x20000000
 80005a4:	08001e64 	.word	0x08001e64

080005a8 <BSP_LED_Toggle>:
  *     @arg LED5
  *     @arg LED6  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <BSP_LED_Toggle+0x14>)
 80005aa:	4a05      	ldr	r2, [pc, #20]	; (80005c0 <BSP_LED_Toggle+0x18>)
 80005ac:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80005b0:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 80005b4:	6858      	ldr	r0, [r3, #4]
 80005b6:	f000 bc0a 	b.w	8000dce <HAL_GPIO_TogglePin>
 80005ba:	bf00      	nop
 80005bc:	20000000 	.word	0x20000000
 80005c0:	08001e64 	.word	0x08001e64

080005c4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef Mode)
{
 80005c4:	b510      	push	{r4, lr}
 80005c6:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80005c8:	b950      	cbnz	r0, 80005e0 <BSP_PB_Init+0x1c>
 80005ca:	4b1a      	ldr	r3, [pc, #104]	; (8000634 <BSP_PB_Init+0x70>)
 80005cc:	9000      	str	r0, [sp, #0]
 80005ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005d0:	f042 0201 	orr.w	r2, r2, #1
 80005d4:	631a      	str	r2, [r3, #48]	; 0x30
 80005d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d8:	f003 0301 	and.w	r3, r3, #1
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	9b00      	ldr	r3, [sp, #0]
  
  if (Mode == BUTTON_MODE_GPIO)
 80005e0:	b971      	cbnz	r1, 8000600 <BSP_PB_Init+0x3c>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80005e2:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e4:	e9cd 3101 	strd	r3, r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80005e8:	2302      	movs	r3, #2
 80005ea:	9304      	str	r3, [sp, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80005ec:	4b12      	ldr	r3, [pc, #72]	; (8000638 <BSP_PB_Init+0x74>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80005f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80005f4:	a901      	add	r1, sp, #4
 80005f6:	6940      	ldr	r0, [r0, #20]
 80005f8:	f000 fb04 	bl	8000c04 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 80005fc:	b006      	add	sp, #24
 80005fe:	bd10      	pop	{r4, pc}
  if (Mode == BUTTON_MODE_EXTI)
 8000600:	2901      	cmp	r1, #1
 8000602:	d1fb      	bne.n	80005fc <BSP_PB_Init+0x38>
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000604:	2400      	movs	r4, #0
 8000606:	2302      	movs	r3, #2
 8000608:	e9cd 4303 	strd	r4, r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 800060c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000610:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <BSP_PB_Init+0x74>)
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000614:	9101      	str	r1, [sp, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000616:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800061a:	a901      	add	r1, sp, #4
 800061c:	6940      	ldr	r0, [r0, #20]
 800061e:	f000 faf1 	bl	8000c04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0);
 8000622:	4622      	mov	r2, r4
 8000624:	210f      	movs	r1, #15
 8000626:	2006      	movs	r0, #6
 8000628:	f000 f8b2 	bl	8000790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800062c:	2006      	movs	r0, #6
 800062e:	f000 f8e1 	bl	80007f4 <HAL_NVIC_EnableIRQ>
}
 8000632:	e7e3      	b.n	80005fc <BSP_PB_Init+0x38>
 8000634:	40023800 	.word	0x40023800
 8000638:	20000000 	.word	0x20000000

0800063c <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_KEY  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800063c:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800063e:	4b04      	ldr	r3, [pc, #16]	; (8000650 <BSP_PB_GetState+0x14>)
 8000640:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8000644:	2101      	movs	r1, #1
 8000646:	6940      	ldr	r0, [r0, #20]
 8000648:	f000 fbb6 	bl	8000db8 <HAL_GPIO_ReadPin>
}
 800064c:	bd08      	pop	{r3, pc}
 800064e:	bf00      	nop
 8000650:	20000000 	.word	0x20000000

08000654 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000654:	490f      	ldr	r1, [pc, #60]	; (8000694 <SystemInit+0x40>)
 8000656:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800065a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800065e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000662:	4b0d      	ldr	r3, [pc, #52]	; (8000698 <SystemInit+0x44>)
 8000664:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000666:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8000668:	f042 0201 	orr.w	r2, r2, #1
 800066c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800066e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000676:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800067a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <SystemInit+0x48>)
 800067e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000686:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000688:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800068a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800068e:	608b      	str	r3, [r1, #8]
#endif
}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	e000ed00 	.word	0xe000ed00
 8000698:	40023800 	.word	0x40023800
 800069c:	24003010 	.word	0x24003010

080006a0 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80006a0:	4770      	bx	lr
	...

080006a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a4:	b570      	push	{r4, r5, r6, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006a6:	4a0e      	ldr	r2, [pc, #56]	; (80006e0 <HAL_InitTick+0x3c>)
 80006a8:	4e0e      	ldr	r6, [pc, #56]	; (80006e4 <HAL_InitTick+0x40>)
{
 80006aa:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006b0:	7830      	ldrb	r0, [r6, #0]
 80006b2:	fbb3 f3f0 	udiv	r3, r3, r0
 80006b6:	6810      	ldr	r0, [r2, #0]
 80006b8:	fbb0 f0f3 	udiv	r0, r0, r3
 80006bc:	f000 f8a8 	bl	8000810 <HAL_SYSTICK_Config>
 80006c0:	4604      	mov	r4, r0
 80006c2:	b950      	cbnz	r0, 80006da <HAL_InitTick+0x36>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006c4:	2d0f      	cmp	r5, #15
 80006c6:	d808      	bhi.n	80006da <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c8:	4602      	mov	r2, r0
 80006ca:	4629      	mov	r1, r5
 80006cc:	f04f 30ff 	mov.w	r0, #4294967295
 80006d0:	f000 f85e 	bl	8000790 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d4:	6075      	str	r5, [r6, #4]
 80006d6:	4620      	mov	r0, r4
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80006da:	2001      	movs	r0, #1
 80006dc:	e7fc      	b.n	80006d8 <HAL_InitTick+0x34>
 80006de:	bf00      	nop
 80006e0:	2000001c 	.word	0x2000001c
 80006e4:	20000020 	.word	0x20000020

080006e8 <HAL_Init>:
{
 80006e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80006ea:	4b09      	ldr	r3, [pc, #36]	; (8000710 <HAL_Init+0x28>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80006f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80006fa:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006fc:	2003      	movs	r0, #3
 80006fe:	f000 f835 	bl	800076c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000702:	200f      	movs	r0, #15
 8000704:	f7ff ffce 	bl	80006a4 <HAL_InitTick>
  HAL_MspInit();
 8000708:	f7ff ffca 	bl	80006a0 <HAL_MspInit>
}
 800070c:	2000      	movs	r0, #0
 800070e:	bd08      	pop	{r3, pc}
 8000710:	40023c00 	.word	0x40023c00

08000714 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000714:	4a03      	ldr	r2, [pc, #12]	; (8000724 <HAL_IncTick+0x10>)
 8000716:	4b04      	ldr	r3, [pc, #16]	; (8000728 <HAL_IncTick+0x14>)
 8000718:	6811      	ldr	r1, [r2, #0]
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	440b      	add	r3, r1
 800071e:	6013      	str	r3, [r2, #0]
}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000264 	.word	0x20000264
 8000728:	20000020 	.word	0x20000020

0800072c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800072c:	4b01      	ldr	r3, [pc, #4]	; (8000734 <HAL_GetTick+0x8>)
 800072e:	6818      	ldr	r0, [r3, #0]
}
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	20000264 	.word	0x20000264

08000738 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000738:	b538      	push	{r3, r4, r5, lr}
 800073a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800073c:	f7ff fff6 	bl	800072c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000740:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000742:	bf1c      	itt	ne
 8000744:	4b05      	ldrne	r3, [pc, #20]	; (800075c <HAL_Delay+0x24>)
 8000746:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000748:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800074a:	bf18      	it	ne
 800074c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800074e:	f7ff ffed 	bl	800072c <HAL_GetTick>
 8000752:	1b43      	subs	r3, r0, r5
 8000754:	42a3      	cmp	r3, r4
 8000756:	d3fa      	bcc.n	800074e <HAL_Delay+0x16>
  {
  }
}
 8000758:	bd38      	pop	{r3, r4, r5, pc}
 800075a:	bf00      	nop
 800075c:	20000020 	.word	0x20000020

08000760 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE) >> 16U);
 8000760:	4b01      	ldr	r3, [pc, #4]	; (8000768 <HAL_GetREVID+0x8>)
 8000762:	6818      	ldr	r0, [r3, #0]
}
 8000764:	0c00      	lsrs	r0, r0, #16
 8000766:	4770      	bx	lr
 8000768:	e0042000 	.word	0xe0042000

0800076c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800076c:	4907      	ldr	r1, [pc, #28]	; (800078c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800076e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000770:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000774:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000776:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000778:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800077e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000780:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000788:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800078a:	4770      	bx	lr
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000790:	4b16      	ldr	r3, [pc, #88]	; (80007ec <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	68dc      	ldr	r4, [r3, #12]
 8000796:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800079a:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800079e:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007a0:	2d04      	cmp	r5, #4
 80007a2:	bf28      	it	cs
 80007a4:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007a6:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ac:	bf8c      	ite	hi
 80007ae:	3c03      	subhi	r4, #3
 80007b0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b2:	fa03 f505 	lsl.w	r5, r3, r5
 80007b6:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007ba:	40a3      	lsls	r3, r4
 80007bc:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c0:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80007c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c4:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c8:	bfac      	ite	ge
 80007ca:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ce:	4a08      	ldrlt	r2, [pc, #32]	; (80007f0 <HAL_NVIC_SetPriority+0x60>)
 80007d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80007d4:	bfb8      	it	lt
 80007d6:	f000 000f 	andlt.w	r0, r0, #15
 80007da:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007dc:	bfaa      	itet	ge
 80007de:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e2:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e4:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80007e8:	bd30      	pop	{r4, r5, pc}
 80007ea:	bf00      	nop
 80007ec:	e000ed00 	.word	0xe000ed00
 80007f0:	e000ed14 	.word	0xe000ed14

080007f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80007f4:	2800      	cmp	r0, #0
 80007f6:	db08      	blt.n	800080a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007f8:	0942      	lsrs	r2, r0, #5
 80007fa:	2301      	movs	r3, #1
 80007fc:	f000 001f 	and.w	r0, r0, #31
 8000800:	fa03 f000 	lsl.w	r0, r3, r0
 8000804:	4b01      	ldr	r3, [pc, #4]	; (800080c <HAL_NVIC_EnableIRQ+0x18>)
 8000806:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800080a:	4770      	bx	lr
 800080c:	e000e100 	.word	0xe000e100

08000810 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000810:	3801      	subs	r0, #1
 8000812:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000816:	d20a      	bcs.n	800082e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000818:	4b06      	ldr	r3, [pc, #24]	; (8000834 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081a:	4a07      	ldr	r2, [pc, #28]	; (8000838 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081e:	21f0      	movs	r1, #240	; 0xf0
 8000820:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000824:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000826:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000828:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800082c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800082e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	e000e010 	.word	0xe000e010
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800083c:	6803      	ldr	r3, [r0, #0]
{
 800083e:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000840:	4c08      	ldr	r4, [pc, #32]	; (8000864 <DMA_CalcBaseAndBitshift+0x28>)
{
 8000842:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000844:	b2d9      	uxtb	r1, r3
 8000846:	3910      	subs	r1, #16
 8000848:	2018      	movs	r0, #24
 800084a:	fbb1 f0f0 	udiv	r0, r1, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800084e:	5c20      	ldrb	r0, [r4, r0]
 8000850:	65d0      	str	r0, [r2, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000852:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 8000856:	f020 0003 	bic.w	r0, r0, #3
 800085a:	295f      	cmp	r1, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800085c:	bf88      	it	hi
 800085e:	3004      	addhi	r0, #4
 8000860:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000862:	bd10      	pop	{r4, pc}
 8000864:	08001e88 	.word	0x08001e88

08000868 <HAL_DMA_Init>:
{
 8000868:	b570      	push	{r4, r5, r6, lr}
 800086a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800086c:	f7ff ff5e 	bl	800072c <HAL_GetTick>
 8000870:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000872:	2c00      	cmp	r4, #0
 8000874:	d073      	beq.n	800095e <HAL_DMA_Init+0xf6>
  hdma->State = HAL_DMA_STATE_BUSY;
 8000876:	2302      	movs	r3, #2
 8000878:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800087c:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 800087e:	2300      	movs	r3, #0
 8000880:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8000884:	6813      	ldr	r3, [r2, #0]
 8000886:	f023 0301 	bic.w	r3, r3, #1
 800088a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800088c:	6821      	ldr	r1, [r4, #0]
 800088e:	680b      	ldr	r3, [r1, #0]
 8000890:	07d8      	lsls	r0, r3, #31
 8000892:	d42f      	bmi.n	80008f4 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
 8000894:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000896:	4d33      	ldr	r5, [pc, #204]	; (8000964 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000898:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800089a:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800089c:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	68e2      	ldr	r2, [r4, #12]
 80008a4:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80008a6:	6922      	ldr	r2, [r4, #16]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	6962      	ldr	r2, [r4, #20]
 80008ac:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80008ae:	69e2      	ldr	r2, [r4, #28]
 80008b0:	4303      	orrs	r3, r0
 80008b2:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80008b4:	6a22      	ldr	r2, [r4, #32]
 80008b6:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80008ba:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80008bc:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80008c0:	bf02      	ittt	eq
 80008c2:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 80008c6:	4335      	orreq	r5, r6
 80008c8:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80008ca:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80008cc:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008ce:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80008d0:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80008d4:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008d8:	d133      	bne.n	8000942 <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
 80008da:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008dc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80008de:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008e0:	b37d      	cbz	r5, 8000942 <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80008e2:	b990      	cbnz	r0, 800090a <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
 80008e4:	2a01      	cmp	r2, #1
 80008e6:	d021      	beq.n	800092c <HAL_DMA_Init+0xc4>
 80008e8:	f032 0202 	bics.w	r2, r2, #2
 80008ec:	d129      	bne.n	8000942 <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80008ee:	01ea      	lsls	r2, r5, #7
 80008f0:	d527      	bpl.n	8000942 <HAL_DMA_Init+0xda>
 80008f2:	e01e      	b.n	8000932 <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80008f4:	f7ff ff1a 	bl	800072c <HAL_GetTick>
 80008f8:	1b40      	subs	r0, r0, r5
 80008fa:	2805      	cmp	r0, #5
 80008fc:	d9c6      	bls.n	800088c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80008fe:	2320      	movs	r3, #32
 8000900:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000902:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8000904:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000908:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800090a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800090e:	d114      	bne.n	800093a <HAL_DMA_Init+0xd2>
    switch (tmp)
 8000910:	2a03      	cmp	r2, #3
 8000912:	d816      	bhi.n	8000942 <HAL_DMA_Init+0xda>
 8000914:	a001      	add	r0, pc, #4	; (adr r0, 800091c <HAL_DMA_Init+0xb4>)
 8000916:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800091a:	bf00      	nop
 800091c:	08000933 	.word	0x08000933
 8000920:	080008ef 	.word	0x080008ef
 8000924:	08000933 	.word	0x08000933
 8000928:	0800092d 	.word	0x0800092d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800092c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8000930:	d107      	bne.n	8000942 <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000932:	2340      	movs	r3, #64	; 0x40
 8000934:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000936:	2001      	movs	r0, #1
 8000938:	e7e4      	b.n	8000904 <HAL_DMA_Init+0x9c>
    switch (tmp)
 800093a:	2a02      	cmp	r2, #2
 800093c:	d9f9      	bls.n	8000932 <HAL_DMA_Init+0xca>
 800093e:	2a03      	cmp	r2, #3
 8000940:	d0d5      	beq.n	80008ee <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
 8000942:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000944:	4620      	mov	r0, r4
 8000946:	f7ff ff79 	bl	800083c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800094a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800094c:	233f      	movs	r3, #63	; 0x3f
 800094e:	4093      	lsls	r3, r2
 8000950:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000952:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000954:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000956:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000958:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800095c:	e7d4      	b.n	8000908 <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
 800095e:	2001      	movs	r0, #1
 8000960:	e7d2      	b.n	8000908 <HAL_DMA_Init+0xa0>
 8000962:	bf00      	nop
 8000964:	f010803f 	.word	0xf010803f

08000968 <HAL_DMA_Start_IT>:
{
 8000968:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 800096a:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800096e:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8000970:	2c01      	cmp	r4, #1
 8000972:	d031      	beq.n	80009d8 <HAL_DMA_Start_IT+0x70>
 8000974:	2401      	movs	r4, #1
 8000976:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800097a:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 800097e:	2c01      	cmp	r4, #1
 8000980:	f04f 0500 	mov.w	r5, #0
 8000984:	f04f 0402 	mov.w	r4, #2
 8000988:	d124      	bne.n	80009d4 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 800098a:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800098e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000990:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000992:	6825      	ldr	r5, [r4, #0]
 8000994:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8000998:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800099a:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800099c:	6883      	ldr	r3, [r0, #8]
 800099e:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80009a0:	bf0e      	itee	eq
 80009a2:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80009a4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80009a6:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80009a8:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80009aa:	bf08      	it	eq
 80009ac:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80009ae:	233f      	movs	r3, #63	; 0x3f
 80009b0:	4093      	lsls	r3, r2
 80009b2:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80009b4:	6823      	ldr	r3, [r4, #0]
 80009b6:	f043 0316 	orr.w	r3, r3, #22
 80009ba:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80009bc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80009be:	b11b      	cbz	r3, 80009c8 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80009c0:	6823      	ldr	r3, [r4, #0]
 80009c2:	f043 0308 	orr.w	r3, r3, #8
 80009c6:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80009c8:	6823      	ldr	r3, [r4, #0]
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80009d0:	2000      	movs	r0, #0
}
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80009d4:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 80009d8:	2002      	movs	r0, #2
 80009da:	e7fa      	b.n	80009d2 <HAL_DMA_Start_IT+0x6a>

080009dc <HAL_DMA_Abort>:
{
 80009dc:	b570      	push	{r4, r5, r6, lr}
 80009de:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80009e0:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 80009e2:	f7ff fea3 	bl	800072c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009e6:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80009ea:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 80009ec:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009ee:	d006      	beq.n	80009fe <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80009f4:	2300      	movs	r3, #0
 80009f6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 80009fa:	2001      	movs	r0, #1
}
 80009fc:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009fe:	6823      	ldr	r3, [r4, #0]
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	f022 0216 	bic.w	r2, r2, #22
 8000a06:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a0e:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a10:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000a12:	b90a      	cbnz	r2, 8000a18 <HAL_DMA_Abort+0x3c>
 8000a14:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000a16:	b11a      	cbz	r2, 8000a20 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	f022 0208 	bic.w	r2, r2, #8
 8000a1e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	f022 0201 	bic.w	r2, r2, #1
 8000a26:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000a28:	6823      	ldr	r3, [r4, #0]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f013 0301 	ands.w	r3, r3, #1
 8000a30:	d10a      	bne.n	8000a48 <HAL_DMA_Abort+0x6c>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a32:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000a34:	223f      	movs	r2, #63	; 0x3f
 8000a36:	408a      	lsls	r2, r1
 8000a38:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8000a40:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8000a44:	4618      	mov	r0, r3
 8000a46:	e7d9      	b.n	80009fc <HAL_DMA_Abort+0x20>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000a48:	f7ff fe70 	bl	800072c <HAL_GetTick>
 8000a4c:	1b40      	subs	r0, r0, r5
 8000a4e:	2805      	cmp	r0, #5
 8000a50:	d9ea      	bls.n	8000a28 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000a52:	2320      	movs	r3, #32
 8000a54:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000a56:	2003      	movs	r0, #3
        __HAL_UNLOCK(hdma);
 8000a58:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000a5a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8000a5e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 8000a62:	e7cb      	b.n	80009fc <HAL_DMA_Abort+0x20>

08000a64 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a64:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000a68:	2b02      	cmp	r3, #2
 8000a6a:	d003      	beq.n	8000a74 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000a70:	2001      	movs	r0, #1
 8000a72:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8000a74:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000a76:	2305      	movs	r3, #5
 8000a78:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000a7c:	6813      	ldr	r3, [r2, #0]
 8000a7e:	f023 0301 	bic.w	r3, r3, #1
 8000a82:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000a84:	2000      	movs	r0, #0
}
 8000a86:	4770      	bx	lr

08000a88 <HAL_DMA_IRQHandler>:
{
 8000a88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000a8e:	4b5c      	ldr	r3, [pc, #368]	; (8000c00 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a90:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8000a92:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a94:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8000a96:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a98:	2208      	movs	r2, #8
 8000a9a:	409a      	lsls	r2, r3
 8000a9c:	4232      	tst	r2, r6
{
 8000a9e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aa0:	d00c      	beq.n	8000abc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000aa2:	6801      	ldr	r1, [r0, #0]
 8000aa4:	6808      	ldr	r0, [r1, #0]
 8000aa6:	0740      	lsls	r0, r0, #29
 8000aa8:	d508      	bpl.n	8000abc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000aaa:	6808      	ldr	r0, [r1, #0]
 8000aac:	f020 0004 	bic.w	r0, r0, #4
 8000ab0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000ab2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ab4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ab6:	f042 0201 	orr.w	r2, r2, #1
 8000aba:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000abc:	2201      	movs	r2, #1
 8000abe:	409a      	lsls	r2, r3
 8000ac0:	4232      	tst	r2, r6
 8000ac2:	d008      	beq.n	8000ad6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000ac4:	6821      	ldr	r1, [r4, #0]
 8000ac6:	6949      	ldr	r1, [r1, #20]
 8000ac8:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000aca:	bf41      	itttt	mi
 8000acc:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000ace:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000ad0:	f042 0202 	orrmi.w	r2, r2, #2
 8000ad4:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ad6:	2204      	movs	r2, #4
 8000ad8:	409a      	lsls	r2, r3
 8000ada:	4232      	tst	r2, r6
 8000adc:	d008      	beq.n	8000af0 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000ade:	6821      	ldr	r1, [r4, #0]
 8000ae0:	6809      	ldr	r1, [r1, #0]
 8000ae2:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000ae4:	bf41      	itttt	mi
 8000ae6:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000ae8:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000aea:	f042 0204 	orrmi.w	r2, r2, #4
 8000aee:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000af0:	2210      	movs	r2, #16
 8000af2:	409a      	lsls	r2, r3
 8000af4:	4232      	tst	r2, r6
 8000af6:	d010      	beq.n	8000b1a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000af8:	6823      	ldr	r3, [r4, #0]
 8000afa:	6819      	ldr	r1, [r3, #0]
 8000afc:	0709      	lsls	r1, r1, #28
 8000afe:	d50c      	bpl.n	8000b1a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000b00:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	0350      	lsls	r0, r2, #13
 8000b06:	d537      	bpl.n	8000b78 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	0319      	lsls	r1, r3, #12
 8000b0c:	d401      	bmi.n	8000b12 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8000b0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b10:	e000      	b.n	8000b14 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000b12:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8000b14:	b10b      	cbz	r3, 8000b1a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8000b16:	4620      	mov	r0, r4
 8000b18:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000b1a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000b1c:	2220      	movs	r2, #32
 8000b1e:	408a      	lsls	r2, r1
 8000b20:	4232      	tst	r2, r6
 8000b22:	d03a      	beq.n	8000b9a <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000b24:	6823      	ldr	r3, [r4, #0]
 8000b26:	6818      	ldr	r0, [r3, #0]
 8000b28:	06c6      	lsls	r6, r0, #27
 8000b2a:	d536      	bpl.n	8000b9a <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000b2c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b2e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000b32:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b34:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b36:	d127      	bne.n	8000b88 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b38:	f022 0216 	bic.w	r2, r2, #22
 8000b3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000b3e:	695a      	ldr	r2, [r3, #20]
 8000b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b44:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b46:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b48:	b90a      	cbnz	r2, 8000b4e <HAL_DMA_IRQHandler+0xc6>
 8000b4a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000b4c:	b11a      	cbz	r2, 8000b56 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	f022 0208 	bic.w	r2, r2, #8
 8000b54:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b56:	233f      	movs	r3, #63	; 0x3f
 8000b58:	408b      	lsls	r3, r1
 8000b5a:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8000b62:	2300      	movs	r3, #0
 8000b64:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8000b68:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d045      	beq.n	8000bfa <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8000b6e:	4620      	mov	r0, r4
}
 8000b70:	b003      	add	sp, #12
 8000b72:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8000b76:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b7c:	bf5e      	ittt	pl
 8000b7e:	681a      	ldrpl	r2, [r3, #0]
 8000b80:	f022 0208 	bicpl.w	r2, r2, #8
 8000b84:	601a      	strpl	r2, [r3, #0]
 8000b86:	e7c2      	b.n	8000b0e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b88:	0350      	lsls	r0, r2, #13
 8000b8a:	d527      	bpl.n	8000bdc <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	0319      	lsls	r1, r3, #12
 8000b90:	d431      	bmi.n	8000bf6 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8000b92:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8000b94:	b10b      	cbz	r3, 8000b9a <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8000b96:	4620      	mov	r0, r4
 8000b98:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000b9a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b9c:	b36b      	cbz	r3, 8000bfa <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000b9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000ba0:	07da      	lsls	r2, r3, #31
 8000ba2:	d519      	bpl.n	8000bd8 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8000ba4:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000ba6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000baa:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000bb4:	6813      	ldr	r3, [r2, #0]
 8000bb6:	f023 0301 	bic.w	r3, r3, #1
 8000bba:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000bbc:	9b01      	ldr	r3, [sp, #4]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	42bb      	cmp	r3, r7
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	d802      	bhi.n	8000bcc <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000bc6:	6813      	ldr	r3, [r2, #0]
 8000bc8:	07db      	lsls	r3, r3, #31
 8000bca:	d4f7      	bmi.n	8000bbc <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8000bd8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000bda:	e7c6      	b.n	8000b6a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000be2:	d108      	bne.n	8000bf6 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000be4:	6819      	ldr	r1, [r3, #0]
 8000be6:	f021 0110 	bic.w	r1, r1, #16
 8000bea:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8000bec:	2301      	movs	r3, #1
 8000bee:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8000bf2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8000bf6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000bf8:	e7cc      	b.n	8000b94 <HAL_DMA_IRQHandler+0x10c>
}
 8000bfa:	b003      	add	sp, #12
 8000bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	2000001c 	.word	0x2000001c

08000c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c08:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8000db4 <HAL_GPIO_Init+0x1b0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c0c:	4a67      	ldr	r2, [pc, #412]	; (8000dac <HAL_GPIO_Init+0x1a8>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c0e:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c10:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8000c12:	2401      	movs	r4, #1
 8000c14:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c16:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8000c1a:	43ac      	bics	r4, r5
 8000c1c:	f040 80b1 	bne.w	8000d82 <HAL_GPIO_Init+0x17e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c20:	684d      	ldr	r5, [r1, #4]
 8000c22:	f005 0403 	and.w	r4, r5, #3
 8000c26:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8000c2a:	2603      	movs	r6, #3
 8000c2c:	1e67      	subs	r7, r4, #1
 8000c2e:	fa06 f608 	lsl.w	r6, r6, r8
 8000c32:	2f01      	cmp	r7, #1
 8000c34:	ea6f 0606 	mvn.w	r6, r6
 8000c38:	d834      	bhi.n	8000ca4 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8000c3a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c3c:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c40:	68cf      	ldr	r7, [r1, #12]
 8000c42:	fa07 f708 	lsl.w	r7, r7, r8
 8000c46:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8000c4a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000c4c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c4e:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c52:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8000c56:	409f      	lsls	r7, r3
 8000c58:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000c5c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8000c5e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c60:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c64:	688f      	ldr	r7, [r1, #8]
 8000c66:	fa07 f708 	lsl.w	r7, r7, r8
 8000c6a:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c6e:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8000c70:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c72:	d119      	bne.n	8000ca8 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8000c74:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000c78:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c7c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000c80:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c84:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000c88:	f04f 0e0f 	mov.w	lr, #15
 8000c8c:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000c90:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000c94:	690f      	ldr	r7, [r1, #16]
 8000c96:	fa07 f70b 	lsl.w	r7, r7, fp
 8000c9a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000c9e:	f8ca 7020 	str.w	r7, [sl, #32]
 8000ca2:	e001      	b.n	8000ca8 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ca4:	2c03      	cmp	r4, #3
 8000ca6:	d1da      	bne.n	8000c5e <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8000ca8:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000caa:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cae:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cb0:	4326      	orrs	r6, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000cb2:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8000cb6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000cb8:	d063      	beq.n	8000d82 <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cba:	f04f 0a00 	mov.w	sl, #0
 8000cbe:	f8cd a004 	str.w	sl, [sp, #4]
 8000cc2:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cc6:	4c3a      	ldr	r4, [pc, #232]	; (8000db0 <HAL_GPIO_Init+0x1ac>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc8:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000ccc:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8000cd0:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8000cd4:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000cd8:	9601      	str	r6, [sp, #4]
 8000cda:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000cdc:	f023 0603 	bic.w	r6, r3, #3
 8000ce0:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000ce4:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ce8:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000cec:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000cf0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000cf4:	270f      	movs	r7, #15
 8000cf6:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cfa:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000cfc:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d00:	d046      	beq.n	8000d90 <HAL_GPIO_Init+0x18c>
 8000d02:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d06:	42a0      	cmp	r0, r4
 8000d08:	d044      	beq.n	8000d94 <HAL_GPIO_Init+0x190>
 8000d0a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d0e:	42a0      	cmp	r0, r4
 8000d10:	d042      	beq.n	8000d98 <HAL_GPIO_Init+0x194>
 8000d12:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d16:	42a0      	cmp	r0, r4
 8000d18:	d040      	beq.n	8000d9c <HAL_GPIO_Init+0x198>
 8000d1a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d1e:	42a0      	cmp	r0, r4
 8000d20:	d03e      	beq.n	8000da0 <HAL_GPIO_Init+0x19c>
 8000d22:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d26:	42a0      	cmp	r0, r4
 8000d28:	d03c      	beq.n	8000da4 <HAL_GPIO_Init+0x1a0>
 8000d2a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d2e:	42a0      	cmp	r0, r4
 8000d30:	d03a      	beq.n	8000da8 <HAL_GPIO_Init+0x1a4>
 8000d32:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000d36:	42a0      	cmp	r0, r4
 8000d38:	bf0c      	ite	eq
 8000d3a:	2407      	moveq	r4, #7
 8000d3c:	2408      	movne	r4, #8
 8000d3e:	fa04 f40e 	lsl.w	r4, r4, lr
 8000d42:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d44:	60b4      	str	r4, [r6, #8]
        temp = EXTI->IMR;
 8000d46:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000d48:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d4c:	03ef      	lsls	r7, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8000d4e:	bf54      	ite	pl
 8000d50:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8000d52:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8000d56:	6014      	str	r4, [r2, #0]

        temp = EXTI->EMR;
 8000d58:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d5a:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8000d5c:	bf54      	ite	pl
 8000d5e:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8000d60:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8000d64:	6054      	str	r4, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d66:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d68:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8000d6a:	bf54      	ite	pl
 8000d6c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8000d6e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8000d72:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8000d74:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000d76:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8000d78:	bf54      	ite	pl
 8000d7a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8000d7c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8000d80:	60d4      	str	r4, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d82:	3301      	adds	r3, #1
 8000d84:	2b10      	cmp	r3, #16
 8000d86:	f47f af43 	bne.w	8000c10 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8000d8a:	b003      	add	sp, #12
 8000d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d90:	4654      	mov	r4, sl
 8000d92:	e7d4      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d94:	2401      	movs	r4, #1
 8000d96:	e7d2      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d98:	2402      	movs	r4, #2
 8000d9a:	e7d0      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d9c:	2403      	movs	r4, #3
 8000d9e:	e7ce      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000da0:	2404      	movs	r4, #4
 8000da2:	e7cc      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000da4:	2405      	movs	r4, #5
 8000da6:	e7ca      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000da8:	2406      	movs	r4, #6
 8000daa:	e7c8      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000dac:	40013c00 	.word	0x40013c00
 8000db0:	40020000 	.word	0x40020000
 8000db4:	40023800 	.word	0x40023800

08000db8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000db8:	6903      	ldr	r3, [r0, #16]
 8000dba:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000dbc:	bf14      	ite	ne
 8000dbe:	2001      	movne	r0, #1
 8000dc0:	2000      	moveq	r0, #0
 8000dc2:	4770      	bx	lr

08000dc4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000dc4:	b10a      	cbz	r2, 8000dca <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000dc6:	6181      	str	r1, [r0, #24]
  }
}
 8000dc8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000dca:	0409      	lsls	r1, r1, #16
 8000dcc:	e7fb      	b.n	8000dc6 <HAL_GPIO_WritePin+0x2>

08000dce <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000dce:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000dd0:	ea01 0203 	and.w	r2, r1, r3
 8000dd4:	ea21 0103 	bic.w	r1, r1, r3
 8000dd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000ddc:	6181      	str	r1, [r0, #24]
}
 8000dde:	4770      	bx	lr

08000de0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000de0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000de4:	4604      	mov	r4, r0
 8000de6:	b340      	cbz	r0, 8000e3a <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000de8:	6803      	ldr	r3, [r0, #0]
 8000dea:	07dd      	lsls	r5, r3, #31
 8000dec:	d410      	bmi.n	8000e10 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dee:	6823      	ldr	r3, [r4, #0]
 8000df0:	0798      	lsls	r0, r3, #30
 8000df2:	d45e      	bmi.n	8000eb2 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000df4:	6823      	ldr	r3, [r4, #0]
 8000df6:	071a      	lsls	r2, r3, #28
 8000df8:	f100 80a0 	bmi.w	8000f3c <HAL_RCC_OscConfig+0x15c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dfc:	6823      	ldr	r3, [r4, #0]
 8000dfe:	075b      	lsls	r3, r3, #29
 8000e00:	f100 80be 	bmi.w	8000f80 <HAL_RCC_OscConfig+0x1a0>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e04:	69a0      	ldr	r0, [r4, #24]
 8000e06:	2800      	cmp	r0, #0
 8000e08:	f040 811f 	bne.w	800104a <HAL_RCC_OscConfig+0x26a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	e02b      	b.n	8000e68 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e10:	4ba6      	ldr	r3, [pc, #664]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000e12:	689a      	ldr	r2, [r3, #8]
 8000e14:	f002 020c 	and.w	r2, r2, #12
 8000e18:	2a04      	cmp	r2, #4
 8000e1a:	d007      	beq.n	8000e2c <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e1c:	689a      	ldr	r2, [r3, #8]
 8000e1e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e22:	2a08      	cmp	r2, #8
 8000e24:	d10b      	bne.n	8000e3e <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	0251      	lsls	r1, r2, #9
 8000e2a:	d508      	bpl.n	8000e3e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e2c:	4b9f      	ldr	r3, [pc, #636]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	039a      	lsls	r2, r3, #14
 8000e32:	d5dc      	bpl.n	8000dee <HAL_RCC_OscConfig+0xe>
 8000e34:	6863      	ldr	r3, [r4, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1d9      	bne.n	8000dee <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	e014      	b.n	8000e68 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3e:	6862      	ldr	r2, [r4, #4]
 8000e40:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000e44:	d113      	bne.n	8000e6e <HAL_RCC_OscConfig+0x8e>
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e4c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e4e:	f7ff fc6d 	bl	800072c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e52:	4e96      	ldr	r6, [pc, #600]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8000e54:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e56:	6833      	ldr	r3, [r6, #0]
 8000e58:	039b      	lsls	r3, r3, #14
 8000e5a:	d4c8      	bmi.n	8000dee <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e5c:	f7ff fc66 	bl	800072c <HAL_GetTick>
 8000e60:	1b40      	subs	r0, r0, r5
 8000e62:	2864      	cmp	r0, #100	; 0x64
 8000e64:	d9f7      	bls.n	8000e56 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 8000e66:	2003      	movs	r0, #3
}
 8000e68:	b002      	add	sp, #8
 8000e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e6e:	4d8f      	ldr	r5, [pc, #572]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000e70:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000e74:	682b      	ldr	r3, [r5, #0]
 8000e76:	d107      	bne.n	8000e88 <HAL_RCC_OscConfig+0xa8>
 8000e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e7c:	602b      	str	r3, [r5, #0]
 8000e7e:	682b      	ldr	r3, [r5, #0]
 8000e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e84:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e86:	e7e2      	b.n	8000e4e <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e8c:	602b      	str	r3, [r5, #0]
 8000e8e:	682b      	ldr	r3, [r5, #0]
 8000e90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e94:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e96:	2a00      	cmp	r2, #0
 8000e98:	d1d9      	bne.n	8000e4e <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8000e9a:	f7ff fc47 	bl	800072c <HAL_GetTick>
 8000e9e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ea0:	682b      	ldr	r3, [r5, #0]
 8000ea2:	039f      	lsls	r7, r3, #14
 8000ea4:	d5a3      	bpl.n	8000dee <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ea6:	f7ff fc41 	bl	800072c <HAL_GetTick>
 8000eaa:	1b80      	subs	r0, r0, r6
 8000eac:	2864      	cmp	r0, #100	; 0x64
 8000eae:	d9f7      	bls.n	8000ea0 <HAL_RCC_OscConfig+0xc0>
 8000eb0:	e7d9      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000eb2:	4b7e      	ldr	r3, [pc, #504]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000eb4:	689a      	ldr	r2, [r3, #8]
 8000eb6:	f012 0f0c 	tst.w	r2, #12
 8000eba:	d007      	beq.n	8000ecc <HAL_RCC_OscConfig+0xec>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ebc:	689a      	ldr	r2, [r3, #8]
 8000ebe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ec2:	2a08      	cmp	r2, #8
 8000ec4:	d111      	bne.n	8000eea <HAL_RCC_OscConfig+0x10a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	025e      	lsls	r6, r3, #9
 8000eca:	d40e      	bmi.n	8000eea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ecc:	4b77      	ldr	r3, [pc, #476]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	0795      	lsls	r5, r2, #30
 8000ed2:	d502      	bpl.n	8000eda <HAL_RCC_OscConfig+0xfa>
 8000ed4:	68e2      	ldr	r2, [r4, #12]
 8000ed6:	2a01      	cmp	r2, #1
 8000ed8:	d1af      	bne.n	8000e3a <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	6921      	ldr	r1, [r4, #16]
 8000ede:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000ee2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000ee6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee8:	e784      	b.n	8000df4 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000eea:	68e2      	ldr	r2, [r4, #12]
 8000eec:	4b70      	ldr	r3, [pc, #448]	; (80010b0 <HAL_RCC_OscConfig+0x2d0>)
 8000eee:	b1b2      	cbz	r2, 8000f1e <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_ENABLE();
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fc1a 	bl	800072c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef8:	4d6c      	ldr	r5, [pc, #432]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8000efa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000efc:	682b      	ldr	r3, [r5, #0]
 8000efe:	0798      	lsls	r0, r3, #30
 8000f00:	d507      	bpl.n	8000f12 <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f02:	682b      	ldr	r3, [r5, #0]
 8000f04:	6922      	ldr	r2, [r4, #16]
 8000f06:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f0a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f0e:	602b      	str	r3, [r5, #0]
 8000f10:	e770      	b.n	8000df4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f12:	f7ff fc0b 	bl	800072c <HAL_GetTick>
 8000f16:	1b80      	subs	r0, r0, r6
 8000f18:	2802      	cmp	r0, #2
 8000f1a:	d9ef      	bls.n	8000efc <HAL_RCC_OscConfig+0x11c>
 8000f1c:	e7a3      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
        __HAL_RCC_HSI_DISABLE();
 8000f1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f20:	f7ff fc04 	bl	800072c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f24:	4e61      	ldr	r6, [pc, #388]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8000f26:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f28:	6833      	ldr	r3, [r6, #0]
 8000f2a:	0799      	lsls	r1, r3, #30
 8000f2c:	f57f af62 	bpl.w	8000df4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f30:	f7ff fbfc 	bl	800072c <HAL_GetTick>
 8000f34:	1b40      	subs	r0, r0, r5
 8000f36:	2802      	cmp	r0, #2
 8000f38:	d9f6      	bls.n	8000f28 <HAL_RCC_OscConfig+0x148>
 8000f3a:	e794      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f3c:	6962      	ldr	r2, [r4, #20]
 8000f3e:	4b5d      	ldr	r3, [pc, #372]	; (80010b4 <HAL_RCC_OscConfig+0x2d4>)
 8000f40:	b17a      	cbz	r2, 8000f62 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_ENABLE();
 8000f42:	2201      	movs	r2, #1
 8000f44:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f46:	f7ff fbf1 	bl	800072c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f4a:	4e58      	ldr	r6, [pc, #352]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8000f4c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f4e:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8000f50:	079f      	lsls	r7, r3, #30
 8000f52:	f53f af53 	bmi.w	8000dfc <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f56:	f7ff fbe9 	bl	800072c <HAL_GetTick>
 8000f5a:	1b40      	subs	r0, r0, r5
 8000f5c:	2802      	cmp	r0, #2
 8000f5e:	d9f6      	bls.n	8000f4e <HAL_RCC_OscConfig+0x16e>
 8000f60:	e781      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 8000f62:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f64:	f7ff fbe2 	bl	800072c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f68:	4e50      	ldr	r6, [pc, #320]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8000f6a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f6c:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8000f6e:	0798      	lsls	r0, r3, #30
 8000f70:	f57f af44 	bpl.w	8000dfc <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f74:	f7ff fbda 	bl	800072c <HAL_GetTick>
 8000f78:	1b40      	subs	r0, r0, r5
 8000f7a:	2802      	cmp	r0, #2
 8000f7c:	d9f6      	bls.n	8000f6c <HAL_RCC_OscConfig+0x18c>
 8000f7e:	e772      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f80:	4b4a      	ldr	r3, [pc, #296]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000f82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f84:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000f88:	d128      	bne.n	8000fdc <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	9201      	str	r2, [sp, #4]
 8000f8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f8e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f92:	641a      	str	r2, [r3, #64]	; 0x40
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	9301      	str	r3, [sp, #4]
 8000f9c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f9e:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa0:	4d45      	ldr	r5, [pc, #276]	; (80010b8 <HAL_RCC_OscConfig+0x2d8>)
 8000fa2:	682b      	ldr	r3, [r5, #0]
 8000fa4:	05d9      	lsls	r1, r3, #23
 8000fa6:	d51b      	bpl.n	8000fe0 <HAL_RCC_OscConfig+0x200>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fa8:	68a3      	ldr	r3, [r4, #8]
 8000faa:	4d40      	ldr	r5, [pc, #256]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d127      	bne.n	8001000 <HAL_RCC_OscConfig+0x220>
 8000fb0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000fb8:	f7ff fbb8 	bl	800072c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fbc:	4e3b      	ldr	r6, [pc, #236]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8000fbe:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fc0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fc4:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8000fc6:	079b      	lsls	r3, r3, #30
 8000fc8:	d539      	bpl.n	800103e <HAL_RCC_OscConfig+0x25e>
    if(pwrclkchanged == SET)
 8000fca:	2f00      	cmp	r7, #0
 8000fcc:	f43f af1a 	beq.w	8000e04 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd0:	4a36      	ldr	r2, [pc, #216]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 8000fd2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000fd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fda:	e713      	b.n	8000e04 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8000fdc:	2700      	movs	r7, #0
 8000fde:	e7df      	b.n	8000fa0 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fe0:	682b      	ldr	r3, [r5, #0]
 8000fe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fe6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000fe8:	f7ff fba0 	bl	800072c <HAL_GetTick>
 8000fec:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fee:	682b      	ldr	r3, [r5, #0]
 8000ff0:	05da      	lsls	r2, r3, #23
 8000ff2:	d4d9      	bmi.n	8000fa8 <HAL_RCC_OscConfig+0x1c8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ff4:	f7ff fb9a 	bl	800072c <HAL_GetTick>
 8000ff8:	1b80      	subs	r0, r0, r6
 8000ffa:	2802      	cmp	r0, #2
 8000ffc:	d9f7      	bls.n	8000fee <HAL_RCC_OscConfig+0x20e>
 8000ffe:	e732      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001000:	2b05      	cmp	r3, #5
 8001002:	d104      	bne.n	800100e <HAL_RCC_OscConfig+0x22e>
 8001004:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001006:	f043 0304 	orr.w	r3, r3, #4
 800100a:	672b      	str	r3, [r5, #112]	; 0x70
 800100c:	e7d0      	b.n	8000fb0 <HAL_RCC_OscConfig+0x1d0>
 800100e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001010:	f022 0201 	bic.w	r2, r2, #1
 8001014:	672a      	str	r2, [r5, #112]	; 0x70
 8001016:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001018:	f022 0204 	bic.w	r2, r2, #4
 800101c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1ca      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x1d8>
      tickstart = HAL_GetTick();
 8001022:	f7ff fb83 	bl	800072c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001026:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800102a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800102c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800102e:	0798      	lsls	r0, r3, #30
 8001030:	d5cb      	bpl.n	8000fca <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001032:	f7ff fb7b 	bl	800072c <HAL_GetTick>
 8001036:	1b80      	subs	r0, r0, r6
 8001038:	4540      	cmp	r0, r8
 800103a:	d9f7      	bls.n	800102c <HAL_RCC_OscConfig+0x24c>
 800103c:	e713      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800103e:	f7ff fb75 	bl	800072c <HAL_GetTick>
 8001042:	1b40      	subs	r0, r0, r5
 8001044:	4540      	cmp	r0, r8
 8001046:	d9bd      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x1e4>
 8001048:	e70d      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800104a:	4d18      	ldr	r5, [pc, #96]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
 800104c:	68ab      	ldr	r3, [r5, #8]
 800104e:	f003 030c 	and.w	r3, r3, #12
 8001052:	2b08      	cmp	r3, #8
 8001054:	d047      	beq.n	80010e6 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001056:	4e19      	ldr	r6, [pc, #100]	; (80010bc <HAL_RCC_OscConfig+0x2dc>)
 8001058:	2300      	movs	r3, #0
 800105a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800105c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800105e:	d135      	bne.n	80010cc <HAL_RCC_OscConfig+0x2ec>
        tickstart = HAL_GetTick();
 8001060:	f7ff fb64 	bl	800072c <HAL_GetTick>
 8001064:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001066:	682b      	ldr	r3, [r5, #0]
 8001068:	0199      	lsls	r1, r3, #6
 800106a:	d429      	bmi.n	80010c0 <HAL_RCC_OscConfig+0x2e0>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800106c:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8001070:	4313      	orrs	r3, r2
 8001072:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001074:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001078:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800107a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800107e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001080:	0852      	lsrs	r2, r2, #1
 8001082:	3a01      	subs	r2, #1
 8001084:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001088:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800108a:	2301      	movs	r3, #1
 800108c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800108e:	f7ff fb4d 	bl	800072c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001092:	4d06      	ldr	r5, [pc, #24]	; (80010ac <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8001094:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001096:	682b      	ldr	r3, [r5, #0]
 8001098:	019a      	lsls	r2, r3, #6
 800109a:	f53f aeb7 	bmi.w	8000e0c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800109e:	f7ff fb45 	bl	800072c <HAL_GetTick>
 80010a2:	1b00      	subs	r0, r0, r4
 80010a4:	2802      	cmp	r0, #2
 80010a6:	d9f6      	bls.n	8001096 <HAL_RCC_OscConfig+0x2b6>
 80010a8:	e6dd      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800
 80010b0:	42470000 	.word	0x42470000
 80010b4:	42470e80 	.word	0x42470e80
 80010b8:	40007000 	.word	0x40007000
 80010bc:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010c0:	f7ff fb34 	bl	800072c <HAL_GetTick>
 80010c4:	1bc0      	subs	r0, r0, r7
 80010c6:	2802      	cmp	r0, #2
 80010c8:	d9cd      	bls.n	8001066 <HAL_RCC_OscConfig+0x286>
 80010ca:	e6cc      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 80010cc:	f7ff fb2e 	bl	800072c <HAL_GetTick>
 80010d0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010d2:	682b      	ldr	r3, [r5, #0]
 80010d4:	019b      	lsls	r3, r3, #6
 80010d6:	f57f ae99 	bpl.w	8000e0c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010da:	f7ff fb27 	bl	800072c <HAL_GetTick>
 80010de:	1b00      	subs	r0, r0, r4
 80010e0:	2802      	cmp	r0, #2
 80010e2:	d9f6      	bls.n	80010d2 <HAL_RCC_OscConfig+0x2f2>
 80010e4:	e6bf      	b.n	8000e66 <HAL_RCC_OscConfig+0x86>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010e6:	2801      	cmp	r0, #1
 80010e8:	f43f aebe 	beq.w	8000e68 <HAL_RCC_OscConfig+0x88>
        pll_config = RCC->PLLCFGR;
 80010ec:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010ee:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010f0:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010f4:	4291      	cmp	r1, r2
 80010f6:	f47f aea0 	bne.w	8000e3a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010fa:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001100:	428a      	cmp	r2, r1
 8001102:	f47f ae9a 	bne.w	8000e3a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001106:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001108:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800110c:	401a      	ands	r2, r3
 800110e:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001112:	f47f ae92 	bne.w	8000e3a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001116:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001118:	0852      	lsrs	r2, r2, #1
 800111a:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 800111e:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001120:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001124:	f47f ae89 	bne.w	8000e3a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001128:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800112a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800112e:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001132:	f43f ae6b 	beq.w	8000e0c <HAL_RCC_OscConfig+0x2c>
 8001136:	e680      	b.n	8000e3a <HAL_RCC_OscConfig+0x5a>

08001138 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001138:	4913      	ldr	r1, [pc, #76]	; (8001188 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800113a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800113c:	688b      	ldr	r3, [r1, #8]
 800113e:	f003 030c 	and.w	r3, r3, #12
 8001142:	2b04      	cmp	r3, #4
 8001144:	d01c      	beq.n	8001180 <HAL_RCC_GetSysClockFreq+0x48>
 8001146:	2b08      	cmp	r3, #8
 8001148:	d11c      	bne.n	8001184 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800114a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800114c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800114e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001150:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001154:	bf14      	ite	ne
 8001156:	480d      	ldrne	r0, [pc, #52]	; (800118c <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001158:	480d      	ldreq	r0, [pc, #52]	; (8001190 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800115a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800115e:	bf18      	it	ne
 8001160:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001162:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001166:	fba1 0100 	umull	r0, r1, r1, r0
 800116a:	f7ff f82d 	bl	80001c8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_RCC_GetSysClockFreq+0x50>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001176:	3301      	adds	r3, #1
 8001178:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800117a:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800117e:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001180:	4802      	ldr	r0, [pc, #8]	; (800118c <HAL_RCC_GetSysClockFreq+0x54>)
 8001182:	e7fc      	b.n	800117e <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8001184:	4802      	ldr	r0, [pc, #8]	; (8001190 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001186:	e7fa      	b.n	800117e <HAL_RCC_GetSysClockFreq+0x46>
 8001188:	40023800 	.word	0x40023800
 800118c:	007a1200 	.word	0x007a1200
 8001190:	00f42400 	.word	0x00f42400

08001194 <HAL_RCC_ClockConfig>:
{
 8001194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001198:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800119a:	4604      	mov	r4, r0
 800119c:	b910      	cbnz	r0, 80011a4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800119e:	2001      	movs	r0, #1
}
 80011a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011a4:	4b44      	ldr	r3, [pc, #272]	; (80012b8 <HAL_RCC_ClockConfig+0x124>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	f002 0207 	and.w	r2, r2, #7
 80011ac:	428a      	cmp	r2, r1
 80011ae:	d328      	bcc.n	8001202 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011b0:	6822      	ldr	r2, [r4, #0]
 80011b2:	0797      	lsls	r7, r2, #30
 80011b4:	d42d      	bmi.n	8001212 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011b6:	07d0      	lsls	r0, r2, #31
 80011b8:	d441      	bmi.n	800123e <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011ba:	4b3f      	ldr	r3, [pc, #252]	; (80012b8 <HAL_RCC_ClockConfig+0x124>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	f002 0207 	and.w	r2, r2, #7
 80011c2:	42aa      	cmp	r2, r5
 80011c4:	d866      	bhi.n	8001294 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011c6:	6822      	ldr	r2, [r4, #0]
 80011c8:	0751      	lsls	r1, r2, #29
 80011ca:	d46c      	bmi.n	80012a6 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011cc:	0713      	lsls	r3, r2, #28
 80011ce:	d507      	bpl.n	80011e0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011d0:	4a3a      	ldr	r2, [pc, #232]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 80011d2:	6921      	ldr	r1, [r4, #16]
 80011d4:	6893      	ldr	r3, [r2, #8]
 80011d6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80011da:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80011de:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011e0:	f7ff ffaa 	bl	8001138 <HAL_RCC_GetSysClockFreq>
 80011e4:	4b35      	ldr	r3, [pc, #212]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 80011e6:	4a36      	ldr	r2, [pc, #216]	; (80012c0 <HAL_RCC_ClockConfig+0x12c>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011ee:	5cd3      	ldrb	r3, [r2, r3]
 80011f0:	40d8      	lsrs	r0, r3
 80011f2:	4b34      	ldr	r3, [pc, #208]	; (80012c4 <HAL_RCC_ClockConfig+0x130>)
 80011f4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80011f6:	4b34      	ldr	r3, [pc, #208]	; (80012c8 <HAL_RCC_ClockConfig+0x134>)
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	f7ff fa53 	bl	80006a4 <HAL_InitTick>
  return HAL_OK;
 80011fe:	2000      	movs	r0, #0
 8001200:	e7ce      	b.n	80011a0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001202:	b2ca      	uxtb	r2, r1
 8001204:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0307 	and.w	r3, r3, #7
 800120c:	428b      	cmp	r3, r1
 800120e:	d1c6      	bne.n	800119e <HAL_RCC_ClockConfig+0xa>
 8001210:	e7ce      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001212:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 8001214:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001218:	bf1e      	ittt	ne
 800121a:	6899      	ldrne	r1, [r3, #8]
 800121c:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8001220:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001222:	0716      	lsls	r6, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001224:	bf42      	ittt	mi
 8001226:	6899      	ldrmi	r1, [r3, #8]
 8001228:	f441 4160 	orrmi.w	r1, r1, #57344	; 0xe000
 800122c:	6099      	strmi	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800122e:	4923      	ldr	r1, [pc, #140]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 8001230:	68a0      	ldr	r0, [r4, #8]
 8001232:	688b      	ldr	r3, [r1, #8]
 8001234:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001238:	4303      	orrs	r3, r0
 800123a:	608b      	str	r3, [r1, #8]
 800123c:	e7bb      	b.n	80011b6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800123e:	6862      	ldr	r2, [r4, #4]
 8001240:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 8001242:	2a01      	cmp	r2, #1
 8001244:	d11c      	bne.n	8001280 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124c:	d0a7      	beq.n	800119e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800124e:	4e1b      	ldr	r6, [pc, #108]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 8001250:	68b3      	ldr	r3, [r6, #8]
 8001252:	f023 0303 	bic.w	r3, r3, #3
 8001256:	4313      	orrs	r3, r2
 8001258:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800125a:	f7ff fa67 	bl	800072c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800125e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001262:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001264:	68b3      	ldr	r3, [r6, #8]
 8001266:	6862      	ldr	r2, [r4, #4]
 8001268:	f003 030c 	and.w	r3, r3, #12
 800126c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001270:	d0a3      	beq.n	80011ba <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001272:	f7ff fa5b 	bl	800072c <HAL_GetTick>
 8001276:	1bc0      	subs	r0, r0, r7
 8001278:	4540      	cmp	r0, r8
 800127a:	d9f3      	bls.n	8001264 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 800127c:	2003      	movs	r0, #3
 800127e:	e78f      	b.n	80011a0 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001280:	1e91      	subs	r1, r2, #2
 8001282:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001284:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001286:	d802      	bhi.n	800128e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001288:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800128c:	e7de      	b.n	800124c <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800128e:	f013 0f02 	tst.w	r3, #2
 8001292:	e7db      	b.n	800124c <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001294:	b2ea      	uxtb	r2, r5
 8001296:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	42ab      	cmp	r3, r5
 80012a0:	f47f af7d 	bne.w	800119e <HAL_RCC_ClockConfig+0xa>
 80012a4:	e78f      	b.n	80011c6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012a6:	4905      	ldr	r1, [pc, #20]	; (80012bc <HAL_RCC_ClockConfig+0x128>)
 80012a8:	68e0      	ldr	r0, [r4, #12]
 80012aa:	688b      	ldr	r3, [r1, #8]
 80012ac:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80012b0:	4303      	orrs	r3, r0
 80012b2:	608b      	str	r3, [r1, #8]
 80012b4:	e78a      	b.n	80011cc <HAL_RCC_ClockConfig+0x38>
 80012b6:	bf00      	nop
 80012b8:	40023c00 	.word	0x40023c00
 80012bc:	40023800 	.word	0x40023800
 80012c0:	08001e70 	.word	0x08001e70
 80012c4:	2000001c 	.word	0x2000001c
 80012c8:	20000024 	.word	0x20000024

080012cc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012cc:	4b04      	ldr	r3, [pc, #16]	; (80012e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80012ce:	4a05      	ldr	r2, [pc, #20]	; (80012e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80012d6:	5cd3      	ldrb	r3, [r2, r3]
 80012d8:	4a03      	ldr	r2, [pc, #12]	; (80012e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012da:	6810      	ldr	r0, [r2, #0]
}
 80012dc:	40d8      	lsrs	r0, r3
 80012de:	4770      	bx	lr
 80012e0:	40023800 	.word	0x40023800
 80012e4:	08001e80 	.word	0x08001e80
 80012e8:	2000001c 	.word	0x2000001c

080012ec <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80012ec:	4b04      	ldr	r3, [pc, #16]	; (8001300 <HAL_RCC_GetPCLK2Freq+0x14>)
 80012ee:	4a05      	ldr	r2, [pc, #20]	; (8001304 <HAL_RCC_GetPCLK2Freq+0x18>)
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80012f6:	5cd3      	ldrb	r3, [r2, r3]
 80012f8:	4a03      	ldr	r2, [pc, #12]	; (8001308 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80012fa:	6810      	ldr	r0, [r2, #0]
}
 80012fc:	40d8      	lsrs	r0, r3
 80012fe:	4770      	bx	lr
 8001300:	40023800 	.word	0x40023800
 8001304:	08001e80 	.word	0x08001e80
 8001308:	2000001c 	.word	0x2000001c

0800130c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800130c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800130e:	f102 030c 	add.w	r3, r2, #12
 8001312:	e853 3f00 	ldrex	r3, [r3]
 8001316:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800131a:	320c      	adds	r2, #12
 800131c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8001320:	6802      	ldr	r2, [r0, #0]
 8001322:	2900      	cmp	r1, #0
 8001324:	d1f2      	bne.n	800130c <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001326:	f102 0314 	add.w	r3, r2, #20
 800132a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800132e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001332:	f102 0c14 	add.w	ip, r2, #20
 8001336:	e84c 3100 	strex	r1, r3, [ip]
 800133a:	2900      	cmp	r1, #0
 800133c:	d1f3      	bne.n	8001326 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800133e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001340:	2b01      	cmp	r3, #1
 8001342:	d10b      	bne.n	800135c <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001344:	f102 030c 	add.w	r3, r2, #12
 8001348:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800134c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001350:	f102 0c0c 	add.w	ip, r2, #12
 8001354:	e84c 3100 	strex	r1, r3, [ip]
 8001358:	2900      	cmp	r1, #0
 800135a:	d1f3      	bne.n	8001344 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800135c:	2320      	movs	r3, #32
 800135e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001362:	2300      	movs	r3, #0
 8001364:	6303      	str	r3, [r0, #48]	; 0x30
}
 8001366:	4770      	bx	lr

08001368 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001368:	6802      	ldr	r2, [r0, #0]
 800136a:	68c1      	ldr	r1, [r0, #12]
{
 800136c:	b538      	push	{r3, r4, r5, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800136e:	6913      	ldr	r3, [r2, #16]
 8001370:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001374:	430b      	orrs	r3, r1
 8001376:	6113      	str	r3, [r2, #16]
{
 8001378:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800137a:	6883      	ldr	r3, [r0, #8]
 800137c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800137e:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001380:	4303      	orrs	r3, r0
 8001382:	6968      	ldr	r0, [r5, #20]
 8001384:	4303      	orrs	r3, r0
 8001386:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8001388:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 800138c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001390:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001392:	430b      	orrs	r3, r1
 8001394:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001396:	6953      	ldr	r3, [r2, #20]
 8001398:	69a9      	ldr	r1, [r5, #24]
 800139a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800139e:	430b      	orrs	r3, r1
 80013a0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <UART_SetConfig+0xb8>)
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d003      	beq.n	80013b0 <UART_SetConfig+0x48>
 80013a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d124      	bne.n	80013fa <UART_SetConfig+0x92>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80013b0:	f7ff ff9c 	bl	80012ec <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013b4:	69ea      	ldr	r2, [r5, #28]
 80013b6:	2319      	movs	r3, #25
 80013b8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80013bc:	fba0 0103 	umull	r0, r1, r0, r3
 80013c0:	e9d5 4300 	ldrd	r4, r3, [r5]
 80013c4:	d11c      	bne.n	8001400 <UART_SetConfig+0x98>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80013c6:	461a      	mov	r2, r3
 80013c8:	1892      	adds	r2, r2, r2
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	415b      	adcs	r3, r3
 80013d0:	f7fe fefa 	bl	80001c8 <__aeabi_uldivmod>
 80013d4:	2164      	movs	r1, #100	; 0x64
 80013d6:	fbb0 f5f1 	udiv	r5, r0, r1
 80013da:	fb01 0315 	mls	r3, r1, r5, r0
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	3332      	adds	r3, #50	; 0x32
 80013e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013e6:	f003 0207 	and.w	r2, r3, #7
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 80013f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80013f4:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80013f6:	60a3      	str	r3, [r4, #8]
  }
}
 80013f8:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 80013fa:	f7ff ff67 	bl	80012cc <HAL_RCC_GetPCLK1Freq>
 80013fe:	e7d9      	b.n	80013b4 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001400:	009a      	lsls	r2, r3, #2
 8001402:	0f9b      	lsrs	r3, r3, #30
 8001404:	f7fe fee0 	bl	80001c8 <__aeabi_uldivmod>
 8001408:	2264      	movs	r2, #100	; 0x64
 800140a:	fbb0 f1f2 	udiv	r1, r0, r2
 800140e:	fb02 0311 	mls	r3, r2, r1, r0
 8001412:	011b      	lsls	r3, r3, #4
 8001414:	3332      	adds	r3, #50	; 0x32
 8001416:	fbb3 f3f2 	udiv	r3, r3, r2
 800141a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800141e:	e7ea      	b.n	80013f6 <UART_SetConfig+0x8e>
 8001420:	40011000 	.word	0x40011000

08001424 <HAL_UART_Init>:
{
 8001424:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001426:	4604      	mov	r4, r0
 8001428:	b340      	cbz	r0, 800147c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800142a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800142e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001432:	b91b      	cbnz	r3, 800143c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001434:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001438:	f000 fc2a 	bl	8001c90 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800143c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800143e:	2324      	movs	r3, #36	; 0x24
 8001440:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8001444:	68d3      	ldr	r3, [r2, #12]
 8001446:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800144a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff ff8b 	bl	8001368 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001452:	6823      	ldr	r3, [r4, #0]
 8001454:	691a      	ldr	r2, [r3, #16]
 8001456:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800145a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800145c:	695a      	ldr	r2, [r3, #20]
 800145e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001462:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001464:	68da      	ldr	r2, [r3, #12]
 8001466:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800146a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800146c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800146e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001470:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001472:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001476:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800147a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800147c:	2001      	movs	r0, #1
 800147e:	e7fc      	b.n	800147a <HAL_UART_Init+0x56>

08001480 <HAL_UART_Transmit_DMA>:
{
 8001480:	b538      	push	{r3, r4, r5, lr}
 8001482:	4604      	mov	r4, r0
 8001484:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001486:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800148a:	2a20      	cmp	r2, #32
 800148c:	d132      	bne.n	80014f4 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 800148e:	b379      	cbz	r1, 80014f0 <HAL_UART_Transmit_DMA+0x70>
 8001490:	b373      	cbz	r3, 80014f0 <HAL_UART_Transmit_DMA+0x70>
    __HAL_LOCK(huart);
 8001492:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8001496:	2a01      	cmp	r2, #1
 8001498:	d02c      	beq.n	80014f4 <HAL_UART_Transmit_DMA+0x74>
 800149a:	2201      	movs	r2, #1
 800149c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80014a0:	6b60      	ldr	r0, [r4, #52]	; 0x34
    huart->TxXferCount = Size;
 80014a2:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014a4:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80014a6:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014a8:	6425      	str	r5, [r4, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80014aa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80014ae:	4a12      	ldr	r2, [pc, #72]	; (80014f8 <HAL_UART_Transmit_DMA+0x78>)
    huart->TxXferSize = Size;
 80014b0:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 80014b2:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80014b4:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80014b6:	4a11      	ldr	r2, [pc, #68]	; (80014fc <HAL_UART_Transmit_DMA+0x7c>)
 80014b8:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80014ba:	4a11      	ldr	r2, [pc, #68]	; (8001500 <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 80014bc:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80014c0:	6822      	ldr	r2, [r4, #0]
 80014c2:	3204      	adds	r2, #4
 80014c4:	f7ff fa50 	bl	8000968 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80014c8:	6823      	ldr	r3, [r4, #0]
 80014ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80014ce:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80014d0:	6822      	ldr	r2, [r4, #0]
 80014d2:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014d6:	f102 0314 	add.w	r3, r2, #20
 80014da:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80014de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014e2:	f102 0114 	add.w	r1, r2, #20
 80014e6:	e841 3000 	strex	r0, r3, [r1]
 80014ea:	2800      	cmp	r0, #0
 80014ec:	d1f3      	bne.n	80014d6 <HAL_UART_Transmit_DMA+0x56>
}
 80014ee:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80014f0:	2001      	movs	r0, #1
 80014f2:	e7fc      	b.n	80014ee <HAL_UART_Transmit_DMA+0x6e>
    return HAL_BUSY;
 80014f4:	2002      	movs	r0, #2
 80014f6:	e7fa      	b.n	80014ee <HAL_UART_Transmit_DMA+0x6e>
 80014f8:	08001505 	.word	0x08001505
 80014fc:	08001553 	.word	0x08001553
 8001500:	0800155f 	.word	0x0800155f

08001504 <UART_DMATransmitCplt>:
{
 8001504:	b508      	push	{r3, lr}
 8001506:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001508:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001512:	d11a      	bne.n	800154a <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 8001514:	84c3      	strh	r3, [r0, #38]	; 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001516:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001518:	f102 0314 	add.w	r3, r2, #20
 800151c:	e853 3f00 	ldrex	r3, [r3]
 8001520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001524:	3214      	adds	r2, #20
 8001526:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800152a:	6802      	ldr	r2, [r0, #0]
 800152c:	2900      	cmp	r1, #0
 800152e:	d1f2      	bne.n	8001516 <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001530:	f102 030c 	add.w	r3, r2, #12
 8001534:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800153c:	f102 000c 	add.w	r0, r2, #12
 8001540:	e840 3100 	strex	r1, r3, [r0]
 8001544:	2900      	cmp	r1, #0
 8001546:	d1f3      	bne.n	8001530 <UART_DMATransmitCplt+0x2c>
}
 8001548:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800154a:	f000 fb8d 	bl	8001c68 <HAL_UART_TxCpltCallback>
}
 800154e:	e7fb      	b.n	8001548 <UART_DMATransmitCplt+0x44>

08001550 <HAL_UART_TxHalfCpltCallback>:
 8001550:	4770      	bx	lr

08001552 <UART_DMATxHalfCplt>:
{
 8001552:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8001554:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001556:	f7ff fffb 	bl	8001550 <HAL_UART_TxHalfCpltCallback>
}
 800155a:	bd08      	pop	{r3, pc}

0800155c <HAL_UART_RxHalfCpltCallback>:
 800155c:	4770      	bx	lr

0800155e <UART_DMAError>:
{
 800155e:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001560:	6b80      	ldr	r0, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001562:	6803      	ldr	r3, [r0, #0]
 8001564:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001566:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 800156a:	2921      	cmp	r1, #33	; 0x21
 800156c:	d112      	bne.n	8001594 <UART_DMAError+0x36>
 800156e:	0612      	lsls	r2, r2, #24
 8001570:	d510      	bpl.n	8001594 <UART_DMAError+0x36>
    huart->TxXferCount = 0x00U;
 8001572:	2200      	movs	r2, #0
 8001574:	84c2      	strh	r2, [r0, #38]	; 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001576:	f103 020c 	add.w	r2, r3, #12
 800157a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800157e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001582:	f103 0c0c 	add.w	ip, r3, #12
 8001586:	e84c 2100 	strex	r1, r2, [ip]
 800158a:	2900      	cmp	r1, #0
 800158c:	d1f3      	bne.n	8001576 <UART_DMAError+0x18>
  huart->gState = HAL_UART_STATE_READY;
 800158e:	2220      	movs	r2, #32
 8001590:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001594:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001596:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 800159a:	2a22      	cmp	r2, #34	; 0x22
 800159c:	d105      	bne.n	80015aa <UART_DMAError+0x4c>
 800159e:	065b      	lsls	r3, r3, #25
 80015a0:	d503      	bpl.n	80015aa <UART_DMAError+0x4c>
    huart->RxXferCount = 0x00U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	85c3      	strh	r3, [r0, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80015a6:	f7ff feb1 	bl	800130c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80015aa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80015ac:	f043 0310 	orr.w	r3, r3, #16
 80015b0:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 80015b2:	f000 fb69 	bl	8001c88 <HAL_UART_ErrorCallback>
}
 80015b6:	bd08      	pop	{r3, pc}

080015b8 <UART_DMAAbortOnError>:
{
 80015b8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80015ba:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80015bc:	2300      	movs	r3, #0
 80015be:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80015c0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80015c2:	f000 fb61 	bl	8001c88 <HAL_UART_ErrorCallback>
}
 80015c6:	bd08      	pop	{r3, pc}

080015c8 <HAL_UARTEx_RxEventCallback>:
}
 80015c8:	4770      	bx	lr

080015ca <UART_Receive_IT>:
{
 80015ca:	b513      	push	{r0, r1, r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80015cc:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80015d0:	2b22      	cmp	r3, #34	; 0x22
 80015d2:	d153      	bne.n	800167c <UART_Receive_IT+0xb2>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015d4:	6881      	ldr	r1, [r0, #8]
 80015d6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80015d8:	6802      	ldr	r2, [r0, #0]
 80015da:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80015de:	d13d      	bne.n	800165c <UART_Receive_IT+0x92>
 80015e0:	6901      	ldr	r1, [r0, #16]
 80015e2:	2900      	cmp	r1, #0
 80015e4:	d13d      	bne.n	8001662 <UART_Receive_IT+0x98>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80015e6:	6852      	ldr	r2, [r2, #4]
 80015e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015ec:	f823 2b02 	strh.w	r2, [r3], #2
    if (--huart->RxXferCount == 0U)
 80015f0:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
      huart->pRxBuffPtr += 1U;
 80015f2:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80015f4:	3c01      	subs	r4, #1
 80015f6:	b2a4      	uxth	r4, r4
 80015f8:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80015fa:	2c00      	cmp	r4, #0
 80015fc:	d12c      	bne.n	8001658 <UART_Receive_IT+0x8e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80015fe:	6803      	ldr	r3, [r0, #0]
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	f022 0220 	bic.w	r2, r2, #32
 8001606:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800160e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001610:	695a      	ldr	r2, [r3, #20]
 8001612:	f022 0201 	bic.w	r2, r2, #1
 8001616:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001618:	2320      	movs	r3, #32
 800161a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800161e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001620:	2b01      	cmp	r3, #1
 8001622:	6803      	ldr	r3, [r0, #0]
 8001624:	d127      	bne.n	8001676 <UART_Receive_IT+0xac>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001626:	6304      	str	r4, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001628:	f103 020c 	add.w	r2, r3, #12
 800162c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001630:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001634:	f103 040c 	add.w	r4, r3, #12
 8001638:	e844 2100 	strex	r1, r2, [r4]
 800163c:	2900      	cmp	r1, #0
 800163e:	d1f3      	bne.n	8001628 <UART_Receive_IT+0x5e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	06d2      	lsls	r2, r2, #27
 8001644:	d505      	bpl.n	8001652 <UART_Receive_IT+0x88>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001646:	9101      	str	r1, [sp, #4]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	9201      	str	r2, [sp, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001652:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8001654:	f7ff ffb8 	bl	80015c8 <HAL_UARTEx_RxEventCallback>
 8001658:	2000      	movs	r0, #0
 800165a:	e010      	b.n	800167e <UART_Receive_IT+0xb4>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800165c:	b939      	cbnz	r1, 800166e <UART_Receive_IT+0xa4>
 800165e:	6901      	ldr	r1, [r0, #16]
 8001660:	b929      	cbnz	r1, 800166e <UART_Receive_IT+0xa4>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001662:	6852      	ldr	r2, [r2, #4]
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8001668:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800166a:	3301      	adds	r3, #1
 800166c:	e7c0      	b.n	80015f0 <UART_Receive_IT+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800166e:	6852      	ldr	r2, [r2, #4]
 8001670:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001674:	e7f7      	b.n	8001666 <UART_Receive_IT+0x9c>
        HAL_UART_RxCpltCallback(huart);
 8001676:	f000 faff 	bl	8001c78 <HAL_UART_RxCpltCallback>
 800167a:	e7ed      	b.n	8001658 <UART_Receive_IT+0x8e>
    return HAL_BUSY;
 800167c:	2002      	movs	r0, #2
}
 800167e:	b002      	add	sp, #8
 8001680:	bd10      	pop	{r4, pc}
	...

08001684 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001684:	6803      	ldr	r3, [r0, #0]
{
 8001686:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001688:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800168a:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800168c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800168e:	f012 0f0f 	tst.w	r2, #15
{
 8001692:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8001694:	d108      	bne.n	80016a8 <HAL_UART_IRQHandler+0x24>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001696:	0695      	lsls	r5, r2, #26
 8001698:	d568      	bpl.n	800176c <HAL_UART_IRQHandler+0xe8>
 800169a:	068d      	lsls	r5, r1, #26
 800169c:	d566      	bpl.n	800176c <HAL_UART_IRQHandler+0xe8>
}
 800169e:	b003      	add	sp, #12
 80016a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      UART_Receive_IT(huart);
 80016a4:	f7ff bf91 	b.w	80015ca <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80016a8:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80016ac:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80016b0:	4305      	orrs	r5, r0
 80016b2:	d05b      	beq.n	800176c <HAL_UART_IRQHandler+0xe8>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80016b4:	07d5      	lsls	r5, r2, #31
 80016b6:	d505      	bpl.n	80016c4 <HAL_UART_IRQHandler+0x40>
 80016b8:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80016ba:	bf42      	ittt	mi
 80016bc:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 80016be:	f043 0301 	orrmi.w	r3, r3, #1
 80016c2:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016c4:	0755      	lsls	r5, r2, #29
 80016c6:	d504      	bpl.n	80016d2 <HAL_UART_IRQHandler+0x4e>
 80016c8:	b118      	cbz	r0, 80016d2 <HAL_UART_IRQHandler+0x4e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80016ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016cc:	f043 0302 	orr.w	r3, r3, #2
 80016d0:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016d2:	0793      	lsls	r3, r2, #30
 80016d4:	d504      	bpl.n	80016e0 <HAL_UART_IRQHandler+0x5c>
 80016d6:	b118      	cbz	r0, 80016e0 <HAL_UART_IRQHandler+0x5c>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80016d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016da:	f043 0304 	orr.w	r3, r3, #4
 80016de:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80016e0:	0715      	lsls	r5, r2, #28
 80016e2:	d507      	bpl.n	80016f4 <HAL_UART_IRQHandler+0x70>
 80016e4:	f001 0320 	and.w	r3, r1, #32
 80016e8:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80016ea:	bf1e      	ittt	ne
 80016ec:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 80016ee:	f043 0308 	orrne.w	r3, r3, #8
 80016f2:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80016f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d032      	beq.n	8001760 <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80016fa:	0690      	lsls	r0, r2, #26
 80016fc:	d504      	bpl.n	8001708 <HAL_UART_IRQHandler+0x84>
 80016fe:	068a      	lsls	r2, r1, #26
 8001700:	d502      	bpl.n	8001708 <HAL_UART_IRQHandler+0x84>
        UART_Receive_IT(huart);
 8001702:	4620      	mov	r0, r4
 8001704:	f7ff ff61 	bl	80015ca <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800170c:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800170e:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001712:	f005 0508 	and.w	r5, r5, #8
 8001716:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 8001718:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800171a:	d023      	beq.n	8001764 <HAL_UART_IRQHandler+0xe0>
        UART_EndRxTransfer(huart);
 800171c:	f7ff fdf6 	bl	800130c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001720:	6822      	ldr	r2, [r4, #0]
 8001722:	6953      	ldr	r3, [r2, #20]
 8001724:	065b      	lsls	r3, r3, #25
 8001726:	d518      	bpl.n	800175a <HAL_UART_IRQHandler+0xd6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001728:	f102 0314 	add.w	r3, r2, #20
 800172c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001730:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001734:	f102 0014 	add.w	r0, r2, #20
 8001738:	e840 3100 	strex	r1, r3, [r0]
 800173c:	2900      	cmp	r1, #0
 800173e:	d1f3      	bne.n	8001728 <HAL_UART_IRQHandler+0xa4>
          if (huart->hdmarx != NULL)
 8001740:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001742:	b150      	cbz	r0, 800175a <HAL_UART_IRQHandler+0xd6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001744:	4b72      	ldr	r3, [pc, #456]	; (8001910 <HAL_UART_IRQHandler+0x28c>)
 8001746:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001748:	f7ff f98c 	bl	8000a64 <HAL_DMA_Abort_IT>
 800174c:	b140      	cbz	r0, 8001760 <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800174e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001750:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8001752:	b003      	add	sp, #12
 8001754:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001758:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800175a:	4620      	mov	r0, r4
 800175c:	f000 fa94 	bl	8001c88 <HAL_UART_ErrorCallback>
}
 8001760:	b003      	add	sp, #12
 8001762:	bd30      	pop	{r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 8001764:	f000 fa90 	bl	8001c88 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001768:	6425      	str	r5, [r4, #64]	; 0x40
 800176a:	e7f9      	b.n	8001760 <HAL_UART_IRQHandler+0xdc>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800176c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800176e:	2801      	cmp	r0, #1
 8001770:	f040 8091 	bne.w	8001896 <HAL_UART_IRQHandler+0x212>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001774:	06d5      	lsls	r5, r2, #27
 8001776:	f140 808e 	bpl.w	8001896 <HAL_UART_IRQHandler+0x212>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800177a:	06c8      	lsls	r0, r1, #27
 800177c:	f140 808b 	bpl.w	8001896 <HAL_UART_IRQHandler+0x212>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001780:	2200      	movs	r2, #0
 8001782:	9201      	str	r2, [sp, #4]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	9201      	str	r2, [sp, #4]
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	9201      	str	r2, [sp, #4]
 800178c:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800178e:	695a      	ldr	r2, [r3, #20]
 8001790:	0655      	lsls	r5, r2, #25
 8001792:	d54c      	bpl.n	800182e <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001794:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001796:	680a      	ldr	r2, [r1, #0]
 8001798:	6852      	ldr	r2, [r2, #4]
 800179a:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800179c:	2a00      	cmp	r2, #0
 800179e:	d0df      	beq.n	8001760 <HAL_UART_IRQHandler+0xdc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80017a0:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80017a2:	4290      	cmp	r0, r2
 80017a4:	d9dc      	bls.n	8001760 <HAL_UART_IRQHandler+0xdc>
        huart->RxXferCount = nb_remaining_rx_data;
 80017a6:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80017a8:	69ca      	ldr	r2, [r1, #28]
 80017aa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80017ae:	d036      	beq.n	800181e <HAL_UART_IRQHandler+0x19a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017b0:	f103 020c 	add.w	r2, r3, #12
 80017b4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80017b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017bc:	f103 000c 	add.w	r0, r3, #12
 80017c0:	e840 2100 	strex	r1, r2, [r0]
 80017c4:	2900      	cmp	r1, #0
 80017c6:	d1f3      	bne.n	80017b0 <HAL_UART_IRQHandler+0x12c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017c8:	f103 0214 	add.w	r2, r3, #20
 80017cc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80017d0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017d4:	f103 0014 	add.w	r0, r3, #20
 80017d8:	e840 2100 	strex	r1, r2, [r0]
 80017dc:	2900      	cmp	r1, #0
 80017de:	d1f3      	bne.n	80017c8 <HAL_UART_IRQHandler+0x144>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017e0:	f103 0214 	add.w	r2, r3, #20
 80017e4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80017e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017ec:	f103 0014 	add.w	r0, r3, #20
 80017f0:	e840 2100 	strex	r1, r2, [r0]
 80017f4:	2900      	cmp	r1, #0
 80017f6:	d1f3      	bne.n	80017e0 <HAL_UART_IRQHandler+0x15c>
          huart->RxState = HAL_UART_STATE_READY;
 80017f8:	2220      	movs	r2, #32
 80017fa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017fe:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001800:	f103 020c 	add.w	r2, r3, #12
 8001804:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001808:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800180c:	f103 000c 	add.w	r0, r3, #12
 8001810:	e840 2100 	strex	r1, r2, [r0]
 8001814:	2900      	cmp	r1, #0
 8001816:	d1f3      	bne.n	8001800 <HAL_UART_IRQHandler+0x17c>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001818:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800181a:	f7ff f8df 	bl	80009dc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800181e:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8001820:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8001822:	1ac9      	subs	r1, r1, r3
 8001824:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001826:	4620      	mov	r0, r4
 8001828:	f7ff fece 	bl	80015c8 <HAL_UARTEx_RxEventCallback>
 800182c:	e798      	b.n	8001760 <HAL_UART_IRQHandler+0xdc>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800182e:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8001830:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8001832:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8001834:	b289      	uxth	r1, r1
 8001836:	2900      	cmp	r1, #0
 8001838:	d092      	beq.n	8001760 <HAL_UART_IRQHandler+0xdc>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800183a:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800183c:	1a89      	subs	r1, r1, r2
 800183e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8001840:	2900      	cmp	r1, #0
 8001842:	d08d      	beq.n	8001760 <HAL_UART_IRQHandler+0xdc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001844:	f103 020c 	add.w	r2, r3, #12
 8001848:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800184c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001850:	f103 050c 	add.w	r5, r3, #12
 8001854:	e845 2000 	strex	r0, r2, [r5]
 8001858:	2800      	cmp	r0, #0
 800185a:	d1f3      	bne.n	8001844 <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800185c:	f103 0214 	add.w	r2, r3, #20
 8001860:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001864:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001868:	f103 0514 	add.w	r5, r3, #20
 800186c:	e845 2000 	strex	r0, r2, [r5]
 8001870:	2800      	cmp	r0, #0
 8001872:	d1f3      	bne.n	800185c <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 8001874:	2220      	movs	r2, #32
 8001876:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800187a:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800187c:	f103 020c 	add.w	r2, r3, #12
 8001880:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001884:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001888:	f103 050c 	add.w	r5, r3, #12
 800188c:	e845 2000 	strex	r0, r2, [r5]
 8001890:	2800      	cmp	r0, #0
 8001892:	d1f3      	bne.n	800187c <HAL_UART_IRQHandler+0x1f8>
 8001894:	e7c7      	b.n	8001826 <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001896:	0610      	lsls	r0, r2, #24
 8001898:	d528      	bpl.n	80018ec <HAL_UART_IRQHandler+0x268>
 800189a:	060d      	lsls	r5, r1, #24
 800189c:	d526      	bpl.n	80018ec <HAL_UART_IRQHandler+0x268>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800189e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80018a2:	2a21      	cmp	r2, #33	; 0x21
 80018a4:	f47f af5c 	bne.w	8001760 <HAL_UART_IRQHandler+0xdc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018a8:	68a1      	ldr	r1, [r4, #8]
 80018aa:	6a22      	ldr	r2, [r4, #32]
 80018ac:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80018b0:	d117      	bne.n	80018e2 <HAL_UART_IRQHandler+0x25e>
 80018b2:	6921      	ldr	r1, [r4, #16]
 80018b4:	b9a9      	cbnz	r1, 80018e2 <HAL_UART_IRQHandler+0x25e>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80018b6:	f832 1b02 	ldrh.w	r1, [r2], #2
 80018ba:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80018be:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80018c0:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80018c2:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80018c4:	3a01      	subs	r2, #1
 80018c6:	b292      	uxth	r2, r2
 80018c8:	84e2      	strh	r2, [r4, #38]	; 0x26
 80018ca:	2a00      	cmp	r2, #0
 80018cc:	f47f af48 	bne.w	8001760 <HAL_UART_IRQHandler+0xdc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018d6:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	e73e      	b.n	8001760 <HAL_UART_IRQHandler+0xdc>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80018e2:	1c51      	adds	r1, r2, #1
 80018e4:	6221      	str	r1, [r4, #32]
 80018e6:	7812      	ldrb	r2, [r2, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	e7ea      	b.n	80018c2 <HAL_UART_IRQHandler+0x23e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80018ec:	0650      	lsls	r0, r2, #25
 80018ee:	f57f af37 	bpl.w	8001760 <HAL_UART_IRQHandler+0xdc>
 80018f2:	064a      	lsls	r2, r1, #25
 80018f4:	f57f af34 	bpl.w	8001760 <HAL_UART_IRQHandler+0xdc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80018f8:	68da      	ldr	r2, [r3, #12]
 80018fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018fe:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001900:	2320      	movs	r3, #32
 8001902:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8001906:	4620      	mov	r0, r4
 8001908:	f000 f9ae 	bl	8001c68 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 800190c:	e728      	b.n	8001760 <HAL_UART_IRQHandler+0xdc>
 800190e:	bf00      	nop
 8001910:	080015b9 	.word	0x080015b9

08001914 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001914:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001916:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001918:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800191a:	2b01      	cmp	r3, #1
 800191c:	d104      	bne.n	8001928 <UART_DMARxHalfCplt+0x14>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800191e:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8001920:	0849      	lsrs	r1, r1, #1
 8001922:	f7ff fe51 	bl	80015c8 <HAL_UARTEx_RxEventCallback>
}
 8001926:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 8001928:	f7ff fe18 	bl	800155c <HAL_UART_RxHalfCpltCallback>
}
 800192c:	e7fb      	b.n	8001926 <UART_DMARxHalfCplt+0x12>

0800192e <UART_DMAReceiveCplt>:
{
 800192e:	b508      	push	{r3, lr}
 8001930:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001932:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800193c:	d137      	bne.n	80019ae <UART_DMAReceiveCplt+0x80>
    huart->RxXferCount = 0U;
 800193e:	85c3      	strh	r3, [r0, #46]	; 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001940:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001942:	f102 030c 	add.w	r3, r2, #12
 8001946:	e853 3f00 	ldrex	r3, [r3]
 800194a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800194e:	320c      	adds	r2, #12
 8001950:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8001954:	6803      	ldr	r3, [r0, #0]
 8001956:	2900      	cmp	r1, #0
 8001958:	d1f2      	bne.n	8001940 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800195a:	f103 0214 	add.w	r2, r3, #20
 800195e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001962:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001966:	f103 0c14 	add.w	ip, r3, #20
 800196a:	e84c 2100 	strex	r1, r2, [ip]
 800196e:	2900      	cmp	r1, #0
 8001970:	d1f3      	bne.n	800195a <UART_DMAReceiveCplt+0x2c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001972:	f103 0214 	add.w	r2, r3, #20
 8001976:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800197a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800197e:	f103 0c14 	add.w	ip, r3, #20
 8001982:	e84c 2100 	strex	r1, r2, [ip]
 8001986:	2900      	cmp	r1, #0
 8001988:	d1f3      	bne.n	8001972 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 800198a:	2220      	movs	r2, #32
 800198c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001990:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001992:	2a01      	cmp	r2, #1
 8001994:	d10b      	bne.n	80019ae <UART_DMAReceiveCplt+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001996:	f103 020c 	add.w	r2, r3, #12
 800199a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800199e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019a2:	f103 0c0c 	add.w	ip, r3, #12
 80019a6:	e84c 2100 	strex	r1, r2, [ip]
 80019aa:	2900      	cmp	r1, #0
 80019ac:	d1f3      	bne.n	8001996 <UART_DMAReceiveCplt+0x68>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80019ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d103      	bne.n	80019bc <UART_DMAReceiveCplt+0x8e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80019b4:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80019b6:	f7ff fe07 	bl	80015c8 <HAL_UARTEx_RxEventCallback>
}
 80019ba:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 80019bc:	f000 f95c 	bl	8001c78 <HAL_UART_RxCpltCallback>
}
 80019c0:	e7fb      	b.n	80019ba <UART_DMAReceiveCplt+0x8c>
	...

080019c4 <UART_Start_Receive_DMA>:
{
 80019c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80019c6:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019c8:	2500      	movs	r5, #0
{
 80019ca:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019cc:	6405      	str	r5, [r0, #64]	; 0x40
  huart->pRxBuffPtr = pData;
 80019ce:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80019d0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->RxXferSize = Size;
 80019d4:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80019d6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80019d8:	4b1d      	ldr	r3, [pc, #116]	; (8001a50 <UART_Start_Receive_DMA+0x8c>)
 80019da:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80019dc:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <UART_Start_Receive_DMA+0x90>)
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80019de:	6826      	ldr	r6, [r4, #0]
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80019e0:	6403      	str	r3, [r0, #64]	; 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80019e2:	4b1d      	ldr	r3, [pc, #116]	; (8001a58 <UART_Start_Receive_DMA+0x94>)
  huart->hdmarx->XferAbortCallback = NULL;
 80019e4:	e9c0 3513 	strd	r3, r5, [r0, #76]	; 0x4c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80019e8:	4613      	mov	r3, r2
 80019ea:	460a      	mov	r2, r1
 80019ec:	1d31      	adds	r1, r6, #4
 80019ee:	f7fe ffbb 	bl	8000968 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 80019f2:	6823      	ldr	r3, [r4, #0]
 80019f4:	9501      	str	r5, [sp, #4]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	9201      	str	r2, [sp, #4]
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	9201      	str	r2, [sp, #4]
 80019fe:	9a01      	ldr	r2, [sp, #4]
  __HAL_UNLOCK(huart);
 8001a00:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a04:	f103 020c 	add.w	r2, r3, #12
 8001a08:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a10:	f103 000c 	add.w	r0, r3, #12
 8001a14:	e840 2100 	strex	r1, r2, [r0]
 8001a18:	2900      	cmp	r1, #0
 8001a1a:	d1f3      	bne.n	8001a04 <UART_Start_Receive_DMA+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a1c:	f103 0214 	add.w	r2, r3, #20
 8001a20:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a24:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a28:	f103 0014 	add.w	r0, r3, #20
 8001a2c:	e840 2100 	strex	r1, r2, [r0]
 8001a30:	2900      	cmp	r1, #0
 8001a32:	d1f3      	bne.n	8001a1c <UART_Start_Receive_DMA+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a34:	f103 0214 	add.w	r2, r3, #20
 8001a38:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a40:	f103 0114 	add.w	r1, r3, #20
 8001a44:	e841 2000 	strex	r0, r2, [r1]
 8001a48:	2800      	cmp	r0, #0
 8001a4a:	d1f3      	bne.n	8001a34 <UART_Start_Receive_DMA+0x70>
}
 8001a4c:	b002      	add	sp, #8
 8001a4e:	bd70      	pop	{r4, r5, r6, pc}
 8001a50:	0800192f 	.word	0x0800192f
 8001a54:	08001915 	.word	0x08001915
 8001a58:	0800155f 	.word	0x0800155f

08001a5c <HAL_UART_Receive_DMA>:
{
 8001a5c:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a5e:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
 8001a62:	2e20      	cmp	r6, #32
 8001a64:	d110      	bne.n	8001a88 <HAL_UART_Receive_DMA+0x2c>
    if ((pData == NULL) || (Size == 0U))
 8001a66:	b161      	cbz	r1, 8001a82 <HAL_UART_Receive_DMA+0x26>
 8001a68:	b15a      	cbz	r2, 8001a82 <HAL_UART_Receive_DMA+0x26>
    __HAL_LOCK(huart);
 8001a6a:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8001a6e:	2c01      	cmp	r4, #1
 8001a70:	d00a      	beq.n	8001a88 <HAL_UART_Receive_DMA+0x2c>
 8001a72:	2401      	movs	r4, #1
 8001a74:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a78:	2400      	movs	r4, #0
 8001a7a:	6304      	str	r4, [r0, #48]	; 0x30
}
 8001a7c:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001a7e:	f7ff bfa1 	b.w	80019c4 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 8001a82:	2001      	movs	r0, #1
}
 8001a84:	bc70      	pop	{r4, r5, r6}
 8001a86:	4770      	bx	lr
    return HAL_BUSY;
 8001a88:	2002      	movs	r0, #2
 8001a8a:	e7fb      	b.n	8001a84 <HAL_UART_Receive_DMA+0x28>

08001a8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ac4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a92:	e003      	b.n	8001a9c <LoopCopyDataInit>

08001a94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a9a:	3104      	adds	r1, #4

08001a9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a9c:	480b      	ldr	r0, [pc, #44]	; (8001acc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001aa0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001aa2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001aa4:	d3f6      	bcc.n	8001a94 <CopyDataInit>
  ldr  r2, =_sbss
 8001aa6:	4a0b      	ldr	r2, [pc, #44]	; (8001ad4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001aa8:	e002      	b.n	8001ab0 <LoopFillZerobss>

08001aaa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001aaa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001aac:	f842 3b04 	str.w	r3, [r2], #4

08001ab0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ab0:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ab2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ab4:	d3f9      	bcc.n	8001aaa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ab6:	f7fe fdcd 	bl	8000654 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aba:	f000 f9a3 	bl	8001e04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001abe:	f000 f813 	bl	8001ae8 <main>
  bx  lr    
 8001ac2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ac4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001ac8:	08001ea0 	.word	0x08001ea0
  ldr  r0, =_sdata
 8001acc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ad0:	200000c4 	.word	0x200000c4
  ldr  r2, =_sbss
 8001ad4:	200000c4 	.word	0x200000c4
  ldr  r3, = _ebss
 8001ad8:	20000348 	.word	0x20000348

08001adc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001adc:	e7fe      	b.n	8001adc <ADC_IRQHandler>

08001ade <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8001ade:	b508      	push	{r3, lr}
  /* Turn LED5 on */
  BSP_LED_On(LED5);
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	f7fe fd45 	bl	8000570 <BSP_LED_On>
  while(1)
 8001ae6:	e7fe      	b.n	8001ae6 <Error_Handler+0x8>

08001ae8 <main>:
{
 8001ae8:	b500      	push	{lr}
 8001aea:	b095      	sub	sp, #84	; 0x54
  HAL_Init();
 8001aec:	f7fe fdfc 	bl	80006e8 <HAL_Init>
  BSP_LED_Init(LED3);
 8001af0:	2001      	movs	r0, #1
 8001af2:	f7fe fce5 	bl	80004c0 <BSP_LED_Init>
  BSP_LED_Init(LED4);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f7fe fce2 	bl	80004c0 <BSP_LED_Init>
  BSP_LED_Init(LED5);
 8001afc:	2002      	movs	r0, #2
 8001afe:	f7fe fcdf 	bl	80004c0 <BSP_LED_Init>
  BSP_LED_Init(LED6);
 8001b02:	2003      	movs	r0, #3
 8001b04:	f7fe fcdc 	bl	80004c0 <BSP_LED_Init>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b08:	4b4f      	ldr	r3, [pc, #316]	; (8001c48 <main+0x160>)
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	9101      	str	r1, [sp, #4]
 8001b0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b10:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b14:	641a      	str	r2, [r3, #64]	; 0x40
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1c:	9301      	str	r3, [sp, #4]
 8001b1e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b20:	4b4a      	ldr	r3, [pc, #296]	; (8001c4c <main+0x164>)
 8001b22:	9102      	str	r1, [sp, #8]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b32:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b34:	2001      	movs	r0, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b36:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b3c:	e9cd 0308 	strd	r0, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b40:	2402      	movs	r4, #2
 8001b42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b46:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b4a:	2508      	movs	r5, #8
 8001b4c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001b50:	e9cd 5310 	strd	r5, r3, [sp, #64]	; 0x40
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b54:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b56:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b58:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b5a:	9313      	str	r3, [sp, #76]	; 0x4c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5c:	f7ff f940 	bl	8000de0 <HAL_RCC_OscConfig>
 8001b60:	b108      	cbz	r0, 8001b66 <main+0x7e>
    Error_Handler();
 8001b62:	f7ff ffbc 	bl	8001ade <Error_Handler>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001b66:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b68:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b6c:	e9cd 3403 	strd	r3, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b74:	e9cd 1306 	strd	r1, r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b78:	9005      	str	r0, [sp, #20]
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b7a:	2105      	movs	r1, #5
 8001b7c:	a803      	add	r0, sp, #12
 8001b7e:	f7ff fb09 	bl	8001194 <HAL_RCC_ClockConfig>
 8001b82:	2800      	cmp	r0, #0
 8001b84:	d1ed      	bne.n	8001b62 <main+0x7a>
  if (HAL_GetREVID() == 0x1001)
 8001b86:	f7fe fdeb 	bl	8000760 <HAL_GetREVID>
 8001b8a:	f241 0301 	movw	r3, #4097	; 0x1001
 8001b8e:	4298      	cmp	r0, r3
    __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b90:	bf08      	it	eq
 8001b92:	4a2f      	ldreq	r2, [pc, #188]	; (8001c50 <main+0x168>)
  UartHandle.Instance          = USARTx;
 8001b94:	482f      	ldr	r0, [pc, #188]	; (8001c54 <main+0x16c>)
    __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b96:	bf02      	ittt	eq
 8001b98:	6813      	ldreq	r3, [r2, #0]
 8001b9a:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
 8001b9e:	6013      	streq	r3, [r2, #0]
  UartHandle.Init.BaudRate     = 9600;
 8001ba0:	4a2d      	ldr	r2, [pc, #180]	; (8001c58 <main+0x170>)
 8001ba2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001ba6:	e9c0 2300 	strd	r2, r3, [r0]
  UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 8001baa:	2300      	movs	r3, #0
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 8001bac:	220c      	movs	r2, #12
  UartHandle.Init.StopBits     = UART_STOPBITS_1;
 8001bae:	e9c0 3302 	strd	r3, r3, [r0, #8]
  UartHandle.Init.Parity       = UART_PARITY_NONE;
 8001bb2:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8001bb4:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 8001bb6:	6142      	str	r2, [r0, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb8:	61c3      	str	r3, [r0, #28]
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 8001bba:	f7ff fc33 	bl	8001424 <HAL_UART_Init>
 8001bbe:	4601      	mov	r1, r0
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d1ce      	bne.n	8001b62 <main+0x7a>
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);
 8001bc4:	f7fe fcfe 	bl	80005c4 <BSP_PB_Init>
  while (BSP_PB_GetState(BUTTON_KEY) == RESET)
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f7fe fd37 	bl	800063c <BSP_PB_GetState>
 8001bce:	b358      	cbz	r0, 8001c28 <main+0x140>
  while (BSP_PB_GetState(BUTTON_KEY) == SET)
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f7fe fd33 	bl	800063c <BSP_PB_GetState>
 8001bd6:	2801      	cmp	r0, #1
 8001bd8:	d0fa      	beq.n	8001bd0 <main+0xe8>
  BSP_LED_Off(LED3);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f7fe fcd6 	bl	800058c <BSP_LED_Off>
  if(HAL_UART_Transmit_DMA(&UartHandle, (uint8_t*)aTxBuffer, TXBUFFERSIZE)!= HAL_OK)
 8001be0:	491e      	ldr	r1, [pc, #120]	; (8001c5c <main+0x174>)
 8001be2:	481c      	ldr	r0, [pc, #112]	; (8001c54 <main+0x16c>)
 8001be4:	2299      	movs	r2, #153	; 0x99
 8001be6:	f7ff fc4b 	bl	8001480 <HAL_UART_Transmit_DMA>
 8001bea:	2800      	cmp	r0, #0
 8001bec:	d1b9      	bne.n	8001b62 <main+0x7a>
  while (UartReady != SET)
 8001bee:	4b1c      	ldr	r3, [pc, #112]	; (8001c60 <main+0x178>)
 8001bf0:	461c      	mov	r4, r3
 8001bf2:	781a      	ldrb	r2, [r3, #0]
 8001bf4:	2a01      	cmp	r2, #1
 8001bf6:	d1fc      	bne.n	8001bf2 <main+0x10a>
  UartReady = RESET;
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
  if(HAL_UART_Receive_DMA(&UartHandle, (uint8_t *)aRxBuffer, RXBUFFERSIZE) != HAL_OK)
 8001bfc:	4919      	ldr	r1, [pc, #100]	; (8001c64 <main+0x17c>)
 8001bfe:	4815      	ldr	r0, [pc, #84]	; (8001c54 <main+0x16c>)
 8001c00:	2299      	movs	r2, #153	; 0x99
 8001c02:	f7ff ff2b 	bl	8001a5c <HAL_UART_Receive_DMA>
 8001c06:	2800      	cmp	r0, #0
 8001c08:	d1ab      	bne.n	8001b62 <main+0x7a>
  while (UartReady != SET)
 8001c0a:	7823      	ldrb	r3, [r4, #0]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d1fc      	bne.n	8001c0a <main+0x122>
  UartReady = RESET;
 8001c10:	2300      	movs	r3, #0
 8001c12:	4a12      	ldr	r2, [pc, #72]	; (8001c5c <main+0x174>)
 8001c14:	4913      	ldr	r1, [pc, #76]	; (8001c64 <main+0x17c>)
 8001c16:	7023      	strb	r3, [r4, #0]
  while (BufferLength--)
 8001c18:	f64f 70ff 	movw	r0, #65535	; 0xffff
  UartReady = RESET;
 8001c1c:	2399      	movs	r3, #153	; 0x99
  while (BufferLength--)
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	4283      	cmp	r3, r0
 8001c24:	d107      	bne.n	8001c36 <main+0x14e>
  while (1)
 8001c26:	e7fe      	b.n	8001c26 <main+0x13e>
    BSP_LED_Toggle(LED3);
 8001c28:	2001      	movs	r0, #1
 8001c2a:	f7fe fcbd 	bl	80005a8 <BSP_LED_Toggle>
    HAL_Delay(40);		
 8001c2e:	2028      	movs	r0, #40	; 0x28
 8001c30:	f7fe fd82 	bl	8000738 <HAL_Delay>
 8001c34:	e7c8      	b.n	8001bc8 <main+0xe0>
    if ((*pBuffer1) != *pBuffer2)
 8001c36:	f812 5b01 	ldrb.w	r5, [r2], #1
 8001c3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001c3e:	42a5      	cmp	r5, r4
 8001c40:	d0ed      	beq.n	8001c1e <main+0x136>
  if(Buffercmp((uint8_t*)aTxBuffer,(uint8_t*)aRxBuffer,RXBUFFERSIZE))
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0ef      	beq.n	8001c26 <main+0x13e>
 8001c46:	e78c      	b.n	8001b62 <main+0x7a>
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40007000 	.word	0x40007000
 8001c50:	40023c00 	.word	0x40023c00
 8001c54:	20000268 	.word	0x20000268
 8001c58:	40004400 	.word	0x40004400
 8001c5c:	20000028 	.word	0x20000028
 8001c60:	200000e0 	.word	0x200000e0
 8001c64:	200002ac 	.word	0x200002ac

08001c68 <HAL_UART_TxCpltCallback>:
  UartReady = SET;
 8001c68:	4b02      	ldr	r3, [pc, #8]	; (8001c74 <HAL_UART_TxCpltCallback+0xc>)
 8001c6a:	2201      	movs	r2, #1
  BSP_LED_On(LED6); 
 8001c6c:	2003      	movs	r0, #3
  UartReady = SET;
 8001c6e:	701a      	strb	r2, [r3, #0]
  BSP_LED_On(LED6); 
 8001c70:	f7fe bc7e 	b.w	8000570 <BSP_LED_On>
 8001c74:	200000e0 	.word	0x200000e0

08001c78 <HAL_UART_RxCpltCallback>:
  UartReady = SET;
 8001c78:	4b02      	ldr	r3, [pc, #8]	; (8001c84 <HAL_UART_RxCpltCallback+0xc>)
 8001c7a:	2201      	movs	r2, #1
  BSP_LED_On(LED4);
 8001c7c:	2000      	movs	r0, #0
  UartReady = SET;
 8001c7e:	701a      	strb	r2, [r3, #0]
  BSP_LED_On(LED4);
 8001c80:	f7fe bc76 	b.w	8000570 <BSP_LED_On>
 8001c84:	200000e0 	.word	0x200000e0

08001c88 <HAL_UART_ErrorCallback>:
  BSP_LED_On(LED3); 
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f7fe bc71 	b.w	8000570 <BSP_LED_On>
	...

08001c90 <HAL_UART_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c94:	b08b      	sub	sp, #44	; 0x2c
  
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8001c96:	2500      	movs	r5, #0
 8001c98:	4b47      	ldr	r3, [pc, #284]	; (8001db8 <HAL_UART_MspInit+0x128>)
 8001c9a:	9501      	str	r5, [sp, #4]
 8001c9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c9e:	f042 0201 	orr.w	r2, r2, #1
 8001ca2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ca6:	f002 0201 	and.w	r2, r2, #1
 8001caa:	9201      	str	r2, [sp, #4]
 8001cac:	9a01      	ldr	r2, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 8001cae:	9502      	str	r5, [sp, #8]
 8001cb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cb2:	f042 0201 	orr.w	r2, r2, #1
 8001cb6:	631a      	str	r2, [r3, #48]	; 0x30
 8001cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cba:	f002 0201 	and.w	r2, r2, #1
 8001cbe:	9202      	str	r2, [sp, #8]
 8001cc0:	9a02      	ldr	r2, [sp, #8]
  /* Enable USART2 clock */
  USARTx_CLK_ENABLE();
 8001cc2:	9503      	str	r5, [sp, #12]
 8001cc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cc6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001cca:	641a      	str	r2, [r3, #64]	; 0x40
 8001ccc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cce:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001cd2:	9203      	str	r2, [sp, #12]
 8001cd4:	9a03      	ldr	r2, [sp, #12]
  /* Enable DMA1 clock */
  DMAx_CLK_ENABLE();
 8001cd6:	9504      	str	r5, [sp, #16]
 8001cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cda:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001cde:	631a      	str	r2, [r3, #48]	; 0x30
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce6:	9304      	str	r3, [sp, #16]
{
 8001ce8:	4606      	mov	r6, r0
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001cea:	2204      	movs	r2, #4
  DMAx_CLK_ENABLE();
 8001cec:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
  
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001cee:	4833      	ldr	r0, [pc, #204]	; (8001dbc <HAL_UART_MspInit+0x12c>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001cf0:	2302      	movs	r3, #2
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001cf2:	2407      	movs	r4, #7
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001cf4:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001cf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8001cfa:	e9cd 5307 	strd	r5, r3, [sp, #28]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001cfe:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001d00:	f7fe ff80 	bl	8000c04 <HAL_GPIO_Init>
    
  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
    
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001d04:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001d06:	2308      	movs	r3, #8
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001d08:	482c      	ldr	r0, [pc, #176]	; (8001dbc <HAL_UART_MspInit+0x12c>)
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001d0a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8001d0c:	9409      	str	r4, [sp, #36]	; 0x24
    
  /*##-3- Configure the DMA streams ##########################################*/
  /* Configure the DMA handler for Transmission process */
  hdma_tx.Instance                 = USARTx_TX_DMA_STREAM;
 8001d0e:	4c2c      	ldr	r4, [pc, #176]	; (8001dc0 <HAL_UART_MspInit+0x130>)
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001d10:	f7fe ff78 	bl	8000c04 <HAL_GPIO_Init>
  
  hdma_tx.Init.Channel             = USARTx_TX_DMA_CHANNEL;
 8001d14:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <HAL_UART_MspInit+0x134>)
 8001d16:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
 8001d1a:	e9c4 3b00 	strd	r3, fp, [r4]
  hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
  hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
  hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8001d1e:	f44f 6a80 	mov.w	sl, #1024	; 0x400
  hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001d22:	2340      	movs	r3, #64	; 0x40
  hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
  hdma_tx.Init.Mode                = DMA_NORMAL;
  hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;
  hdma_tx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  hdma_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  hdma_tx.Init.MemBurst            = DMA_MBURST_INC4;
 8001d24:	f04f 0903 	mov.w	r9, #3
 8001d28:	f44f 0800 	mov.w	r8, #8388608	; 0x800000
  hdma_tx.Init.PeriphBurst         = DMA_PBURST_INC4;
 8001d2c:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
  
  HAL_DMA_Init(&hdma_tx);   
 8001d30:	4620      	mov	r0, r4
  hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001d32:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hdma_tx.Init.PeriphBurst         = DMA_PBURST_INC4;
 8001d36:	6327      	str	r7, [r4, #48]	; 0x30
  hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d38:	e9c4 a504 	strd	sl, r5, [r4, #16]
  hdma_tx.Init.Mode                = DMA_NORMAL;
 8001d3c:	e9c4 5506 	strd	r5, r5, [r4, #24]
  hdma_tx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8001d40:	e9c4 5508 	strd	r5, r5, [r4, #32]
  hdma_tx.Init.MemBurst            = DMA_MBURST_INC4;
 8001d44:	e9c4 980a 	strd	r9, r8, [r4, #40]	; 0x28
  HAL_DMA_Init(&hdma_tx);   
 8001d48:	f7fe fd8e 	bl	8000868 <HAL_DMA_Init>
  
  /* Associate the initialized DMA handle to the the UART handle */
  __HAL_LINKDMA(huart, hdmatx, hdma_tx);
    
  /* Configure the DMA handler for Transmission process */
  hdma_rx.Instance                 = USARTx_RX_DMA_STREAM;
 8001d4c:	4b1e      	ldr	r3, [pc, #120]	; (8001dc8 <HAL_UART_MspInit+0x138>)
  hdma_rx.Init.Mode                = DMA_NORMAL;
  hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
  hdma_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
  hdma_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  hdma_rx.Init.MemBurst            = DMA_MBURST_INC4;
  hdma_rx.Init.PeriphBurst         = DMA_PBURST_INC4; 
 8001d4e:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90

  HAL_DMA_Init(&hdma_rx);
 8001d52:	f104 0760 	add.w	r7, r4, #96	; 0x60
  hdma_rx.Init.Channel             = USARTx_RX_DMA_CHANNEL;
 8001d56:	e9c4 3b18 	strd	r3, fp, [r4, #96]	; 0x60
  __HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8001d5a:	6374      	str	r4, [r6, #52]	; 0x34
  hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001d5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  HAL_DMA_Init(&hdma_rx);
 8001d60:	4638      	mov	r0, r7
  hdma_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8001d62:	e9c4 3520 	strd	r3, r5, [r4, #128]	; 0x80
  hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001d66:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
  hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d6a:	e9c4 a51c 	strd	sl, r5, [r4, #112]	; 0x70
  hdma_rx.Init.Mode                = DMA_NORMAL;
 8001d6e:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
  hdma_rx.Init.MemBurst            = DMA_MBURST_INC4;
 8001d72:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
  __HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8001d76:	63a6      	str	r6, [r4, #56]	; 0x38
  HAL_DMA_Init(&hdma_rx);
 8001d78:	f7fe fd76 	bl	8000868 <HAL_DMA_Init>
  /* Associate the initialized DMA handle to the the UART handle */
  __HAL_LINKDMA(huart, hdmarx, hdma_rx);
    
  /*##-4- Configure the NVIC for DMA #########################################*/
  /* NVIC configuration for DMA transfer complete interrupt (USARTx_TX) */
  HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8001d7c:	4629      	mov	r1, r5
  __HAL_LINKDMA(huart, hdmarx, hdma_rx);
 8001d7e:	63b7      	str	r7, [r6, #56]	; 0x38
  HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8001d80:	2201      	movs	r2, #1
 8001d82:	2011      	movs	r0, #17
  __HAL_LINKDMA(huart, hdmarx, hdma_rx);
 8001d84:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
  HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8001d88:	f7fe fd02 	bl	8000790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 8001d8c:	2011      	movs	r0, #17
 8001d8e:	f7fe fd31 	bl	80007f4 <HAL_NVIC_EnableIRQ>
    
  /* NVIC configuration for DMA transfer complete interrupt (USARTx_RX) */
  HAL_NVIC_SetPriority(USARTx_DMA_RX_IRQn, 0, 0);
 8001d92:	462a      	mov	r2, r5
 8001d94:	4629      	mov	r1, r5
 8001d96:	2010      	movs	r0, #16
 8001d98:	f7fe fcfa 	bl	8000790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTx_DMA_RX_IRQn);
 8001d9c:	2010      	movs	r0, #16
 8001d9e:	f7fe fd29 	bl	80007f4 <HAL_NVIC_EnableIRQ>
  
  /* NVIC configuration for USART TC interrupt */
  HAL_NVIC_SetPriority(USARTx_IRQn, 0, 0);
 8001da2:	462a      	mov	r2, r5
 8001da4:	4629      	mov	r1, r5
 8001da6:	2026      	movs	r0, #38	; 0x26
 8001da8:	f7fe fcf2 	bl	8000790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTx_IRQn);
 8001dac:	2026      	movs	r0, #38	; 0x26
 8001dae:	f7fe fd21 	bl	80007f4 <HAL_NVIC_EnableIRQ>
}
 8001db2:	b00b      	add	sp, #44	; 0x2c
 8001db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	40020000 	.word	0x40020000
 8001dc0:	200000e4 	.word	0x200000e4
 8001dc4:	400260a0 	.word	0x400260a0
 8001dc8:	40026088 	.word	0x40026088

08001dcc <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8001dcc:	4770      	bx	lr

08001dce <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001dce:	e7fe      	b.n	8001dce <HardFault_Handler>

08001dd0 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001dd0:	e7fe      	b.n	8001dd0 <MemManage_Handler>

08001dd2 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001dd2:	e7fe      	b.n	8001dd2 <BusFault_Handler>

08001dd4 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <UsageFault_Handler>

08001dd6 <SVC_Handler>:
 8001dd6:	4770      	bx	lr

08001dd8 <DebugMon_Handler>:
 8001dd8:	4770      	bx	lr

08001dda <PendSV_Handler>:
 8001dda:	4770      	bx	lr

08001ddc <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8001ddc:	f7fe bc9a 	b.w	8000714 <HAL_IncTick>

08001de0 <DMA1_Stream5_IRQHandler>:
  * @param  None
  * @retval None   
  */
void USARTx_DMA_RX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmarx);
 8001de0:	4b01      	ldr	r3, [pc, #4]	; (8001de8 <DMA1_Stream5_IRQHandler+0x8>)
 8001de2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001de4:	f7fe be50 	b.w	8000a88 <HAL_DMA_IRQHandler>
 8001de8:	20000268 	.word	0x20000268

08001dec <DMA1_Stream6_IRQHandler>:
  * @param  None
  * @retval None   
  */
void USARTx_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 8001dec:	4b01      	ldr	r3, [pc, #4]	; (8001df4 <DMA1_Stream6_IRQHandler+0x8>)
 8001dee:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001df0:	f7fe be4a 	b.w	8000a88 <HAL_DMA_IRQHandler>
 8001df4:	20000268 	.word	0x20000268

08001df8 <USART2_IRQHandler>:
  * @param  None
  * @retval None
  */
void USARTx_IRQHandler(void)
{
  HAL_UART_IRQHandler(&UartHandle);
 8001df8:	4801      	ldr	r0, [pc, #4]	; (8001e00 <USART2_IRQHandler+0x8>)
 8001dfa:	f7ff bc43 	b.w	8001684 <HAL_UART_IRQHandler>
 8001dfe:	bf00      	nop
 8001e00:	20000268 	.word	0x20000268

08001e04 <__libc_init_array>:
 8001e04:	b570      	push	{r4, r5, r6, lr}
 8001e06:	4d0d      	ldr	r5, [pc, #52]	; (8001e3c <__libc_init_array+0x38>)
 8001e08:	4c0d      	ldr	r4, [pc, #52]	; (8001e40 <__libc_init_array+0x3c>)
 8001e0a:	1b64      	subs	r4, r4, r5
 8001e0c:	10a4      	asrs	r4, r4, #2
 8001e0e:	2600      	movs	r6, #0
 8001e10:	42a6      	cmp	r6, r4
 8001e12:	d109      	bne.n	8001e28 <__libc_init_array+0x24>
 8001e14:	4d0b      	ldr	r5, [pc, #44]	; (8001e44 <__libc_init_array+0x40>)
 8001e16:	4c0c      	ldr	r4, [pc, #48]	; (8001e48 <__libc_init_array+0x44>)
 8001e18:	f000 f818 	bl	8001e4c <_init>
 8001e1c:	1b64      	subs	r4, r4, r5
 8001e1e:	10a4      	asrs	r4, r4, #2
 8001e20:	2600      	movs	r6, #0
 8001e22:	42a6      	cmp	r6, r4
 8001e24:	d105      	bne.n	8001e32 <__libc_init_array+0x2e>
 8001e26:	bd70      	pop	{r4, r5, r6, pc}
 8001e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e2c:	4798      	blx	r3
 8001e2e:	3601      	adds	r6, #1
 8001e30:	e7ee      	b.n	8001e10 <__libc_init_array+0xc>
 8001e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e36:	4798      	blx	r3
 8001e38:	3601      	adds	r6, #1
 8001e3a:	e7f2      	b.n	8001e22 <__libc_init_array+0x1e>
 8001e3c:	08001e98 	.word	0x08001e98
 8001e40:	08001e98 	.word	0x08001e98
 8001e44:	08001e98 	.word	0x08001e98
 8001e48:	08001e9c 	.word	0x08001e9c

08001e4c <_init>:
 8001e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e4e:	bf00      	nop
 8001e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e52:	bc08      	pop	{r3}
 8001e54:	469e      	mov	lr, r3
 8001e56:	4770      	bx	lr

08001e58 <_fini>:
 8001e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e5a:	bf00      	nop
 8001e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e5e:	bc08      	pop	{r3}
 8001e60:	469e      	mov	lr, r3
 8001e62:	4770      	bx	lr
