Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 14 11:11:54 2025
| Host         : June running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.182        0.000                      0                31995        0.024        0.000                      0                31995        3.750        0.000                       0                 10785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.182        0.000                      0                29263        0.024        0.000                      0                29263        3.750        0.000                       0                 10785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.254        0.000                      0                 2732        1.337        0.000                      0                 2732  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 8.683ns (90.738%)  route 0.886ns (9.262%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2_n_7
    SLICE_X66Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X66Y70         FDCE (Setup_fdce_C_D)        0.109    12.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 8.670ns (90.725%)  route 0.886ns (9.275%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_6
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X66Y69         FDCE (Setup_fdce_C_D)        0.109    12.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 8.662ns (90.717%)  route 0.886ns (9.283%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_4
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X66Y69         FDCE (Setup_fdce_C_D)        0.109    12.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 8.646ns (91.038%)  route 0.851ns (8.962%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y5          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456     3.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.841     4.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.447 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.681 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2_n_6
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 8.621ns (90.677%)  route 0.886ns (9.323%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2/CO[1]
                         net (fo=1, routed)           0.000    12.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2_n_2
    SLICE_X66Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X66Y70         FDCE (Setup_fdce_C_D)        0.094    12.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 8.586ns (90.643%)  route 0.886ns (9.357%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_5
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X66Y69         FDCE (Setup_fdce_C_D)        0.109    12.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 8.566ns (90.623%)  route 0.886ns (9.377%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_7
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X66Y69         FDCE (Setup_fdce_C_D)        0.109    12.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[249]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 8.553ns (90.610%)  route 0.886ns (9.390%))
  Logic Levels:           64  (CARRY4=63 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_6
    SLICE_X66Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.531    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[249]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X66Y68         FDCE (Setup_fdce_C_D)        0.109    12.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[249]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 8.535ns (90.932%)  route 0.851ns (9.068%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y5          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456     3.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.841     4.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/qi_reg
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.447 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.681 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2_n_7
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 8.545ns (90.602%)  route 0.886ns (9.398%))
  Logic Levels:           64  (CARRY4=63 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X69Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         0.877     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/A_reg[0]
    SLICE_X66Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/AiB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X66Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_4
    SLICE_X66Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.531    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X66Y68         FDCE (Setup_fdce_C_D)        0.109    12.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                  0.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y16          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.206     1.303    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y16          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y16          RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X6Y16          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.279    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.992%)  route 0.171ns (51.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X46Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=1, routed)           0.171     1.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[4]
    SLICE_X50Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y45         FDCE (Hold_fdce_C_D)         0.052     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/C_reg_reg[226]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[226]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.708%)  route 0.196ns (51.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X61Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/C_reg_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/C_reg_reg[226]/Q
                         net (fo=2, routed)           0.196     1.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/C_reg[226]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/B_reg[226]_i_1/O
                         net (fo=1, routed)           0.000     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[255]_0[226]
    SLICE_X63Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X63Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[226]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.091     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[226]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM0/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM0/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM1/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM1/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM2/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM2/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM3/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM3/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][19]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][19]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][24]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][24]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.580ns (8.184%)  route 6.507ns (91.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.612    10.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.552    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][8]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][8]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.580ns (8.187%)  route 6.504ns (91.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.609    10.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X67Y8          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.556    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[2]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X67Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.580ns (8.187%)  route 6.504ns (91.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.895     5.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.421 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        4.609    10.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X67Y8          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.556    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[3]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X67Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.186ns (12.026%)  route 1.361ns (87.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X66Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X66Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.186ns (12.026%)  route 1.361ns (87.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X66Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X66Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.186ns (12.026%)  route 1.361ns (87.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X66Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X66Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.186ns (12.026%)  route 1.361ns (87.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X66Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X66Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.030%)  route 1.360ns (87.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X64Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.030%)  route 1.360ns (87.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X64Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.030%)  route 1.360ns (87.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X64Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.030%)  route 1.360ns (87.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.581     2.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X64Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.838     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.553%)  route 1.424ns (88.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.645     2.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X66Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.837     1.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X66Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.186ns (11.553%)  route 1.424ns (88.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.779     1.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3807, routed)        0.645     2.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X66Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.837     1.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/C
                         clock pessimism             -0.035     1.168    
    SLICE_X66Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  1.402    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.124ns (8.452%)  route 1.343ns (91.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.343     1.343    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.467 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.467    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.654     2.833    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.316%)  route 0.570ns (92.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.570     0.570    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.615 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.615    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 0.580ns (9.772%)  route 5.355ns (90.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.481     7.883    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X13Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.007 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.874     8.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X13Y15         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.574     2.753    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X13Y15         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 0.642ns (11.484%)  route 4.948ns (88.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.561     8.121    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y56         LUT1 (Prop_lut1_I0_O)        0.124     8.245 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     8.632    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.477     2.656    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 0.642ns (11.484%)  route 4.948ns (88.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.561     8.121    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y56         LUT1 (Prop_lut1_I0_O)        0.124     8.245 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     8.632    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.477     2.656    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 0.642ns (11.484%)  route 4.948ns (88.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.561     8.121    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y56         LUT1 (Prop_lut1_I0_O)        0.124     8.245 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     8.632    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.477     2.656    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.671ns (13.803%)  route 4.190ns (86.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.659     7.219    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.153     7.372 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.903    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.671ns (13.803%)  route 4.190ns (86.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.659     7.219    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.153     7.372 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.903    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.671ns (13.803%)  route 4.190ns (86.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.659     7.219    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.153     7.372 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.903    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.642ns (13.295%)  route 4.187ns (86.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.659     7.219    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.343 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     7.871    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.642ns (13.295%)  route 4.187ns (86.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.659     7.219    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.343 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     7.871    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.642ns (13.295%)  route 4.187ns (86.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.748     3.042    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.659     7.219    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.343 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     7.871    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.178%)  route 0.228ns (61.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.557     0.893    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.228     1.262    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X42Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X42Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.208ns (23.410%)  route 0.681ns (76.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.505     1.594    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.044     1.638 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     1.814    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y15          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.889     1.255    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y15          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.208ns (23.410%)  route 0.681ns (76.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.505     1.594    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.044     1.638 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     1.814    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y15          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.889     1.255    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y15          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.208ns (23.410%)  route 0.681ns (76.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.505     1.594    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.044     1.638 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     1.814    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y15          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.889     1.255    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y15          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.403%)  route 0.684ns (76.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.505     1.594    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.819    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y17          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y17          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.403%)  route 0.684ns (76.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.505     1.594    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.819    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y17          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y17          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.403%)  route 0.684ns (76.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.505     1.594    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.819    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y17          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y17          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.955%)  route 0.788ns (79.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.617     1.706    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.172     1.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y22          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.882     1.248    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y22          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.955%)  route 0.788ns (79.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.617     1.706    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.172     1.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y22          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.882     1.248    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y22          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.955%)  route 0.788ns (79.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.617     1.706    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.172     1.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y22          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10786, routed)       0.882     1.248    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y22          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





