Coverage Report by instance with details

=================================================================================
=== Instance: /CCC_Handler_tb/CCC_Handler_dut
=== Design Unit: work.CCC_Handler
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       217       185        32    85.25%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/CCC_Handler_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler.v
------------------------------------CASE Branch------------------------------------
    224                                    13915     Count coming in to CASE
    225             1                        887                 8'h80 : Direct_Broadcast_n = 1'b1 ;   // ENEC     
    226             1                        913                 8'h81 : Direct_Broadcast_n = 1'b1 ;   // DISEC       
    227             1                        641                 8'h89 : Direct_Broadcast_n = 1'b1 ;   // SETMWL        
    228             1                        914                 8'h8A : Direct_Broadcast_n = 1'b1 ;   // SETMRL        
    229             1                        940                 8'h8B : Direct_Broadcast_n = 1'b1 ;   // GETMWL          
    230             1                        875                 8'h8C : Direct_Broadcast_n = 1'b1 ;   // GETMRL        
    231             1                        616                 8'h90 : Direct_Broadcast_n = 1'b1 ;   // GETSTATUS  
    232             1                        934                 8'h8D : Direct_Broadcast_n = 1'b1 ;   // GETPID       
    233             1                        907                 8'h8E : Direct_Broadcast_n = 1'b1 ;   // GETBCR        
    234             1                        912                 8'h8F : Direct_Broadcast_n = 1'b1 ;   // GETDCR      
    236             1                        874                 8'h00 : Direct_Broadcast_n = 1'b0 ;   // ENEC      (broadcast version)
    237             1                        962                 8'h01 : Direct_Broadcast_n = 1'b0 ;   // DISEC     (broadcast version)
    238             1                        636                 8'h09 : Direct_Broadcast_n = 1'b0 ;   // SETMWL    (broadcast version)
    239             1                        626                 8'h0A : Direct_Broadcast_n = 1'b0 ;   // SETMRL    (broadcast version)
    242             1                        624                 8'h1F : Direct_Broadcast_n = 1'b0 ;    // Dummy CCC value for end procedure
    243             1                       1654                 default : Direct_Broadcast_n = 1'b0 ;  // broadcast by default
Branch totals: 16 hits of 16 branches = 100.00%

------------------------------------IF Branch------------------------------------
    248                                   365084     Count coming in to IF
    248             1                          2         if (!i_sys_rst) begin
    252             1                      25370         else if (next_state == IDLE) begin 
    256             1                     339712         else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                   339712     Count coming in to IF
    257             1                     329713             if (i_engine_en) begin 
    262             1                       9999             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    271                                    10847     Count coming in to IF
    271             1                    ***0***             if      (!i_regf_CMD_ATTR[0] && i_regf_DBP)                                                         
    273             1                    ***0***             else if ( i_regf_CMD_ATTR[0] && ( i_regf_DTT == 3'd5 ||  i_regf_DTT == 3'd6 || i_regf_DTT == 3'd7))  
    275             1                      10847             else                                                                                                
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    285                                   116474     Count coming in to IF
    285             1                          2         if (!i_sys_rst) begin
    289             1                     116472         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    290                                   116472     Count coming in to IF
    290             1                      33278             if (i_sclstall_stall_done) begin
    294             1                      49916             else if (pulse_counter > 0) begin
    298             1                      33278             else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    308                                   569924     Count coming in to IF
    308             1                          2             if (!i_sys_rst) begin
    311             1                     569922             else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    336                                  1305226     Count coming in to CASE
    338             1                      86318                 IDLE : begin                     // aw arbitration if needed  
    373             1                      93329                 PRE_CMD : begin // i'm driving the 2 bits with 2'b01
    424             1                       9423                 PRE_CRC_TARGET : begin // target is driving the 2 bits with 2'b01
    446             1                      33278                 RNW : begin
    467             1                     136601                 RESERVED : begin
    484             1                     150387                 SECOND_CMD_BYTE : begin  // contains either 7E or any target address 
    525             1                      49917                 PARITY_CMD : begin 
    543             1                      33278                 PRE_FIRST_DATA_ONE : begin // should be 10 to mean ACK ,    and 11 is NACK
    559             1                      49919                 PRE_FIRST_DATA_TWO : begin 
    636             1                      80000                 CCC_BYTE : begin    // contains CCC value
    659             1                    ***0***                 DEFINING_BYTE : begin    // contains definaing byte if exist
    675             1                     124646                 ZEROS : begin                               // eight zeros fixed at regfile (e.g location 999)
    708             1                      67083                 PARITY_DATA : begin // parity state any Data word
    758             1                      11444                 PRE_DATA_ONE : begin  //  11  means ok continue , and 10 to be aborted 
    793             1                      15547                 PRE_DATA_TWO : begin 
    883             1                     114721                 FIRST_DATA_BYTE : begin    // contains first repeated data byte
    969             1                      80451                 SECOND_DATA_BYTE : begin   // contains second repeated data byte
    1024            1                      47526                 C_TOKEN_STATE : begin 
    1058            1                      31684                 CRC_CHECKSUM_STATE : begin 
    1134            1                      22656                 RESTART_PATTERN : begin 
    1168            1                      16730                 EXIT_PATTERN : begin 
    1228            1                      31083                 ERROR : begin      // controller error state 
    1249            1                      19203                 FINISH : begin 
                                               2     All False Count
Branch totals: 23 hits of 24 branches = 95.83%

------------------------------------IF Branch------------------------------------
    361                                    86318     Count coming in to IF
    361             1                      20000                     if (i_engine_en) begin 
    367             1                      66318                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                    93329     Count coming in to IF
    374             1                      83330                     if (i_engine_en) begin 
    419             1                       9999                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    380                                    83330     Count coming in to IF
    380             1                      10000                         if (i_tx_mode_done && !i_frmcnt_last_frame && !Direct_Broadcast_n_del && first_time) begin   
    386             1                       6639                         else if (i_tx_mode_done && !i_frmcnt_last_frame && Direct_Broadcast_n_del && first_time) begin   
    392             1                       6639                         else if (i_tx_mode_done && !i_frmcnt_last_frame && Direct_Broadcast_n_del && !first_time) begin   
    398             1                       2701                         else if (i_tx_mode_done && i_frmcnt_last_frame && Direct_Broadcast_n_del && !first_time ) begin   
    404             1                    ***0***                         else if (i_tx_mode_done && i_frmcnt_last_frame && !Direct_Broadcast_n_del && !first_time ) begin   
    410             1                       3361                         else if (i_tx_mode_done && i_frmcnt_last_frame && !Direct_Broadcast_n_del && first_time ) begin   
    415             1                      53990                         else begin 
Branch totals: 6 hits of 7 branches = 85.71%

------------------------------------IF Branch------------------------------------
    425                                     9423     Count coming in to IF
    425             1                       9423                     if (i_engine_en) begin
    441             1                    ***0***                     else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    430                                     9423     Count coming in to IF
    430             1                       3141                         if ((i_rx_mode_done && !i_rx_error) && i_frmcnt_last_frame) begin 
    433             1                    ***0***                         else if (i_rx_mode_done && i_rx_error ) begin  // at reading operation with matched data length    HENA BARDO PUT THE CONDITION (i_rx_mode_done && rx_err)
    437             1                       6282                         else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    450                                    33278     Count coming in to IF
    450             1                      20000                     if (first_time) begin 
    453             1                      13278                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    454                                    13278     Count coming in to IF
    454             1                       7876                         if (i_regf_RnW) o_tx_mode = one  ; // read 
    455             1                       5402                         else            o_tx_mode = zero  ; // write 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    458                                    33278     Count coming in to IF
    458             1                      16639                     if (i_tx_mode_done) begin 
    461             1                      16639                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    475                                   136601     Count coming in to IF
    475             1                      16639                     if (i_tx_mode_done) begin 
    479             1                     119962                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    487                                   150387     Count coming in to IF
    487             1                      90000                     if (first_time) begin 
    499             1                      60387                     else if (Direct_Broadcast_n_del && !first_time) begin 
    512             1                    ***0***                     else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    492                                    90000     Count coming in to IF
    492             1                      10000                         if (i_tx_mode_done) begin 
    495             1                      80000                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    504                                    60387     Count coming in to IF
    504             1                       6639                         if (i_tx_mode_done) begin 
    507             1                      53748                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    516                                  ***0***     Count coming in to IF
    516             1                    ***0***                         if (i_tx_mode_done) begin 
    519             1                    ***0***                         else begin 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    530                                    49917     Count coming in to IF
    530             1                      16639                     if (i_tx_mode_done) begin 
    534             1                      33278                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    550                                    33278     Count coming in to IF
    550             1                      16639                     if (i_tx_mode_done) begin
    553             1                      16639                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    565                                    49919     Count coming in to IF
    565             1                      10000                     if (i_rx_mode_done && !i_rx_pre && first_time) begin
    573             1                       6639                     else if (i_rx_mode_done && !i_rx_pre && !first_time) begin 
    604             1                    ***0***                     else if (i_rx_mode_done && i_rx_pre) begin 
    610             1                      33280                     else begin 
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    575                                     6639     Count coming in to IF
    575             1                    ***0***                         if (!i_regf_CMD_ATTR[0] && !i_regf_RnW) begin              // if regular command discriptor  (but long write) not required cuurently but it's okk
    582             1                       3938                         else if (!i_regf_CMD_ATTR[0] && i_regf_RnW) begin              // if Read & Regular command discriptor  
    587             1                       2701                         else begin // if immediate
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    590                                     2701     Count coming in to IF
    590             1                    ***0***                             if (Defining_byte) begin 
    594             1                       2701                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    618                                    49919     Count coming in to IF
    618             1                      26291                     if (!i_regf_RnW) begin  // write operation 
                                           23628     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    620                                    26291     Count coming in to IF
    620             1                    ***0***                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor 
    623             1                      26291                         else begin                                  // if immediate
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    624                                    26291     Count coming in to IF
    624             1                    ***0***                             if (Defining_byte) begin 
    627             1                      26291                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    643                                    80000     Count coming in to IF
    643             1                    ***0***                     if (i_tx_mode_done && Defining_byte) begin   // if a defining byte exists
    648             1                      10000                     else if (i_tx_mode_done && !Defining_byte) begin
    653             1                      70000                     else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    667                                  ***0***     Count coming in to IF
    667             1                    ***0***                     if (i_tx_mode_done) begin   
    670             1                    ***0***                     else begin 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    683                                   124646     Count coming in to IF
    683             1                      59751                     if (Direct_Broadcast_n_del && first_time) begin 
    686             1                      64895                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    690                                   124646     Count coming in to IF
    690             1                      35927                     if (i_frmcnt_last_frame) begin 
    693             1                      88719                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    697                                   124646     Count coming in to IF
    697             1                      13758                     if (i_tx_mode_done) begin   
    701             1                     110888                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    709                                    67083     Count coming in to IF
    709             1                      50412                     if (!i_regf_RnW || first_time) begin // write 
    729             1                      16671                     else begin // read 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    715                                    50412     Count coming in to IF
    715             1                      16804                         if  (i_tx_mode_done) begin // if broadcast
    725             1                      33608                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    717                                    16804     Count coming in to IF
    717             1                      12701                             if (i_frmcnt_last_frame || (Direct_Broadcast_n_del & first_time)) begin  // crc state only in case of Direct or in case of last data 
    720             1                       4103                             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    734                                    16671     Count coming in to IF
    734             1                       4760                         if  (i_rx_mode_done && !i_rx_error) begin 
    747             1                        797                         else if (i_rx_mode_done && i_rx_error) begin 
    752             1                      11114                         else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    736                                     4760     Count coming in to IF
    736             1                       3141                             if (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)) begin  // crc state only in case of Direct or in case of last data 
    739             1                       1619                             else if (i_frmcnt_last_frame || (Direct_Broadcast_n_del && !first_time)) begin // read case with more than 2 data bytes
    742             1                    ***0***                             else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    759                                    11444     Count coming in to IF
    759             1                       8206                     if (!i_regf_RnW) begin // write 
    773             1                       3238                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    765                                     8206     Count coming in to IF
    765             1                       4103                         if (i_tx_mode_done) begin
    768             1                       4103                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    779                                     3238     Count coming in to IF
    779             1                       1619                         if (i_rx_mode_done && i_rx_pre) begin
    783             1                    ***0***                         else if (i_rx_mode_done && !i_rx_pre) begin
    787             1                       1619                         else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    794                                    15547     Count coming in to IF
    794             1                      12309                     if (!i_regf_RnW) begin // write
    837             1                       3238                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    802                                    12309     Count coming in to IF
    802             1                       4103                         if (i_rx_mode_done && i_rx_pre) begin  // ack by target
    828             1                    ***0***                         else if (i_rx_mode_done && !i_rx_pre) begin // abort by target
    833             1                       8206                         else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    810                                     4103     Count coming in to IF
    810             1                    ***0***                             if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    814             1                       4103                             else begin                                  // if immediate
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    815                                     4103     Count coming in to IF
    815             1                    ***0***                                 if (Defining_byte) begin 
    820             1                       4103                                 else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    843                                     3238     Count coming in to IF
    843             1                    ***0***                         if (controller_abort) begin 
    846             1                       3238                         else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    851                                     3238     Count coming in to IF
    851             1                       1619                         if (i_tx_mode_done) begin  
    857             1                       1619                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    864                                    15547     Count coming in to IF
    864             1                      12309                     if (!i_regf_RnW) begin  // write operation 
                                            3238     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    866                                    12309     Count coming in to IF
    866             1                    ***0***                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor 
    869             1                      12309                         else begin                                  // if immediate
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    870                                    12309     Count coming in to IF
    870             1                    ***0***                             if (Defining_byte) begin 
    873             1                      12309                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    884                                   114721     Count coming in to IF
    884             1                      57554                     if (!i_regf_RnW) begin  // write operation 
    906             1                      57167                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    888                                    57554     Count coming in to IF
    888             1                    ***0***                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    892             1                      57554                         else begin                                  // if immediate
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    893                                    57554     Count coming in to IF
    893             1                    ***0***                             if (Defining_byte) begin 
    898             1                      57554                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    907                                    57167     Count coming in to IF
    907             1                      10407                         if (i_frmcnt_last_frame) begin 
    910             1                      46760                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    916                                    57167     Count coming in to IF
    916             1                      57167                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    920             1                    ***0***                         else begin  // there is no immediate case in the read operation 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    927                                   114721     Count coming in to IF
    927             1                       3758                     if (i_tx_mode_done && i_frmcnt_last_frame) begin  // to handle odd number of bytes in both regular and immediate
    935             1                       1597                     else if (i_rx_mode_done && i_frmcnt_last_frame) begin 
    944             1                       7006                     else if ((i_rx_mode_done | i_tx_mode_done) && !i_frmcnt_last_frame) begin  
    962             1                     102360                     else begin 
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    951                                     7006     Count coming in to IF
    951             1                       3960                         if (!i_regf_CMD_ATTR[0]) begin              
    954             1                       3046                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    970                                    80451     Count coming in to IF
    970             1                      28894                     if (!i_regf_RnW) begin // write operation 
    998             1                      51557                     else begin  // read operation 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    975                                    28894     Count coming in to IF
    975             1                    ***0***                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    978             1                      28894                         else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    981                                    28894     Count coming in to IF
    981             1                       3046                         if (i_tx_mode_done) begin 
    994             1                      25848                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    983                                     3046     Count coming in to IF
    983             1                       1480                             if (i_frmcnt_last_frame) begin 
    988             1                       1566                             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1004                                   51557     Count coming in to IF
    1004            1                      51557                         if (!i_regf_CMD_ATTR[0]) begin                          // if regular command discriptor  
    1007            1                    ***0***                         else begin  // there is no immediate case in the read operation 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1011                                   51557     Count coming in to IF
    1011            1                       5557                         if (i_rx_mode_done) begin   
    1017            1                      46000                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1026                                   47526     Count coming in to IF
    1026            1                      38103                     if (!i_regf_RnW || first_time) begin // write 
    1038            1                       9423                     else begin // read 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1031                                   38103     Count coming in to IF
    1031            1                      12701                         if (i_tx_mode_done) begin 
    1034            1                      25402                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1044                                    9423     Count coming in to IF
    1044            1                    ***0***                         if (i_rx_error) begin 
    1048            1                       3141                         else if (i_rx_mode_done && !i_rx_error) begin 
    1052            1                       6282                         else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    1060                                   31684     Count coming in to IF
    1060            1                      25402                     if (!i_regf_RnW || first_time) begin  // write 
    1091            1                       6282                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1066                                   25402     Count coming in to IF
    1066            1                      12701                         if (i_tx_mode_done) begin 
    1087            1                      12701                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1068                                   12701     Count coming in to IF
    1068            1                       1633                             if (!Direct_Broadcast_n_del && i_regf_TOC) begin 
    1071            1                       1728                             else if (!Direct_Broadcast_n_del && !i_regf_TOC) begin 
    1074            1                       6639                             else if (Direct_Broadcast_n_del && first_time) begin 
    1077            1                       2701                             else if (Direct_Broadcast_n_del && !first_time) begin 
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    1078                                    2701     Count coming in to IF
    1078            1                       1403                                 if (!i_regf_TOC) begin 
    1081            1                       1298                                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1098                                    6282     Count coming in to IF
    1098            1                       3141                         if (i_rx_mode_done /*&& !i_rx_error*/) begin                                    // 1
    1128            1                       3141                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1099                                    3141     Count coming in to IF
    1099            1                       1583                             if (i_regf_TOC) begin 
    1110            1                       1558                             else begin  
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1147                                   22656     Count coming in to IF
    1147            1                      11328                     if (i_sclstall_stall_done_strtch) o_sclstall_en   = 1'b0 ;
    1148            1                      11328                     else                              o_sclstall_en   = 1'b1 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1153                                   22656     Count coming in to IF
    1153            1                       4689                     if (i_tx_mode_done  && i_frmcnt_last_frame) begin 
    1157            1                       6639                     else if (i_tx_mode_done  && !i_frmcnt_last_frame) begin 
    1161            1                      11328                     else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1183                                   16730     Count coming in to IF
    1183            1                      10622                     if (i_sclstall_stall_done_strtch) o_sclstall_en   = 1'b0 ;
    1184            1                       6108                     else                              o_sclstall_en   = 1'b1 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1188                                   16730     Count coming in to IF
    1188            1                       5311                     if (i_tx_mode_done) begin 
    1193            1                      11419                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1232                                   31083     Count coming in to IF
    1232            1                        797                     if(i_bitcnt_number == 37) begin 
    1242            1                      30286                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                     106        51        55    48.11%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

  File CCC_Handler.v
----------------Focused Condition View-------------------
Line       252 Item    1  (next_state == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (next_state == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (next_state == 0)_0   -                             
  Row   2:          1  (next_state == 0)_1   -                             

----------------Focused Condition View-------------------
Line       271 Item    1  (~i_regf_CMD_ATTR[0] && i_regf_DBP)
Condition totals: 0 of 2 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         N  '_0' not hit             Hit '_0'
          i_regf_DBP         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_regf_CMD_ATTR[0]_0  i_regf_DBP                    
  Row   2:          1  i_regf_CMD_ATTR[0]_1  -                             
  Row   3:          1  i_regf_DBP_0          ~i_regf_CMD_ATTR[0]           
  Row   4:    ***0***  i_regf_DBP_1          ~i_regf_CMD_ATTR[0]           

----------------Focused Condition View-------------------
Line       273 Item    1  (i_regf_CMD_ATTR[0] && (((i_regf_DTT == 5) || (i_regf_DTT == 6)) || (i_regf_DTT == 7)))
Condition totals: 0 of 4 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         N  '_1' not hit             Hit '_1'
   (i_regf_DTT == 5)         N  '_1' not hit             Hit '_1'
   (i_regf_DTT == 6)         N  '_1' not hit             Hit '_1'
   (i_regf_DTT == 7)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_CMD_ATTR[0]_0  -                             
  Row   2:    ***0***  i_regf_CMD_ATTR[0]_1  (((i_regf_DTT == 5) || (i_regf_DTT == 6)) || (i_regf_DTT == 7))
  Row   3:          1  (i_regf_DTT == 5)_0   (i_regf_CMD_ATTR[0] && ~(i_regf_DTT == 7) && ~(i_regf_DTT == 6))
  Row   4:    ***0***  (i_regf_DTT == 5)_1   i_regf_CMD_ATTR[0]            
  Row   5:          1  (i_regf_DTT == 6)_0   (i_regf_CMD_ATTR[0] && ~(i_regf_DTT == 7) && ~(i_regf_DTT == 5))
  Row   6:    ***0***  (i_regf_DTT == 6)_1   (i_regf_CMD_ATTR[0] && ~(i_regf_DTT == 5))
  Row   7:          1  (i_regf_DTT == 7)_0   (i_regf_CMD_ATTR[0] && ~((i_regf_DTT == 5) || (i_regf_DTT == 6)))
  Row   8:    ***0***  (i_regf_DTT == 7)_1   (i_regf_CMD_ATTR[0] && ~((i_regf_DTT == 5) || (i_regf_DTT == 6)))

----------------Focused Condition View-------------------
Line       294 Item    1  (pulse_counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (pulse_counter > 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (pulse_counter > 0)_0  -                             
  Row   2:          1  (pulse_counter > 0)_1  -                             

----------------Focused Condition View-------------------
Line       380 Item    1  (((i_tx_mode_done && ~i_frmcnt_last_frame) && ~Direct_Broadcast_n_del) && first_time)
Condition totals: 3 of 4 input terms covered = 75.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         Y
              first_time         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:          1  i_tx_mode_done_1          (first_time && ~Direct_Broadcast_n_del && ~i_frmcnt_last_frame)
  Row   3:          1  i_frmcnt_last_frame_0     (first_time && ~Direct_Broadcast_n_del && i_tx_mode_done)
  Row   4:          1  i_frmcnt_last_frame_1     i_tx_mode_done                
  Row   5:          1  Direct_Broadcast_n_del_0  (first_time && (i_tx_mode_done && ~i_frmcnt_last_frame))
  Row   6:          1  Direct_Broadcast_n_del_1  (i_tx_mode_done && ~i_frmcnt_last_frame)
  Row   7:    ***0***  first_time_0              ((i_tx_mode_done && ~i_frmcnt_last_frame) && ~Direct_Broadcast_n_del)
  Row   8:          1  first_time_1              ((i_tx_mode_done && ~i_frmcnt_last_frame) && ~Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       386 Item    1  (((i_tx_mode_done && ~i_frmcnt_last_frame) && Direct_Broadcast_n_del) && first_time)
Condition totals: 3 of 4 input terms covered = 75.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:          1  i_tx_mode_done_1          (first_time && Direct_Broadcast_n_del && ~i_frmcnt_last_frame)
  Row   3:          1  i_frmcnt_last_frame_0     (first_time && Direct_Broadcast_n_del && i_tx_mode_done)
  Row   4:          1  i_frmcnt_last_frame_1     i_tx_mode_done                
  Row   5:    ***0***  Direct_Broadcast_n_del_0  (i_tx_mode_done && ~i_frmcnt_last_frame)
  Row   6:          1  Direct_Broadcast_n_del_1  (first_time && (i_tx_mode_done && ~i_frmcnt_last_frame))
  Row   7:          1  first_time_0              ((i_tx_mode_done && ~i_frmcnt_last_frame) && Direct_Broadcast_n_del)
  Row   8:          1  first_time_1              ((i_tx_mode_done && ~i_frmcnt_last_frame) && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       392 Item    1  (((i_tx_mode_done && ~i_frmcnt_last_frame) && Direct_Broadcast_n_del) && ~first_time)
Condition totals: 2 of 4 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:          1  i_tx_mode_done_1          (~first_time && Direct_Broadcast_n_del && ~i_frmcnt_last_frame)
  Row   3:          1  i_frmcnt_last_frame_0     (~first_time && Direct_Broadcast_n_del && i_tx_mode_done)
  Row   4:          1  i_frmcnt_last_frame_1     i_tx_mode_done                
  Row   5:    ***0***  Direct_Broadcast_n_del_0  (i_tx_mode_done && ~i_frmcnt_last_frame)
  Row   6:          1  Direct_Broadcast_n_del_1  (~first_time && (i_tx_mode_done && ~i_frmcnt_last_frame))
  Row   7:          1  first_time_0              ((i_tx_mode_done && ~i_frmcnt_last_frame) && Direct_Broadcast_n_del)
  Row   8:    ***0***  first_time_1              ((i_tx_mode_done && ~i_frmcnt_last_frame) && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       398 Item    1  (((i_tx_mode_done && i_frmcnt_last_frame) && Direct_Broadcast_n_del) && ~first_time)
Condition totals: 2 of 4 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
     i_frmcnt_last_frame         N  '_0' not hit             Hit '_0'
  Direct_Broadcast_n_del         Y
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:          1  i_tx_mode_done_1          (~first_time && Direct_Broadcast_n_del && i_frmcnt_last_frame)
  Row   3:    ***0***  i_frmcnt_last_frame_0     i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1     (~first_time && Direct_Broadcast_n_del && i_tx_mode_done)
  Row   5:          1  Direct_Broadcast_n_del_0  (i_tx_mode_done && i_frmcnt_last_frame)
  Row   6:          1  Direct_Broadcast_n_del_1  (~first_time && (i_tx_mode_done && i_frmcnt_last_frame))
  Row   7:          1  first_time_0              ((i_tx_mode_done && i_frmcnt_last_frame) && Direct_Broadcast_n_del)
  Row   8:    ***0***  first_time_1              ((i_tx_mode_done && i_frmcnt_last_frame) && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       404 Item    1  (((i_tx_mode_done && i_frmcnt_last_frame) && ~Direct_Broadcast_n_del) && ~first_time)
Condition totals: 0 of 4 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         N  '_1' not hit             Hit '_1'
     i_frmcnt_last_frame         N  No hits                  Hit '_0' and '_1'
  Direct_Broadcast_n_del         N  No hits                  Hit '_0' and '_1'
              first_time         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:    ***0***  i_tx_mode_done_1          (~first_time && ~Direct_Broadcast_n_del && i_frmcnt_last_frame)
  Row   3:    ***0***  i_frmcnt_last_frame_0     i_tx_mode_done                
  Row   4:    ***0***  i_frmcnt_last_frame_1     (~first_time && ~Direct_Broadcast_n_del && i_tx_mode_done)
  Row   5:    ***0***  Direct_Broadcast_n_del_0  (~first_time && (i_tx_mode_done && i_frmcnt_last_frame))
  Row   6:    ***0***  Direct_Broadcast_n_del_1  (i_tx_mode_done && i_frmcnt_last_frame)
  Row   7:    ***0***  first_time_0              ((i_tx_mode_done && i_frmcnt_last_frame) && ~Direct_Broadcast_n_del)
  Row   8:          1  first_time_1              ((i_tx_mode_done && i_frmcnt_last_frame) && ~Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       410 Item    1  (((i_tx_mode_done && i_frmcnt_last_frame) && ~Direct_Broadcast_n_del) && first_time)
Condition totals: 1 of 4 input terms covered = 25.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
     i_frmcnt_last_frame         N  '_0' not hit             Hit '_0'
  Direct_Broadcast_n_del         N  '_1' not hit             Hit '_1'
              first_time         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:          1  i_tx_mode_done_1          (first_time && ~Direct_Broadcast_n_del && i_frmcnt_last_frame)
  Row   3:    ***0***  i_frmcnt_last_frame_0     i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1     (first_time && ~Direct_Broadcast_n_del && i_tx_mode_done)
  Row   5:          1  Direct_Broadcast_n_del_0  (first_time && (i_tx_mode_done && i_frmcnt_last_frame))
  Row   6:    ***0***  Direct_Broadcast_n_del_1  (i_tx_mode_done && i_frmcnt_last_frame)
  Row   7:    ***0***  first_time_0              ((i_tx_mode_done && i_frmcnt_last_frame) && ~Direct_Broadcast_n_del)
  Row   8:          1  first_time_1              ((i_tx_mode_done && i_frmcnt_last_frame) && ~Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       430 Item    1  ((i_rx_mode_done && ~i_rx_error) && i_frmcnt_last_frame)
Condition totals: 1 of 3 input terms covered = 33.33%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_rx_mode_done         Y
           i_rx_error         N  '_1' not hit             Hit '_1'
  i_frmcnt_last_frame         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_rx_mode_done_0       -                             
  Row   2:          1  i_rx_mode_done_1       (i_frmcnt_last_frame && ~i_rx_error)
  Row   3:          1  i_rx_error_0           (i_frmcnt_last_frame && i_rx_mode_done)
  Row   4:    ***0***  i_rx_error_1           i_rx_mode_done                
  Row   5:    ***0***  i_frmcnt_last_frame_0  (i_rx_mode_done && ~i_rx_error)
  Row   6:          1  i_frmcnt_last_frame_1  (i_rx_mode_done && ~i_rx_error)

----------------Focused Condition View-------------------
Line       433 Item    1  (i_rx_mode_done && i_rx_error)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  '_1' not hit             Hit '_1'
      i_rx_error         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      i_rx_error                    
  Row   3:    ***0***  i_rx_error_0          i_rx_mode_done                
  Row   4:    ***0***  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       499 Item    1  (Direct_Broadcast_n_del && ~first_time)
Condition totals: 0 of 2 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  ~first_time                   
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:    ***0***  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       565 Item    1  ((i_rx_mode_done && ~i_rx_pre) && first_time)
Condition totals: 2 of 3 input terms covered = 66.66%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         N  '_1' not hit             Hit '_1'
      first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      (first_time && ~i_rx_pre)     
  Row   3:          1  i_rx_pre_0            (first_time && i_rx_mode_done)
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                
  Row   5:          1  first_time_0          (i_rx_mode_done && ~i_rx_pre) 
  Row   6:          1  first_time_1          (i_rx_mode_done && ~i_rx_pre) 

----------------Focused Condition View-------------------
Line       573 Item    1  ((i_rx_mode_done && ~i_rx_pre) && ~first_time)
Condition totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         N  '_1' not hit             Hit '_1'
      first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      (~first_time && ~i_rx_pre)    
  Row   3:          1  i_rx_pre_0            (~first_time && i_rx_mode_done)
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                
  Row   5:          1  first_time_0          (i_rx_mode_done && ~i_rx_pre) 
  Row   6:    ***0***  first_time_1          (i_rx_mode_done && ~i_rx_pre) 

----------------Focused Condition View-------------------
Line       575 Item    1  (i_regf_CMD_ATTR[0] ~| i_regf_RnW)
Condition totals: 0 of 2 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         N  '_0' not hit             Hit '_0'
          i_regf_RnW         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_regf_CMD_ATTR[0]_0  ~i_regf_RnW                   
  Row   2:          1  i_regf_CMD_ATTR[0]_1  ~i_regf_RnW                   
  Row   3:    ***0***  i_regf_RnW_0          ~i_regf_CMD_ATTR[0]           
  Row   4:          1  i_regf_RnW_1          ~i_regf_CMD_ATTR[0]           

----------------Focused Condition View-------------------
Line       582 Item    1  (~i_regf_CMD_ATTR[0] && i_regf_RnW)
Condition totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         Y
          i_regf_RnW         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_CMD_ATTR[0]_0  i_regf_RnW                    
  Row   2:          1  i_regf_CMD_ATTR[0]_1  -                             
  Row   3:    ***0***  i_regf_RnW_0          ~i_regf_CMD_ATTR[0]           
  Row   4:          1  i_regf_RnW_1          ~i_regf_CMD_ATTR[0]           

----------------Focused Condition View-------------------
Line       604 Item    1  (i_rx_mode_done && i_rx_pre)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  '_1' not hit             Hit '_1'
        i_rx_pre         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      i_rx_pre                      
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       643 Item    1  (i_tx_mode_done && Defining_byte)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_tx_mode_done         N  '_1' not hit             Hit '_1'
   Defining_byte         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_tx_mode_done_0      -                             
  Row   2:    ***0***  i_tx_mode_done_1      Defining_byte                 
  Row   3:          1  Defining_byte_0       i_tx_mode_done                
  Row   4:    ***0***  Defining_byte_1       i_tx_mode_done                

----------------Focused Condition View-------------------
Line       648 Item    1  (i_tx_mode_done && ~Defining_byte)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_tx_mode_done         Y
   Defining_byte         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_tx_mode_done_0      -                             
  Row   2:          1  i_tx_mode_done_1      ~Defining_byte                
  Row   3:          1  Defining_byte_0       i_tx_mode_done                
  Row   4:    ***0***  Defining_byte_1       i_tx_mode_done                

----------------Focused Condition View-------------------
Line       683 Item    1  (Direct_Broadcast_n_del && first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         Y
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  first_time                    
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:          1  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       709 Item    1  (~i_regf_RnW || first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  i_regf_RnW         Y
  first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_RnW_0          -                             
  Row   2:          1  i_regf_RnW_1          ~first_time                   
  Row   3:          1  first_time_0          i_regf_RnW                    
  Row   4:          1  first_time_1          i_regf_RnW                    

----------------Focused Condition View-------------------
Line       717 Item    1  (i_frmcnt_last_frame || (Direct_Broadcast_n_del & first_time))
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         Y
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_frmcnt_last_frame_0     ~(Direct_Broadcast_n_del & first_time)
  Row   2:          1  i_frmcnt_last_frame_1     -                             
  Row   3:          1  Direct_Broadcast_n_del_0  (~i_frmcnt_last_frame && first_time)
  Row   4:          1  Direct_Broadcast_n_del_1  (~i_frmcnt_last_frame && first_time)
  Row   5:          1  first_time_0              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)
  Row   6:          1  first_time_1              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       734 Item    1  (i_rx_mode_done && ~i_rx_error)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
      i_rx_error         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      ~i_rx_error                   
  Row   3:          1  i_rx_error_0          i_rx_mode_done                
  Row   4:          1  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       736 Item    1  (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time))
Condition totals: 1 of 3 input terms covered = 33.33%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         N  No hits                  Hit '_0' and '_1'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_frmcnt_last_frame_0     ~(Direct_Broadcast_n_del && first_time)
  Row   2:          1  i_frmcnt_last_frame_1     -                             
  Row   3:    ***0***  Direct_Broadcast_n_del_0  ~i_frmcnt_last_frame          
  Row   4:    ***0***  Direct_Broadcast_n_del_1  (~i_frmcnt_last_frame && first_time)
  Row   5:          1  first_time_0              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)
  Row   6:    ***0***  first_time_1              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       739 Item    1  (i_frmcnt_last_frame || (Direct_Broadcast_n_del && ~first_time))
Condition totals: 0 of 3 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
     i_frmcnt_last_frame         N  No hits                  Hit '_0' and '_1'
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  i_frmcnt_last_frame_0     ~(Direct_Broadcast_n_del && ~first_time)
  Row   2:    ***0***  i_frmcnt_last_frame_1     -                             
  Row   3:    ***0***  Direct_Broadcast_n_del_0  ~i_frmcnt_last_frame          
  Row   4:          1  Direct_Broadcast_n_del_1  (~i_frmcnt_last_frame && ~first_time)
  Row   5:          1  first_time_0              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)
  Row   6:    ***0***  first_time_1              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       747 Item    1  (i_rx_mode_done && i_rx_error)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
      i_rx_error         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      i_rx_error                    
  Row   3:    ***0***  i_rx_error_0          i_rx_mode_done                
  Row   4:          1  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       779 Item    1  (i_rx_mode_done && i_rx_pre)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      i_rx_pre                      
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:          1  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       783 Item    1  (i_rx_mode_done && ~i_rx_pre)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  '_1' not hit             Hit '_1'
        i_rx_pre         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      ~i_rx_pre                     
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       802 Item    1  (i_rx_mode_done && i_rx_pre)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      i_rx_pre                      
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:          1  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       828 Item    1  (i_rx_mode_done && ~i_rx_pre)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  '_1' not hit             Hit '_1'
        i_rx_pre         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      ~i_rx_pre                     
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       927 Item    1  (i_tx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       935 Item    1  (i_rx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_rx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_rx_mode_done_0       -                             
  Row   2:          1  i_rx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_rx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_rx_mode_done                

----------------Focused Condition View-------------------
Line       944 Item    1  ((i_rx_mode_done | i_tx_mode_done) && ~i_frmcnt_last_frame)
Condition totals: 2 of 3 input terms covered = 66.66%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_rx_mode_done         Y
       i_tx_mode_done         Y
  i_frmcnt_last_frame         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_rx_mode_done_0       ~i_tx_mode_done               
  Row   2:          1  i_rx_mode_done_1       (~i_frmcnt_last_frame && ~i_tx_mode_done)
  Row   3:          1  i_tx_mode_done_0       ~i_rx_mode_done               
  Row   4:          1  i_tx_mode_done_1       (~i_frmcnt_last_frame && ~i_rx_mode_done)
  Row   5:          1  i_frmcnt_last_frame_0  (i_rx_mode_done | i_tx_mode_done)
  Row   6:    ***0***  i_frmcnt_last_frame_1  (i_rx_mode_done | i_tx_mode_done)

----------------Focused Condition View-------------------
Line       1026 Item    1  (~i_regf_RnW || first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  i_regf_RnW         Y
  first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_RnW_0          -                             
  Row   2:          1  i_regf_RnW_1          ~first_time                   
  Row   3:          1  first_time_0          i_regf_RnW                    
  Row   4:          1  first_time_1          i_regf_RnW                    

----------------Focused Condition View-------------------
Line       1048 Item    1  (i_rx_mode_done && ~i_rx_error)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
      i_rx_error         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      ~i_rx_error                   
  Row   3:          1  i_rx_error_0          i_rx_mode_done                
  Row   4:    ***0***  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       1060 Item    1  (~i_regf_RnW || first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  i_regf_RnW         Y
  first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_RnW_0          -                             
  Row   2:          1  i_regf_RnW_1          ~first_time                   
  Row   3:          1  first_time_0          i_regf_RnW                    
  Row   4:          1  first_time_1          i_regf_RnW                    

----------------Focused Condition View-------------------
Line       1068 Item    1  (~Direct_Broadcast_n_del && i_regf_TOC)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         Y
              i_regf_TOC         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  Direct_Broadcast_n_del_0  i_regf_TOC                    
  Row   2:          1  Direct_Broadcast_n_del_1  -                             
  Row   3:          1  i_regf_TOC_0              ~Direct_Broadcast_n_del       
  Row   4:          1  i_regf_TOC_1              ~Direct_Broadcast_n_del       

----------------Focused Condition View-------------------
Line       1071 Item    1  (Direct_Broadcast_n_del ~| i_regf_TOC)
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         Y
              i_regf_TOC         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  Direct_Broadcast_n_del_0  ~i_regf_TOC                   
  Row   2:          1  Direct_Broadcast_n_del_1  ~i_regf_TOC                   
  Row   3:          1  i_regf_TOC_0              ~Direct_Broadcast_n_del       
  Row   4:    ***0***  i_regf_TOC_1              ~Direct_Broadcast_n_del       

----------------Focused Condition View-------------------
Line       1074 Item    1  (Direct_Broadcast_n_del && first_time)
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  first_time                    
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:          1  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       1077 Item    1  (Direct_Broadcast_n_del && ~first_time)
Condition totals: 0 of 2 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  ~first_time                   
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:    ***0***  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       1153 Item    1  (i_tx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       1157 Item    1  (i_tx_mode_done && ~i_frmcnt_last_frame)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       ~i_frmcnt_last_frame          
  Row   3:          1  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:    ***0***  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       1232 Item    1  (i_bitcnt_number == 37)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (i_bitcnt_number == 37)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (i_bitcnt_number == 37)_0  -                             
  Row   2:          1  (i_bitcnt_number == 37)_1  -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                      23        22         1    95.65%
    FSM Transitions                 60        31        29    51.66%

================================FSM Details================================

FSM Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 338                IDLE                   0
 373             PRE_CMD                   1
1024       C_TOKEN_STATE                  16
 446                 RNW                   2
 424      PRE_CRC_TARGET                  22
1228               ERROR                  20
 467            RESERVED                   3
 484     SECOND_CMD_BYTE                   4
 525          PARITY_CMD                   5
 543  PRE_FIRST_DATA_ONE                   6
 559  PRE_FIRST_DATA_TWO                   7
 883     FIRST_DATA_BYTE                  14
 636            CCC_BYTE                   8
 675               ZEROS                  10
 659       DEFINING_BYTE                   9
 708         PARITY_DATA                  11
 758        PRE_DATA_ONE                  12
 793        PRE_DATA_TWO                  13
 969    SECOND_DATA_BYTE                  15
1058  CRC_CHECKSUM_STATE                  17
1134     RESTART_PATTERN                  18
1168        EXIT_PATTERN                  19
1249              FINISH                  21
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               30001          
                 PRE_CMD               68679          
           C_TOKEN_STATE               31684          
                     RNW               33278          
          PRE_CRC_TARGET                6282          
                   ERROR                1594          
                RESERVED               33278          
         SECOND_CMD_BYTE               33278          
              PARITY_CMD               33278          
      PRE_FIRST_DATA_ONE               33278          
      PRE_FIRST_DATA_TWO               33278          
         FIRST_DATA_BYTE               24722          
                CCC_BYTE               20000          
                   ZEROS               27516          
             PARITY_DATA               44722          
            PRE_DATA_ONE               11444          
            PRE_DATA_TWO               11444          
        SECOND_DATA_BYTE               17206          
      CRC_CHECKSUM_STATE               31684          
         RESTART_PATTERN               22656          
            EXIT_PATTERN               10622          
                  FINISH               10000          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 362                   0               19999          IDLE -> PRE_CMD               
 420                   1                9999          PRE_CMD -> IDLE               
 411                   2               12701          PRE_CMD -> C_TOKEN_STATE          
 393                   3               16639          PRE_CMD -> RNW                
1049                   4               15842          C_TOKEN_STATE -> CRC_CHECKSUM_STATE          
 459                   7               16639          RNW -> RESERVED               
 431                  11                3141          PRE_CRC_TARGET -> C_TOKEN_STATE          
1233                  12                 797          ERROR -> EXIT_PATTERN          
 476                  14               16639          RESERVED -> SECOND_CMD_BYTE          
 517                  16               16639          SECOND_CMD_BYTE -> PARITY_CMD          
 531                  18               16639          PARITY_CMD -> PRE_FIRST_DATA_ONE          
 551                  20               16639          PRE_FIRST_DATA_ONE -> PRE_FIRST_DATA_TWO          
 600                  23                6639          PRE_FIRST_DATA_TWO -> FIRST_DATA_BYTE          
 566                  24               10000          PRE_FIRST_DATA_TWO -> CCC_BYTE          
 945                  26                8603          FIRST_DATA_BYTE -> SECOND_DATA_BYTE          
 928                  27                3758          FIRST_DATA_BYTE -> ZEROS          
 651                  30               10000          CCC_BYTE -> ZEROS             
 698                  33               13758          ZEROS -> PARITY_DATA          
 748                  37                 797          PARITY_DATA -> ERROR          
 743                  38                5722          PARITY_DATA -> PRE_DATA_ONE          
 737                  39                3141          PARITY_DATA -> PRE_CRC_TARGET          
 718                  40               12701          PARITY_DATA -> PRE_CMD          
 780                  43                5722          PRE_DATA_ONE -> PRE_DATA_TWO          
 852                  45                5722          PRE_DATA_TWO -> FIRST_DATA_BYTE          
1012                  48                8603          SECOND_DATA_BYTE -> PARITY_DATA          
1111                  51               11328          CRC_CHECKSUM_STATE -> RESTART_PATTERN          
1100                  52                4514          CRC_CHECKSUM_STATE -> EXIT_PATTERN          
1158                  54                6639          RESTART_PATTERN -> PRE_CMD          
1154                  55                4689          RESTART_PATTERN -> FINISH          
1189                  57                5311          EXIT_PATTERN -> FINISH          
1260                  59               10000          FINISH -> IDLE                
    Uncovered States :
    ------------------
                   State
                   -----
           DEFINING_BYTE
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
1045                   5          C_TOKEN_STATE -> ERROR
 309                   6          C_TOKEN_STATE -> IDLE
 309                   8          RNW -> IDLE         
 442                   9          PRE_CRC_TARGET -> IDLE
 434                  10          PRE_CRC_TARGET -> ERROR
 309                  13          ERROR -> IDLE       
 309                  15          RESERVED -> IDLE    
 309                  17          SECOND_CMD_BYTE -> IDLE
 309                  19          PARITY_CMD -> IDLE  
 309                  21          PRE_FIRST_DATA_ONE -> IDLE
 606                  22          PRE_FIRST_DATA_TWO -> ERROR
 309                  25          PRE_FIRST_DATA_TWO -> IDLE
 921                  28          FIRST_DATA_BYTE -> ERROR
 309                  29          FIRST_DATA_BYTE -> IDLE
 644                  31          CCC_BYTE -> DEFINING_BYTE
 309                  32          CCC_BYTE -> IDLE    
 309                  34          ZEROS -> IDLE       
 668                  35          DEFINING_BYTE -> PARITY_DATA
 309                  36          DEFINING_BYTE -> IDLE
 309                  41          PARITY_DATA -> IDLE 
 784                  42          PRE_DATA_ONE -> ERROR
 309                  44          PRE_DATA_ONE -> IDLE
 829                  46          PRE_DATA_TWO -> ERROR
 309                  47          PRE_DATA_TWO -> IDLE
1008                  49          SECOND_DATA_BYTE -> ERROR
 309                  50          SECOND_DATA_BYTE -> IDLE
 309                  53          CRC_CHECKSUM_STATE -> IDLE
 309                  56          RESTART_PATTERN -> IDLE
 309                  58          EXIT_PATTERN -> IDLE


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                  23        22         1    95.65%
        FSM Transitions             60        31        29    51.66%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     396       340        56    85.85%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler.v
    36                                               module CCC_Handler (
    37                                               input wire        i_sys_clk ,
    38                                               input wire        i_sys_rst ,
    39                                               input wire        i_engine_en ,                 // depends on CP flag 
    40                                               input wire [5:0]  i_bitcnt_number ,
    41                                               input wire        i_tx_mode_done ,
    42                                               input wire        i_rx_mode_done ,
    43                                               input wire        i_rx_pre ,
    44                                               input wire        i_sclstall_stall_done ,
    45                                               input wire        i_rx_error ,  
    46                                               input wire        i_frmcnt_last_frame ,
    47                                               
    48                                               // configuration Ports coming from regf
    49                                               input wire        i_i_regf_RnW       ,          
    50                                               input wire [2:0]  i_i_regf_CMD_ATTR  ,
    51                                               input wire [7:0]  i_i_regf_CMD       ,          // CCC value 
    52                                               input wire [4:0]  i_i_regf_DEV_INDEX ,
    53                                               input wire        i_i_regf_TOC       , 
    54                                               input wire        i_i_regf_WROC      , 
    55                                               
    56                                               // in case of immidiate command descriptor 
    57                                               input wire [2:0]  i_i_regf_DTT       , 
    58                                               
    59                                               // in case of regular command descriptor 
    60                                               input wire        i_i_regf_DBP       , 
    61                                               input wire        i_i_regf_SRE       , 
    62                                               
    63                                               output reg        o_frmcnt_Direct_Broadcast_n ,
    64                                               output reg        o_sclstall_en      ,
    65                                               output reg [4:0]  o_sclstall_code    ,
    66                                               output reg        o_tx_en            ,
    67                                               output reg [3:0]  o_tx_mode          ,
    68                                               output reg        o_rx_en    ,
    69                                               output reg [2:0]  o_rx_mode  ,
    70                                               output reg        o_bitcnt_en        ,
    71                                               output reg        o_bitcnt_err_rst   , 
    72                                               output reg        o_frmcnt_en        ,
    73                                               output reg        o_sdahand_pp_od    ,
    74                                               output reg        o_regf_wr_en       ,
    75                                               output reg        o_regf_rd_en       ,
    76                                               output reg [11:0] o_regf_addr        , // depends on the depth of the regfile
    77                                               output reg        o_engine_done      ,
    78                                               output reg [7:0]  o_txrx_addr_ccc    ,         
    79                                               output reg        o_engine_odd       ,         
    80                                               output reg [3:0]  o_regf_ERR_STATUS  , 
    81                                               
    82                                               output reg        o_en_mux           , //  for CCC handler environment only for crc muxes btn tx and rx   ( 1 for tx and 0 for rx 
    83                                               output reg        o_crc_rx_tx_mux_sel_ccc 
    84                                               
    85                                               
    86                                               );   
    87                                               
    88                                               // internal signals 
    89                                               reg [4:0] current_state , next_state ;
    90              1                          1     reg       Direct_Broadcast_n     = 1'b0 ;                      // 1 for direct and 0 for broadcast
    91              1                          1     reg       Direct_Broadcast_n_del = 1'b0 ;           // delayed version of the above signal
    92                                               wire [6:0] target_addres ;
    93                                               reg       Defining_byte ; 
    94                                               reg       first_time ;
    95                                               reg       controller_abort ; // new by badr (needs to be assigned by some logic)
    96                                               integer   regular_counter ;
    97                                               integer   immediate_counter ; 
    98                                               reg [9:0] tmp_shift ;
    99                                               
    100                                              // configuration 
    101                                              reg        i_regf_RnW       ;  
    102                                              reg [2:0]  i_regf_CMD_ATTR  ;
    103                                              reg [7:0]  i_regf_CMD       ;
    104                                              reg [4:0]  i_regf_DEV_INDEX ;
    105                                              reg        i_regf_TOC       ;
    106                                              reg        i_regf_WROC      ;
    107                                              reg [2:0]  i_regf_DTT       ;
    108                                              reg        i_regf_DBP       ;
    109                                              reg        i_regf_SRE       ;
    110                                              
    111                                              
    112                                              ///////////////////////////////// state encoding //////////////////////////////////////////////
    113                                              
    114                                              // localparam to prevent overriding the states from outside the design
    115                                              // as states encoding should never be modified from outside (while instatiation)
    116                                              // after revision i will convert the coding style to grey
    117                                              localparam  [4:0]  IDLE               = 5'd0  , // 0
    118                                                                 PRE_CMD            = 5'd1  , // 1
    119                                                                 RNW                = 5'd2  , // 2
    120                                                                 RESERVED           = 5'd3  , // 3
    121                                                                 SECOND_CMD_BYTE    = 5'd4  , // 4
    122                                                                 PARITY_CMD         = 5'd5  , 
    123                                                                 PRE_FIRST_DATA_ONE = 5'd6  , 
    124                                                                 PRE_FIRST_DATA_TWO = 5'd7  , 
    125                                                                 CCC_BYTE           = 5'd8  , 
    126                                                                 DEFINING_BYTE      = 5'd9  , 
    127                                                                 ZEROS              = 5'd10 ,
    128                                                                 PARITY_DATA        = 5'd11 ,
    129                                                                 PRE_DATA_ONE       = 5'd12 ,
    130                                                                 PRE_DATA_TWO       = 5'd13 , 
    131                                                                 FIRST_DATA_BYTE    = 5'd14 , 
    132                                                                 SECOND_DATA_BYTE   = 5'd15 ,
    133                                                                 C_TOKEN_STATE      = 5'd16 , 
    134                                                                 CRC_CHECKSUM_STATE = 5'd17 , 
    135                                                                 RESTART_PATTERN    = 5'd18 , 
    136                                                                 EXIT_PATTERN       = 5'd19 , 
    137                                                                 ERROR              = 5'd20 , 
    138                                                                 FINISH             = 5'd21 , 
    139                                                                 PRE_CRC_TARGET     = 5'd22 ;
    140                                              
    141                                              parameter [6:0] SEVEN_E = 7'h7E ;
    142                                              
    143                                              // tx modes parameters 
    144                                              parameter [3:0]  
    145                                                              zero                   = 4'd6  ,  //                        
    146                                                              one                    = 4'd2  ,  //                        
    147                                                              special_preamble       = 4'd0  ,  // 01 of cmd word          
    148                                                              seven_zeros            = 4'd3  ,  // 7'b 0000_000            
    149                                                              serializing_address    = 4'd1  ,  // serializing 7 bits + 1 bit ParAdj      
    150                                                              serializing_byte_port  = 4'd5  ,  // serializing 8 bits that given from CCC to tx not from regfile to tx 
    151                                                              serializing_byte_regf  = 4'd7  ,  //                         
    152                                                              parity_calc            = 4'd4  ,  //                        
    153                                                              c_token_CRC            = 4'd12 ,  // 4'hC                    
    154                                                              value_CRC              = 4'd13 ,  // 5 bit value             
    155                                                              restart_pattern        = 4'd15 ,  //                         
    156                                                              exit_pattern           = 4'd14 ;  //                         
    157                                                              
    158                                              
    159                                              // regfile parameters 
    160                                              parameter [11:0] first_location = 12'd1000 ;
    161                                              
    162                                              // rx parameters 
    163                                              parameter [2:0] 
    164                                                               preamble_rx_mode    = 3'd0 , 
    165                                                               CRC_PREAMBLE        = 3'd1 ,
    166                                                               parity_check        = 3'd6 ,
    167                                                               deserializing_byte  = 3'd3 ,
    168                                                               check_c_token_CRC   = 3'd7 ,
    169                                                               check_value_CRC     = 3'd2 ,
    170                                                               ERROR_RX            = 3'b100  ;
    171                                              
    172                                              // SCL staller parameters 
    173                                              parameter [4:0] restart_pattern_stall = 5'd7, 
    174                                                              restart_pattern_stall_special = 5'd7, 
    175                                                              exit_pattern_stall    = 5'd13 ;  
    176                                              
    177                                              
    178                                              // Error states parameters 
    179                                              parameter [3:0] 
    180                                                              SUCCESS     = 4'h0  ,
    181                                                              CRC_ERR     = 4'h1  ,
    182                                                              PARITY_ERR  = 4'h2  ,
    183                                                              FRAME       = 4'h3  ,
    184                                                              ADDR_HEADER = 4'h4  ,
    185                                                              NACK        = 4'h5  ,
    186                                                              OVL         = 4'h6  ,
    187                                                              SRE         = 4'h7  ,
    188                                                              C_ABORTED   = 4'h8  ,
    189                                                              T_ABORTED   = 4'h9  ;
    190                                              // CCC values 
    191                                              parameter [7:0] 
    192                                                              ENEC_D      = 8'h80 ,   
    193                                                              DISEC_D     = 8'h81 , 
    194                                                              SETMWL_D    = 8'h89 ,
    195                                                              SETMRL_D    = 8'h8A ,
    196                                                              GETMWL_D    = 8'h8B ,
    197                                                              GETMRL_D    = 8'h8C ,
    198                                                              GETSTATUS_D = 8'h90 ,
    199                                                              GETPID_D    = 8'h8D ,
    200                                                              GETBCR_D    = 8'h8E ,
    201                                                              GETDCR_D    = 8'h8F ,
    202                                                              ENEC_B      = 8'h00 ,
    203                                                              DISEC_B     = 8'h01 ,
    204                                                              SETMWL_B    = 8'h09 ,
    205                                                              SETMRL_B    = 8'h0A ,
    206                                                              Dummy_B     = 8'h1F ;
    207                                              
    208                                              
    209             1                       5371     always @(*) begin 
    210             1                       5371         o_frmcnt_Direct_Broadcast_n = Direct_Broadcast_n ;
    211                                              end 
    212                                              
    213                                              /////////////////////////// decoding the device address  ///////////////////////////////////////
    214                                              
    215             1                       9707     assign target_addres = i_regf_DEV_INDEX + 'd8 ;
    216                                              
    217                                              
    218                                              //////////////////////////////////////// Direct or Broadcat detection  ///////////////////////////////////////////////
    219                                              
    220                                              // we have 16 required CCC to support at ground level 
    221                                              
    222                                              // to determine whether it's a Direct or Broadcast 
    223             1                      13915         always @(*) begin 
    224                                                      case (i_regf_CMD) 
    225             1                        887                 8'h80 : Direct_Broadcast_n = 1'b1 ;   // ENEC     
    226             1                        913                 8'h81 : Direct_Broadcast_n = 1'b1 ;   // DISEC       
    227             1                        641                 8'h89 : Direct_Broadcast_n = 1'b1 ;   // SETMWL        
    228             1                        914                 8'h8A : Direct_Broadcast_n = 1'b1 ;   // SETMRL        
    229             1                        940                 8'h8B : Direct_Broadcast_n = 1'b1 ;   // GETMWL          
    230             1                        875                 8'h8C : Direct_Broadcast_n = 1'b1 ;   // GETMRL        
    231             1                        616                 8'h90 : Direct_Broadcast_n = 1'b1 ;   // GETSTATUS  
    232             1                        934                 8'h8D : Direct_Broadcast_n = 1'b1 ;   // GETPID       
    233             1                        907                 8'h8E : Direct_Broadcast_n = 1'b1 ;   // GETBCR        
    234             1                        912                 8'h8F : Direct_Broadcast_n = 1'b1 ;   // GETDCR      
    235                                              
    236             1                        874                 8'h00 : Direct_Broadcast_n = 1'b0 ;   // ENEC      (broadcast version)
    237             1                        962                 8'h01 : Direct_Broadcast_n = 1'b0 ;   // DISEC     (broadcast version)
    238             1                        636                 8'h09 : Direct_Broadcast_n = 1'b0 ;   // SETMWL    (broadcast version)
    239             1                        626                 8'h0A : Direct_Broadcast_n = 1'b0 ;   // SETMRL    (broadcast version)
    240                                                         
    241                                              
    242             1                        624                 8'h1F : Direct_Broadcast_n = 1'b0 ;    // Dummy CCC value for end procedure
    243             1                       1654                 default : Direct_Broadcast_n = 1'b0 ;  // broadcast by default
    244                                                      endcase
    245                                                  end
    246                                              
    247             1                     365084      always @ (posedge i_sys_clk or negedge i_sys_rst) begin 
    248                                                  if (!i_sys_rst) begin
    249             1                          2             tmp_shift <= 10'd0 ;
    250             1                          2             Direct_Broadcast_n_del <= 1'b0 ;
    251                                                  end 
    252                                                  else if (next_state == IDLE) begin 
    253             1                      25370             Direct_Broadcast_n_del <= 1'b0 ;
    254             1                      25370             tmp_shift <= 10'd0 ;
    255                                                  end 
    256                                                  else begin 
    257                                                      if (i_engine_en) begin 
    258             1                     329713                 tmp_shift[0] <= Direct_Broadcast_n ;
    259             1                     329713                 tmp_shift[9:1] <= tmp_shift [8:0] ;
    260             1                     329713                 Direct_Broadcast_n_del <= tmp_shift[9] ; // delayed 8 system clk cycles 
    261                                                      end 
    262                                                      else begin 
    263             1                       9999                 Direct_Broadcast_n_del <= 1'b0 ;
    264             1                       9999                 tmp_shift <= 10'd0 ;
    265                                                      end  
    266                                                  end   
    267                                              end 
    268                                              
    269                                              // Defining Byte identification 
    270             1                      10847         always @(*) begin 
    271                                                      if      (!i_regf_CMD_ATTR[0] && i_regf_DBP)                                                         
    272             1                    ***0***                 Defining_byte = 1'b1;  // regular 
    273                                                      else if ( i_regf_CMD_ATTR[0] && ( i_regf_DTT == 3'd5 ||  i_regf_DTT == 3'd6 || i_regf_DTT == 3'd7))  
    274             1                    ***0***                 Defining_byte = 1'b1 ; // immediate      
    275                                                      else                                                                                                
    276             1                      10847                 Defining_byte = 1'b0 ;
    277                                                  end 
    278                                              
    279                                              
    280                                              // Pulse stretcher 
    281                                              reg [1:0] pulse_counter ;  
    282                                              reg       i_sclstall_stall_done_strtch ;
    283                                              
    284             1                     116474     always @(posedge i_sys_clk or negedge i_sys_rst) begin
    285                                                  if (!i_sys_rst) begin
    286             1                          2             pulse_counter                 <= 2'b00 ;
    287             1                          2             i_sclstall_stall_done_strtch  <= 1'b0 ;
    288                                                  end 
    289                                                  else begin
    290                                                      if (i_sclstall_stall_done) begin
    291             1                      33278                 pulse_counter                <= 2'b11 ;
    292             1                      33278                 i_sclstall_stall_done_strtch <= 1'b1 ;
    293                                                      end 
    294                                                      else if (pulse_counter > 0) begin
    295             1                      49916                 pulse_counter                 <= pulse_counter - 1 ;
    296             1                      49916                 i_sclstall_stall_done_strtch <= 1'b1 ;
    297                                                      end 
    298                                                      else begin
    299             1                      33278                 i_sclstall_stall_done_strtch <= 1'b0 ;
    300                                                      end
    301                                                  end
    302                                              end
    303                                              
    304                                              
    305                                              ////////////////////////////////////////// state memory ////////////////////////////////////////////////
    306                                              
    307             1                     569924         always @(posedge i_sys_clk or negedge i_sys_rst) begin
    308                                                      if (!i_sys_rst) begin
    309             1                          2                 current_state <= IDLE ;
    310                                                      end
    311                                                      else  begin
    312             1                     569922                 current_state <= next_state ;
    313                                                      end
    314                                                  end
    315                                              
    316                                              ///////////////////////////////// next state and output logic //////////////////////////////////////////////
    317             1                    1305226         always@(*)begin
    318                                              
    319                                                  // initial values of outputs INTENTINAL LATCH that can be easily removed if STA analysis is fired 
    320                                              
    321             1                    1305226         o_sclstall_en              = 1'b0 ;  
    322             1                    1305226         o_sclstall_code            = 8'b0 ; 
    323             1                    1305226         o_tx_en                    = 1'b0 ; 
    324             1                    1305226         o_tx_mode                  = 4'b0 ; 
    325             1                    1305226         o_rx_en                    = 1'b0 ; 
    326             1                    1305226         o_rx_mode                  = 3'b0 ; 
    327             1                    1305226         o_bitcnt_en                = 1'b1 ; 
    328             1                    1305226         o_bitcnt_err_rst           = 1'b0 ; 
    329             1                    1305226         o_sdahand_pp_od            = 1'b1 ; // 1 means PP
    330             1                    1305226         o_regf_wr_en               = 1'b0 ;
    331             1                    1305226         o_regf_rd_en               = 1'b0 ;
    332             1                    1305226         o_engine_done              = 1'b0 ;
    333             1                    1305226         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    334                                              
    335                                              
    336                                                      case (current_state)
    337                                              
    338                                                          IDLE : begin                     // aw arbitration if needed  
    339                                                              // sampling the configuration once a sequence
    340                                                              
    341             1                      86318                     i_regf_RnW       = i_i_regf_RnW       ;
    342             1                      86318                     i_regf_CMD_ATTR  = i_i_regf_CMD_ATTR  ;
    343             1                      86318                     i_regf_CMD       = i_i_regf_CMD       ;
    344             1                      86318                     i_regf_DEV_INDEX = i_i_regf_DEV_INDEX ;
    345             1                      86318                     i_regf_TOC       = i_i_regf_TOC       ;
    346             1                      86318                     i_regf_WROC      = i_i_regf_WROC      ;
    347             1                      86318                     i_regf_DTT       = i_i_regf_DTT       ;
    348             1                      86318                     i_regf_DBP       = i_i_regf_DBP       ;
    349             1                      86318                     i_regf_SRE       = i_i_regf_SRE       ;
    350                                              
    351             1                      86318                     first_time        = 1'b1 ;   // flag to help to differentiate between the direct and broadcast with assistance of Direct_Braodcast_n flag 
    352             1                      86318                     o_bitcnt_en       = 1'b0 ;
    353             1                      86318                     regular_counter   = 'd8  ;   // data starts from ninth location
    354             1                      86318                     immediate_counter = 'd4  ;   // data starts from forth location
    355             1                      86318                     o_engine_odd      = 1'b0 ;
    356             1                      86318                     controller_abort  = 1'b0 ;
    357             1                      86318                     o_tx_en           = 1'b0 ;
    358             1                      86318                     o_frmcnt_en       = 1'b0 ;
    359             1                      86318                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    360                                              
    361                                                              if (i_engine_en) begin 
    362             1                      20000                         next_state = PRE_CMD ;
    363             1                      20000                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    364             1                      20000                         o_tx_en    = 1'b1 ; 
    365             1                      20000                         o_tx_mode  = special_preamble ; 
    366                                                              end
    367                                                              else begin 
    368             1                      66318                         next_state = IDLE ;
    369                                                              end 
    370                                              
    371                                                          end 
    372                                              
    373                                                          PRE_CMD : begin // i'm driving the 2 bits with 2'b01
    374                                                              if (i_engine_en) begin 
    375             1                      83330                         o_tx_en   = 1'b1 ; 
    376             1                      83330                         o_tx_mode = special_preamble ; 
    377             1                      83330                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    378                                              
    379                                                                  ///////////////// first cmd word direct or broadcast that's the point of the delay >> always sees the first cmd as broadcast////////////////////////
    380                                                                  if (i_tx_mode_done && !i_frmcnt_last_frame && !Direct_Broadcast_n_del && first_time) begin   
    381             1                      10000                             next_state = RNW ;
    382                                                                  end
    383                                                                  //////////////////////////////////////////////////////////
    384                                              
    385                                                                  ///////////////////////// first crc direct  ///////////////////////////
    386                                                                  else if (i_tx_mode_done && !i_frmcnt_last_frame && Direct_Broadcast_n_del && first_time) begin   
    387             1                       6639                             next_state = C_TOKEN_STATE ;
    388                                                                  end 
    389                                                                  //////////////////////////////////////////////////////////
    390                                              
    391                                                                  ////////////////////// Second cmd word direct //////////////
    392                                                                  else if (i_tx_mode_done && !i_frmcnt_last_frame && Direct_Broadcast_n_del && !first_time) begin   
    393             1                       6639                             next_state = RNW ;
    394                                                                  end
    395                                                                  //////////////////////////////////////////////////////////
    396                                              
    397                                                                  ///////////////////////// last crc direct ///////////////////////////
    398                                                                  else if (i_tx_mode_done && i_frmcnt_last_frame && Direct_Broadcast_n_del && !first_time ) begin   
    399             1                       2701                             next_state = C_TOKEN_STATE ;
    400                                                                  end 
    401                                                                  //////////////////////////////////////////////////////////
    402                                              
    403                                                                  ///////////////////////// last crc broadcast ///////////////////////////
    404                                                                  else if (i_tx_mode_done && i_frmcnt_last_frame && !Direct_Broadcast_n_del && !first_time ) begin   
    405             1                    ***0***                             next_state = C_TOKEN_STATE ;
    406                                                                  end 
    407                                                                  //////////////////////////////////////////////////////////
    408                                              
    409                                                                  ///////////////////////// last crc broadcast special for dummy case ///////////////////////////
    410                                                                  else if (i_tx_mode_done && i_frmcnt_last_frame && !Direct_Broadcast_n_del && first_time ) begin   
    411             1                       3361                             next_state = C_TOKEN_STATE ;
    412                                                                  end 
    413                                                                  //////////////////////////////////////////////////////////
    414                                              
    415                                                                  else begin 
    416             1                      53990                             next_state = PRE_CMD ;
    417                                                                  end
    418                                                              end 
    419                                                              else begin
    420             1                       9999                         next_state = IDLE ;
    421                                                              end
    422                                                          end 
    423                                              
    424                                                          PRE_CRC_TARGET : begin // target is driving the 2 bits with 2'b01
    425                                                              if (i_engine_en) begin
    426             1                       9423                         o_rx_en   = 1'b1 ; 
    427             1                       9423                         o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    428             1                       9423                         o_rx_mode                 = CRC_PREAMBLE ;   //o_rx_mode = parity_check ;
    429                                              
    430                                                                  if ((i_rx_mode_done && !i_rx_error) && i_frmcnt_last_frame) begin 
    431             1                       3141                             next_state = C_TOKEN_STATE ;
    432                                                                  end
    433                                                                  else if (i_rx_mode_done && i_rx_error ) begin  // at reading operation with matched data length    HENA BARDO PUT THE CONDITION (i_rx_mode_done && rx_err)
    434             1                    ***0***                             next_state = ERROR ;
    435             1                    ***0***                             o_regf_ERR_STATUS = FRAME ;
    436                                                                  end
    437                                                                  else begin 
    438             1                       6282                             next_state = PRE_CRC_TARGET ;
    439                                                                  end
    440                                                              end 
    441                                                              else begin 
    442             1                    ***0***                         next_state = IDLE ;
    443                                                              end 
    444                                                          end 
    445                                              
    446                                                          RNW : begin
    447             1                      33278                     o_tx_en   = 1'b1 ;
    448             1                      33278                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    449                                              
    450                                                              if (first_time) begin 
    451             1                      20000                         o_tx_mode = zero ;
    452                                                              end 
    453                                                              else begin 
    454             1                       7876                         if (i_regf_RnW) o_tx_mode = one  ; // read 
    455             1                       5402                         else            o_tx_mode = zero  ; // write 
    456                                                              end
    457                                                              // state transition
    458                                                              if (i_tx_mode_done) begin 
    459             1                      16639                         next_state = RESERVED ;
    460                                                              end
    461                                                              else begin 
    462             1                      16639                         next_state = RNW ;
    463                                                              end
    464                                                          end 
    465                                              
    466                                              
    467                                                          RESERVED : begin
    468             1                     136601                     o_tx_en   = 1'b1 ;
    469                                                              //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    470                                                              //o_crc_data_rx_tx_valid_sel = 1'b0 ;    
    471             1                     136601                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    472             1                     136601                     o_tx_mode = seven_zeros ;
    473                                                              
    474                                                              // state transition
    475                                                              if (i_tx_mode_done) begin 
    476             1                      16639                         next_state = SECOND_CMD_BYTE ;
    477                                                              end
    478                                              
    479                                                              else begin 
    480             1                     119962                         next_state = RESERVED ;
    481                                                              end
    482                                                          end 
    483                                              
    484                                                          SECOND_CMD_BYTE : begin  // contains either 7E or any target address 
    485             1                     150387                     o_tx_en   = 1'b1 ; 
    486             1                     150387                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    487                                                              if (first_time) begin 
    488                                              
    489             1                      90000                         o_tx_mode = serializing_address ;
    490             1                      90000                         o_txrx_addr_ccc = SEVEN_E ;
    491                                              
    492                                                                  if (i_tx_mode_done) begin 
    493             1                      10000                             next_state = PARITY_CMD ;
    494                                                                  end
    495                                                                  else begin 
    496             1                      80000                             next_state = SECOND_CMD_BYTE ;
    497                                                                  end       
    498                                                              end 
    499                                                              else if (Direct_Broadcast_n_del && !first_time) begin 
    500             1                      60387                         o_frmcnt_en     = 1'b1 ;                    // new 
    501             1                      60387                         o_tx_mode       = serializing_address ;
    502             1                      60387                         o_txrx_addr_ccc = target_addres ;
    503                                              
    504                                                                  if (i_tx_mode_done) begin 
    505             1                       6639                             next_state = PARITY_CMD ;
    506                                                                  end
    507                                                                  else begin 
    508             1                      53748                             next_state = SECOND_CMD_BYTE ;
    509                                                                  end
    510                                              
    511                                                              end 
    512                                                              else begin 
    513             1                    ***0***                         o_tx_mode       = serializing_address ;
    514             1                    ***0***                         o_txrx_addr_ccc = target_addres ;
    515                                                                  
    516                                                                  if (i_tx_mode_done) begin 
    517             1                    ***0***                             next_state = PARITY_CMD ;
    518                                                                  end
    519                                                                  else begin 
    520             1                    ***0***                             next_state = SECOND_CMD_BYTE ;
    521                                                                  end
    522                                                              end 
    523                                                          end
    524                                              
    525                                                          PARITY_CMD : begin 
    526             1                      49917                     o_tx_en   = 1'b1 ; 
    527             1                      49917                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    528             1                      49917                     o_tx_mode = parity_calc ;
    529                                              
    530                                                              if (i_tx_mode_done) begin 
    531             1                      16639                         next_state   = PRE_FIRST_DATA_ONE ;
    532                                                                  //o_frmcnt_en  = 1'b1 ;
    533                                                              end
    534                                                              else begin 
    535             1                      33278                         next_state = PARITY_CMD ;
    536                                                              end
    537                                              
    538                                                              // erorr state condition is remaining 
    539                                              
    540                                                          end
    541                                              
    542                                              
    543                                                          PRE_FIRST_DATA_ONE : begin // should be 10 to mean ACK ,    and 11 is NACK
    544                                                          
    545             1                      33278                     o_tx_en   = 1'b1 ;
    546             1                      33278                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    547             1                      33278                     o_tx_mode = one ;
    548             1                      33278                     o_rx_en   = 1'b0 ;
    549                                              
    550                                                              if (i_tx_mode_done) begin
    551             1                      16639                         next_state = PRE_FIRST_DATA_TWO ;
    552                                                              end
    553                                                              else begin 
    554             1                      16639                         next_state = PRE_FIRST_DATA_ONE ;
    555                                                              end 
    556                                                          
    557                                                          end 
    558                                              
    559                                                          PRE_FIRST_DATA_TWO : begin 
    560                                                              
    561             1                      49919                     o_rx_en                    = 1'b1 ;
    562             1                      49919                     o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    563             1                      49919                     o_rx_mode = preamble_rx_mode ;
    564                                              
    565                                                              if (i_rx_mode_done && !i_rx_pre && first_time) begin
    566             1                      10000                         next_state = CCC_BYTE ;
    567             1                      10000                         o_tx_en      = 1'b1 ;
    568             1                      10000                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    569             1                      10000                         o_tx_mode    = serializing_byte_port ;
    570             1                      10000                         o_txrx_addr_ccc = i_regf_CMD ;
    571                                                              end
    572                                              
    573                                                              else if (i_rx_mode_done && !i_rx_pre && !first_time) begin 
    574                                                              
    575                                                                  if (!i_regf_CMD_ATTR[0] && !i_regf_RnW) begin              // if regular command discriptor  (but long write) not required cuurently but it's okk
    576             1                    ***0***                             o_tx_mode    = serializing_byte_regf ;
    577             1                    ***0***                             o_tx_en   = 1'b1 ;
    578             1                    ***0***                             o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;                        
    579             1                    ***0***                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    580             1                    ***0***                             o_regf_wr_en = 1'b1 ;                
    581                                                                  end
    582                                                                  else if (!i_regf_CMD_ATTR[0] && i_regf_RnW) begin              // if Read & Regular command discriptor  
    583             1                       3938                             o_tx_en   = 1'b0 ;
    584             1                       3938                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location                 
    585                                                                  end
    586                                              
    587                                                                  else begin // if immediate
    588             1                       2701                             o_tx_en      = 1'b1 ;
    589                                                                                                    
    590                                                                      if (Defining_byte) begin 
    591             1                    ***0***                                 o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    592             1                    ***0***                                 o_tx_mode   = serializing_byte_regf ;          // as first byte in the third location will contain the Defining Byte
    593                                                                      end 
    594                                                                      else begin 
    595             1                       2701                                 o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    596             1                       2701                                 o_tx_mode   = serializing_byte_regf ; 
    597                                                                      end 
    598                                                                  end
    599                                              
    600             1                       6639                         next_state   = FIRST_DATA_BYTE ;
    601             1                       6639                         o_regf_rd_en = 1'b1 ;
    602                                                              end 
    603                                              
    604                                                              else if (i_rx_mode_done && i_rx_pre) begin 
    605             1                    ***0***                         o_tx_en           = 1'b0 ;
    606             1                    ***0***                         next_state        = ERROR ;
    607             1                    ***0***                         o_regf_ERR_STATUS = NACK ;
    608                                                              end 
    609                                              
    610                                                              else begin 
    611             1                      33280                         next_state = PRE_FIRST_DATA_TWO ;
    612                                                              end 
    613                                              
    614                                              
    615                                              
    616                                              
    617                                                              // new 12/6/2024 
    618                                                              if (!i_regf_RnW) begin  // write operation 
    619             1                      26291                         o_regf_rd_en = 1'b1 ;
    620                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor 
    621             1                    ***0***                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    622                                                                  end 
    623                                                                  else begin                                  // if immediate
    624                                                                      if (Defining_byte) begin 
    625             1                    ***0***                                 o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    626                                                                      end 
    627                                                                      else begin 
    628             1                      26291                                 o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    629                                                                      end 
    630                                                                  end 
    631                                                              end 
    632                                                          end 
    633                                              
    634                                              
    635                                              
    636                                                          CCC_BYTE : begin    // contains CCC value
    637                                              
    638             1                      80000                     o_tx_en      = 1'b1 ;
    639             1                      80000                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;                
    640             1                      80000                     o_tx_mode    = serializing_byte_port ;
    641             1                      80000                     o_txrx_addr_ccc = i_regf_CMD ;
    642                                              
    643                                                              if (i_tx_mode_done && Defining_byte) begin   // if a defining byte exists
    644             1                    ***0***                         next_state = DEFINING_BYTE ;
    645             1                    ***0***                         o_regf_rd_en = 1'b1 ;
    646             1                    ***0***                         o_regf_addr  = first_location + 4 ;
    647                                                              end
    648                                                              else if (i_tx_mode_done && !Defining_byte) begin
    649             1                      10000                         o_regf_addr  = first_location - 1  ;               // laila edit 
    650             1                      10000                         o_regf_rd_en = 1'b1 ;  
    651             1                      10000                         next_state = ZEROS ;
    652                                                              end 
    653                                                              else begin 
    654             1                      70000                         next_state = CCC_BYTE ;
    655                                                              end
    656                                              
    657                                                          end
    658                                              
    659                                                          DEFINING_BYTE : begin    // contains definaing byte if exist
    660             1                    ***0***                     o_tx_en      = 1'b1 ;
    661             1                    ***0***                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;                
    662             1                    ***0***                     o_tx_mode    = serializing_byte_regf ; 
    663             1                    ***0***                     o_regf_rd_en = 1'b1 ;
    664             1                    ***0***                     o_regf_addr  = first_location + 4 ;                 // fifth location (8 bits width)
    665             1                    ***0***                     o_frmcnt_en  = 1'b1 ;
    666                                              
    667                                                              if (i_tx_mode_done) begin   
    668             1                    ***0***                         next_state = PARITY_DATA ;
    669                                                              end
    670                                                              else begin 
    671             1                    ***0***                         next_state = DEFINING_BYTE ;
    672                                                              end  
    673                                                          end
    674                                              
    675                                                          ZEROS : begin                               // eight zeros fixed at regfile (e.g location 999)
    676             1                     124646                     o_tx_en      = 1'b1 ;
    677             1                     124646                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    678             1                     124646                     o_tx_mode    = serializing_byte_regf ; 
    679             1                     124646                     o_regf_rd_en = 1'b1 ;
    680             1                     124646                     o_regf_addr  = first_location - 1  ;
    681                                              
    682                                                              // new (instead of just o_frmcnt_en  = 1'b1 ;)
    683                                                              if (Direct_Broadcast_n_del && first_time) begin 
    684             1                      59751                         o_frmcnt_en  = 1'b0 ;
    685                                                              end
    686                                                              else begin 
    687             1                      64895                         o_frmcnt_en  = 1'b1 ;
    688                                                              end  
    689                                                              //////////////////////////////////////////////////////
    690                                                              if (i_frmcnt_last_frame) begin 
    691             1                      35927                         o_engine_odd = 1'b1 ; 
    692                                                              end 
    693                                                              else begin 
    694             1                      88719                         o_engine_odd = 1'b0 ; 
    695                                                              end 
    696                                              
    697                                                              if (i_tx_mode_done) begin   
    698             1                      13758                         next_state = PARITY_DATA ;
    699                                              
    700                                                              end
    701                                                              else begin 
    702             1                     110888                         next_state = ZEROS ;
    703                                                              end
    704                                              
    705                                                              // erorr state condition is remaining   
    706                                                          end
    707                                              
    708                                                          PARITY_DATA : begin // parity state any Data word
    709                                                              if (!i_regf_RnW || first_time) begin // write 
    710             1                      50412                         o_tx_en   = 1'b1 ;
    711             1                      50412                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    712                                              
    713                                              
    714             1                      50412                         o_tx_mode = parity_calc ;
    715                                                                  if  (i_tx_mode_done) begin // if broadcast
    716                                              
    717                                                                      if (i_frmcnt_last_frame || (Direct_Broadcast_n_del & first_time)) begin  // crc state only in case of Direct or in case of last data 
    718             1                      12701                                 next_state = PRE_CMD ; // BEGINING OF CRC 
    719                                                                      end 
    720                                                                      else begin 
    721             1                       4103                                 next_state = PRE_DATA_ONE ; // not last byte then continue sending/recieving repeated data 
    722                                                                      end 
    723                                                                  end
    724                                              
    725                                                                  else begin 
    726             1                      33608                             next_state = PARITY_DATA ;
    727                                                                  end
    728                                                              end 
    729                                                              else begin // read 
    730             1                      16671                         o_rx_en   = 1'b1 ;
    731             1                      16671                         o_crc_rx_tx_mux_sel_ccc     = 1'b1 ;
    732             1                      16671                         o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    733             1                      16671                         o_rx_mode = parity_check ;
    734                                                                  if  (i_rx_mode_done && !i_rx_error) begin 
    735                                              
    736                                                                      if (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)) begin  // crc state only in case of Direct or in case of last data 
    737             1                       3141                                 next_state = PRE_CRC_TARGET ; // 
    738                                                                      end
    739                                                                      else if (i_frmcnt_last_frame || (Direct_Broadcast_n_del && !first_time)) begin // read case with more than 2 data bytes
    740             1                       1619                                 next_state = PRE_DATA_ONE ;
    741                                                                      end  
    742                                                                      else begin 
    743             1                    ***0***                                 next_state = PRE_DATA_ONE ; // not last byte then continue sending/recieving repeated data
    744                                                                      end 
    745                                                                  end
    746                                              
    747                                                                  else if (i_rx_mode_done && i_rx_error) begin 
    748             1                        797                             next_state = ERROR ;
    749             1                        797                             o_regf_ERR_STATUS = PARITY_ERR ;
    750                                                                  end 
    751                                              
    752                                                                  else begin 
    753             1                      11114                             next_state = PARITY_DATA ;
    754                                                                  end
    755                                                              end 
    756                                                          end
    757                                              
    758                                                          PRE_DATA_ONE : begin  //  11  means ok continue , and 10 to be aborted 
    759                                                              if (!i_regf_RnW) begin // write 
    760             1                       8206                         o_tx_en   = 1'b1 ;
    761                                              
    762             1                       8206                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;                 
    763             1                       8206                         o_tx_mode = one ;
    764             1                       8206                         o_rx_en   = 1'b0 ;
    765                                                                  if (i_tx_mode_done) begin
    766             1                       4103                             next_state = PRE_DATA_TWO ;
    767                                                                  end
    768                                                                  else begin 
    769             1                       4103                             next_state = PRE_DATA_ONE ;
    770                                                                  end 
    771                                                              end 
    772                                              
    773                                                              else begin 
    774             1                       3238                         o_tx_en   = 1'b0 ;
    775             1                       3238                         o_rx_en   = 1'b1 ;
    776             1                       3238                         o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    777             1                       3238                         o_rx_mode = preamble_rx_mode ;
    778                                                                  
    779                                                                  if (i_rx_mode_done && i_rx_pre) begin
    780             1                       1619                             next_state = PRE_DATA_TWO ;
    781             1                       1619                             o_rx_mode  = preamble_rx_mode ;
    782                                                                  end
    783                                                                  else if (i_rx_mode_done && !i_rx_pre) begin
    784             1                    ***0***                             next_state = ERROR ;
    785             1                    ***0***                             o_regf_ERR_STATUS  = FRAME ;
    786                                                                  end
    787                                                                  else begin 
    788             1                       1619                             next_state = PRE_DATA_ONE ;
    789                                                                  end 
    790                                                              end 
    791                                                          end 
    792                                              
    793                                                          PRE_DATA_TWO : begin 
    794                                                              if (!i_regf_RnW) begin // write
    795             1                      12309                         o_tx_en   = 1'b0 ;
    796             1                      12309                         o_rx_en   = 1'b1 ;
    797             1                      12309                         o_crc_rx_tx_mux_sel_ccc     = 1'b1 ;
    798                                                                  //o_crc_data_rx_tx_valid_sel = 1'b1 ;
    799             1                      12309                         o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    800             1                      12309                         o_rx_mode = preamble_rx_mode ;
    801                                              
    802                                                                  if (i_rx_mode_done && i_rx_pre) begin  // ack by target
    803             1                       4103                             next_state = FIRST_DATA_BYTE ;
    804                                                                  ////////////////////////////////// new ////////////////////////////////
    805             1                       4103                             o_tx_en      = 1'b1 ;
    806                                                                      //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    807                                                                      //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    808             1                       4103                             o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    809             1                       4103                             o_regf_rd_en = 1'b1 ;
    810                                                                      if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    811             1                    ***0***                                 o_tx_mode    = serializing_byte_regf ;
    812             1                    ***0***                                 o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    813                                                                      end 
    814                                                                      else begin                                  // if immediate
    815                                                                          if (Defining_byte) begin 
    816             1                    ***0***                                     o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    817                                                  
    818             1                    ***0***                                     o_tx_mode   = serializing_byte_regf ;          // as first byte in the third location will contain the Defining Byte
    819                                                                          end 
    820                                                                          else begin 
    821             1                       4103                                     o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    822             1                       4103                                     o_tx_mode   = serializing_byte_regf ; 
    823                                                                          end 
    824                                                                      end 
    825                                                                  //////////////////////////////////////////////////////////////////////
    826                                                                  end
    827                                              
    828                                                                  else if (i_rx_mode_done && !i_rx_pre) begin // abort by target
    829             1                    ***0***                             next_state        = ERROR ;
    830             1                    ***0***                             o_regf_ERR_STATUS = T_ABORTED ;
    831                                                                  end 
    832                                              
    833                                                                  else begin 
    834             1                       8206                             next_state = PRE_DATA_TWO ;
    835                                                                  end 
    836                                                              end 
    837                                                              else begin 
    838                                                                  // tx signals 
    839             1                       3238                         o_tx_en   = 1'b1 ;
    840                                                                  //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    841                                                                  //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    842             1                       3238                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    843                                                                  if (controller_abort) begin 
    844             1                    ***0***                             o_tx_mode = zero ;
    845                                                                  end 
    846                                                                  else begin 
    847             1                       3238                             o_tx_mode = one ;                   // open drain
    848                                                                      //o_sdahand_pp_od = open drain ; 
    849                                                                  end
    850                                              
    851                                                                  if (i_tx_mode_done) begin  
    852             1                       1619                             next_state = FIRST_DATA_BYTE ;
    853                                                                  end
    854                                              
    855                                                                 
    856                                              
    857                                                                  else begin 
    858             1                       1619                             next_state = PRE_DATA_TWO ;
    859                                                                  end
    860                                                              end 
    861                                              
    862                                              
    863                                                              // new 12/6/2024 
    864                                                              if (!i_regf_RnW) begin  // write operation 
    865             1                      12309                         o_regf_rd_en = 1'b1 ;
    866                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor 
    867             1                    ***0***                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    868                                                                  end 
    869                                                                  else begin                                  // if immediate
    870                                                                      if (Defining_byte) begin 
    871             1                    ***0***                                 o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    872                                                                      end 
    873                                                                      else begin 
    874             1                      12309                                 o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    875                                                                      end 
    876                                                                  end 
    877                                                              end 
    878                                                              
    879                                                          end                     
    880                                              
    881                                              
    882                                              
    883                                                          FIRST_DATA_BYTE : begin    // contains first repeated data byte
    884                                                              if (!i_regf_RnW) begin  // write operation 
    885             1                      57554                         o_tx_en      = 1'b1 ;
    886             1                      57554                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    887             1                      57554                         o_regf_rd_en = 1'b1 ;
    888                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    889             1                    ***0***                             o_tx_mode    = serializing_byte_regf ;
    890             1                    ***0***                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    891                                                                  end 
    892                                                                  else begin                                  // if immediate
    893                                                                      if (Defining_byte) begin 
    894             1                    ***0***                                 o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    895                                                  
    896             1                    ***0***                                 o_tx_mode   = serializing_byte_regf ;          // as first byte in the third location will contain the Defining Byte
    897                                                                      end 
    898                                                                      else begin 
    899             1                      57554                                 o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    900             1                      57554                                 o_tx_mode   = serializing_byte_regf ; 
    901                                                                      end 
    902                                                                  end 
    903                                                              end 
    904                                              
    905                                                              // read operation 
    906                                                              else begin 
    907                                                                  if (i_frmcnt_last_frame) begin 
    908             1                      10407                             o_engine_odd = 1'b1 ; 
    909                                                                  end 
    910                                                                  else begin 
    911             1                      46760                             o_engine_odd = 1'b0 ; 
    912                                                                  end 
    913             1                      57167                         o_rx_en      = 1'b1 ;
    914             1                      57167                         o_crc_rx_tx_mux_sel_ccc     = 1'b1 ;
    915             1                      57167                         o_regf_wr_en = 1'b1 ;
    916                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    917             1                      57167                             o_rx_mode    = deserializing_byte ;
    918             1                      57167                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 4 to point to the fifth location 
    919                                                                  end 
    920                                                                  else begin  // there is no immediate case in the read operation 
    921             1                    ***0***                             next_state = ERROR ;
    922             1                    ***0***                             o_regf_ERR_STATUS = FRAME ;
    923                                                                  end 
    924                                                              end
    925                                              
    926                                                              // for both read and write 
    927                                                              if (i_tx_mode_done && i_frmcnt_last_frame) begin  // to handle odd number of bytes in both regular and immediate
    928             1                       3758                         next_state   = ZEROS ;
    929             1                       3758                         o_regf_rd_en = 1'b1 ;
    930             1                       3758                         o_regf_addr  = first_location - 1 ; 
    931                                                                  //o_engine_odd = 1'b1 ;            // to be put in the response discreptor      
    932                                                              end
    933                                              
    934                                                              //// new 3/5/2024
    935                                                              else if (i_rx_mode_done && i_frmcnt_last_frame) begin 
    936             1                       1597                         next_state = SECOND_DATA_BYTE ; 
    937                                                                  //immediate_counter = immediate_counter + 1 ;  there can't be immediate Transfer Command Discriptor with direct get 
    938             1                       1597                         regular_counter   = regular_counter + 1 ;
    939                                                                  end
    940                                              
    941                                                               
    942                                                              /////////////////////
    943                                              
    944                                                              else if ((i_rx_mode_done | i_tx_mode_done) && !i_frmcnt_last_frame) begin  
    945             1                       7006                         next_state = SECOND_DATA_BYTE ; 
    946             1                       7006                         immediate_counter = immediate_counter + 1 ;
    947             1                       7006                         regular_counter   = regular_counter + 1 ;
    948                                              
    949                                              
    950                                              // 12/6/2024
    951                                                                  if (!i_regf_CMD_ATTR[0]) begin              
    952             1                       3960                             o_regf_addr  = first_location + regular_counter ; 
    953                                                                  end 
    954                                                                  else begin
    955             1                       3046                             o_regf_addr  = first_location + immediate_counter ;
    956                                                                  end 
    957                                                                  /////////////////
    958                                                              end
    959                                              
    960                                              
    961                                                              
    962                                                              else begin 
    963             1                     102360                         next_state = FIRST_DATA_BYTE ;                  
    964                                                              end
    965                                              
    966                                                          end
    967                                              
    968                                              
    969                                                          SECOND_DATA_BYTE : begin   // contains second repeated data byte
    970                                                              if (!i_regf_RnW) begin // write operation 
    971             1                      28894                         o_tx_en      = 1'b1 ;
    972             1                      28894                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    973             1                      28894                         o_regf_rd_en = 1'b1 ;
    974             1                      28894                         o_tx_mode    = serializing_byte_regf ;
    975                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    976             1                    ***0***                             o_regf_addr  = first_location + regular_counter ; 
    977                                                                  end
    978                                                                  else begin 
    979             1                      28894                             o_regf_addr  = first_location + immediate_counter ; 
    980                                                                  end 
    981                                                                  if (i_tx_mode_done) begin 
    982             1                       3046                             next_state = PARITY_DATA ; 
    983                                                                      if (i_frmcnt_last_frame) begin 
    984                                                                          // no need to put conditions , immediated and regular can't happen together
    985             1                       1480                                 immediate_counter = immediate_counter ;
    986             1                       1480                                 regular_counter   = regular_counter   ;
    987                                                                      end 
    988                                                                      else begin 
    989                                                                          // no need to put conditions , immediated and regular can't happen together
    990             1                       1566                                 immediate_counter = immediate_counter + 1 ;
    991             1                       1566                                 regular_counter   = regular_counter   + 1 ;
    992                                                                      end        
    993                                                                  end
    994                                                                  else begin 
    995             1                      25848                             next_state = SECOND_DATA_BYTE ;                        
    996                                                                  end 
    997                                                              end 
    998                                                              else begin  // read operation 
    999                                                                  
    1000            1                      51557                         o_rx_en      = 1'b1 ;
    1001            1                      51557                         o_crc_rx_tx_mux_sel_ccc     = 1'b1 ;
    1002            1                      51557                         o_regf_wr_en = 1'b1 ;
    1003            1                      51557                         o_rx_mode    = deserializing_byte ;
    1004                                                                 if (!i_regf_CMD_ATTR[0]) begin                          // if regular command discriptor  
    1005            1                      51557                             o_regf_addr  = first_location + regular_counter ; 
    1006                                                                 end
    1007                                                                 else begin  // there is no immediate case in the read operation 
    1008            1                    ***0***                             next_state = ERROR ;
    1009            1                    ***0***                             o_regf_ERR_STATUS = FRAME ;
    1010                                                                 end 
    1011                                                                 if (i_rx_mode_done) begin   
    1012            1                       5557                             next_state = PARITY_DATA ;
    1013                                                                     // no need to put conditions , immediated and regular can't happen together
    1014                                                                     //immediate_counter = immediate_counter + 1 ;
    1015            1                       5557                             regular_counter   = regular_counter   + 1 ;
    1016                                                                 end 
    1017                                                                 else begin 
    1018            1                      46000                             next_state = SECOND_DATA_BYTE ;
    1019                                             
    1020                                                                 end
    1021                                                             end     
    1022                                                         end
    1023                                                     
    1024                                                         C_TOKEN_STATE : begin 
    1025            1                      47526                     o_bitcnt_en        = 1'b0 ;
    1026                                                             if (!i_regf_RnW || first_time) begin // write 
    1027            1                      38103                         o_tx_en   = 1'b1 ;
    1028            1                      38103                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    1029            1                      38103                         o_tx_mode = c_token_CRC ;
    1030                                             
    1031                                                                 if (i_tx_mode_done) begin 
    1032            1                      12701                             next_state = CRC_CHECKSUM_STATE ; // 6 bits (5 checksum + 1 high to prepare for restart or exit)
    1033                                                                 end 
    1034                                                                 else begin 
    1035            1                      25402                             next_state = C_TOKEN_STATE ;
    1036                                                                 end
    1037                                                             end 
    1038                                                             else begin // read 
    1039            1                       9423                         o_rx_en   = 1'b1 ;
    1040            1                       9423                         o_crc_rx_tx_mux_sel_ccc     = 1'b1 ;
    1041                                                                 //o_crc_data_rx_tx_valid_sel = 1'b1 ;
    1042            1                       9423                         o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    1043            1                       9423                         o_rx_mode = check_c_token_CRC ;
    1044                                                                 if (i_rx_error) begin 
    1045            1                    ***0***                             next_state = ERROR ; 
    1046            1                    ***0***                             o_regf_ERR_STATUS = FRAME ;
    1047                                                                 end
    1048                                                                 else if (i_rx_mode_done && !i_rx_error) begin 
    1049            1                       3141                             next_state = CRC_CHECKSUM_STATE ; // 5 bits checksum
    1050                                                                 end 
    1051                                                                 
    1052                                                                 else begin 
    1053            1                       6282                             next_state = C_TOKEN_STATE ;
    1054                                                                 end
    1055                                                             end  
    1056                                                         end 
    1057                                             
    1058                                                         CRC_CHECKSUM_STATE : begin 
    1059            1                      31684                     o_bitcnt_en        = 1'b0 ;
    1060                                                             if (!i_regf_RnW || first_time) begin  // write 
    1061            1                      25402                         o_tx_en   = 1'b1 ;
    1062                                                                 //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    1063                                                                 //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    1064            1                      25402                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    1065            1                      25402                         o_tx_mode = value_CRC ;
    1066                                                                 if (i_tx_mode_done) begin 
    1067                                                                     //////////////////////////// new /////////////////////////////////////////////
    1068                                                                     if (!Direct_Broadcast_n_del && i_regf_TOC) begin 
    1069            1                       1633                                 next_state    = EXIT_PATTERN ;
    1070                                                                     end
    1071                                                                     else if (!Direct_Broadcast_n_del && !i_regf_TOC) begin 
    1072            1                       1728                                 next_state = RESTART_PATTERN ;
    1073                                                                     end  
    1074                                                                     else if (Direct_Broadcast_n_del && first_time) begin 
    1075            1                       6639                                 next_state = RESTART_PATTERN ;
    1076                                                                     end
    1077                                                                     else if (Direct_Broadcast_n_del && !first_time) begin 
    1078                                                                         if (!i_regf_TOC) begin 
    1079            1                       1403                                     next_state = RESTART_PATTERN ;
    1080                                                                         end 
    1081                                                                         else begin
    1082            1                       1298                                     next_state = EXIT_PATTERN ;
    1083                                                                         end  
    1084                                                                     end
    1085                                                                 ////////////////////////////////////////////////////////////////////////////////////
    1086                                                                 end
    1087                                                                 else begin 
    1088            1                      12701                             next_state = CRC_CHECKSUM_STATE ;
    1089                                                                 end 
    1090                                                             end 
    1091                                                             else begin 
    1092            1                       6282                         o_rx_en   = 1'b1 ;
    1093            1                       6282                         o_crc_rx_tx_mux_sel_ccc     = 1'b1 ;
    1094                                                                 //o_crc_data_rx_tx_valid_sel = 1'b1 ;
    1095            1                       6282                         o_crc_rx_tx_mux_sel_ccc   = 1'b1 ;
    1096            1                       6282                         o_rx_mode = check_value_CRC ;
    1097                                             
    1098                                                                 if (i_rx_mode_done /*&& !i_rx_error*/) begin                                    // 1
    1099                                                                     if (i_regf_TOC) begin 
    1100            1                       1583                                 next_state    = EXIT_PATTERN ;
    1101                                                                         //first_time    = 1'b0 ;
    1102            1                       1583                                 o_tx_mode     = exit_pattern ;
    1103            1                       1583                                 o_tx_en       = 1'b1 ;
    1104                                                                         //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    1105                                                                         //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    1106            1                       1583                                 o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    1107            1                       1583                                 o_sclstall_en    = 1'b1 ;
    1108            1                       1583                                 o_sclstall_code  = exit_pattern_stall ;
    1109                                                                     end 
    1110                                                                     else begin  
    1111            1                       1558                                 next_state      = RESTART_PATTERN ;
    1112            1                       1558                                 o_sclstall_en   = 1'b1 ;
    1113            1                       1558                                 o_sclstall_code = restart_pattern_stall ;
    1114                                                                         //first_time      = 1'b0 ;
    1115            1                       1558                                 o_tx_mode       = restart_pattern ;
    1116            1                       1558                                 o_tx_en         = 1'b1 ;
    1117                                                                         //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    1118                                                                         //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    1119            1                       1558                                 o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    1120                                                                     end
    1121                                                                 end
    1122                                             /*
    1123                                                                 else if (i_rx_mode_done && i_rx_error) begin                                                // 2
    1124                                                                     next_state        = ERROR ; 
    1125                                                                     o_regf_ERR_STATUS = CRC_ERR ;
    1126                                                                 end 
    1127                                             */
    1128                                                                 else begin 
    1129            1                       3141                             next_state = CRC_CHECKSUM_STATE ;
    1130                                                                 end 
    1131                                                             end  
    1132                                                         end 
    1133                                             
    1134                                                         RESTART_PATTERN : begin 
    1135            1                      22656                     first_time      = 1'b0 ;
    1136            1                      22656                     o_bitcnt_en     = 1'b0 ;
    1137                                                             // access timer and staller and tx to perform restart pattern 
    1138            1                      22656                     o_tx_en         = 1'b1 ;
    1139                                                             //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    1140                                                             //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    1141            1                      22656                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    1142            1                      22656                     o_tx_mode       = restart_pattern ;
    1143            1                      22656                     o_sclstall_en   = 1'b1 ;
    1144            1                      22656                     o_sclstall_code = restart_pattern_stall ;
    1145                                             
    1146                                                             //laila edit
    1147            1                      11328                     if (i_sclstall_stall_done_strtch) o_sclstall_en   = 1'b0 ;
    1148            1                      11328                     else                              o_sclstall_en   = 1'b1 ;
    1149                                                             //////////////////////
    1150                                                             
    1151                                             
    1152                                             
    1153                                                             if (i_tx_mode_done  && i_frmcnt_last_frame) begin 
    1154            1                       4689                         next_state = FINISH ;
    1155            1                       4689                         o_sclstall_en   = 1'b0 ;
    1156                                                             end 
    1157                                                             else if (i_tx_mode_done  && !i_frmcnt_last_frame) begin 
    1158            1                       6639                         next_state = PRE_CMD ;
    1159            1                       6639                         o_sclstall_en   = 1'b0 ;
    1160                                                             end 
    1161                                                             else begin 
    1162            1                      11328                         next_state = RESTART_PATTERN ;
    1163                                                             end
    1164                                                                        
    1165                                                         end 
    1166                                             
    1167                                             
    1168                                                         EXIT_PATTERN : begin 
    1169                                                             // access timer and staller and tx to perform exit pattern 
    1170            1                      16730                     first_time       = 1'b0 ; // no need but it's ok 
    1171            1                      16730                     o_tx_en          = 1'b1 ;
    1172                                                             //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    1173                                                             //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    1174            1                      16730                     o_crc_rx_tx_mux_sel_ccc   = 1'b0 ;
    1175            1                      16730                     o_tx_mode        = exit_pattern ;
    1176                                                             //o_sclstall_en    = 1'b1 ;
    1177            1                      16730                     o_sclstall_code  = exit_pattern_stall ;
    1178            1                      16730                     o_bitcnt_err_rst = 1'b0 ;
    1179            1                      16730                     o_bitcnt_en      = 1'b0 ;
    1180                                             
    1181                                             
    1182                                                             // badr's edit
    1183            1                      10622                     if (i_sclstall_stall_done_strtch) o_sclstall_en   = 1'b0 ;
    1184            1                       6108                     else                              o_sclstall_en   = 1'b1 ;
    1185                                                             //////////////////////
    1186                                             
    1187                                             
    1188                                                             if (i_tx_mode_done) begin 
    1189            1                       5311                         next_state = FINISH ;
    1190                                                                 //o_sclstall_en   = 1'b1 ;
    1191                                                                 //o_engine_done     = 1'b1 ;
    1192                                                             end  
    1193                                                             else begin 
    1194            1                      11419                         next_state = EXIT_PATTERN ;
    1195                                                             end
    1196                                                         end
    1197                                             
    1198                                             /*
    1199                                                         ERROR : begin      // controller error state 
    1200                                                             
    1201                                                             o_tx_en = 1'b0 ;
    1202                                                             o_rx_en = 1'b1 ;
    1203                                                             o_rx_mode = ERROR_RX ;
    1204                                             
    1205                                                             if(i_rx_mode_done && i_regf_TOC) begin 
    1206                                                                 next_state      = EXIT_PATTERN ; 
    1207                                                                 o_tx_en         = 1'b1 ;
    1208                                                                 o_crc_rx_tx_mux_sel_ccc = 1'b0 ;
    1209                                                                 o_tx_mode       = exit_pattern ;
    1210                                                                 o_sclstall_en   = 1'b1 ;
    1211                                                                 o_sclstall_code = exit_pattern_stall ;
    1212                                                             end 
    1213                                                             else if (i_rx_mode_done && !i_regf_TOC) begin 
    1214                                                                 next_state      = RESTART_PATTERN ; 
    1215                                                                 o_tx_en         = 1'b1 ;
    1216                                                                 o_crc_rx_tx_mux_sel_ccc = 1'b0 ;
    1217                                                                 o_tx_mode       = restart_pattern ;
    1218                                                                 o_sclstall_en   = 1'b1 ;
    1219                                                                 o_sclstall_code = restart_pattern_stall ;
    1220                                                             end 
    1221                                                             else begin 
    1222                                                                 next_state = ERROR ;
    1223                                                             end 
    1224                                             
    1225                                                         end 
    1226                                             */
    1227                                                       // u have done ur job now boss <3
    1228                                                         ERROR : begin      // controller error state 
    1229            1                      31083                     o_bitcnt_err_rst = 1'b1 ; // active hight rst to count specially for error state
    1230                                             
    1231            1                      31083                     o_tx_en   = 1'b0 ;
    1232                                                             if(i_bitcnt_number == 37) begin 
    1233            1                        797                         next_state      = EXIT_PATTERN ; // may issue exit or restart pattern .. but conditions ?
    1234            1                        797                         o_tx_en         = 1'b1 ;
    1235                                                                 //o_crc_rx_tx_mux_sel_ccc     = 1'b0 ;
    1236                                                                 //o_crc_data_rx_tx_valid_sel = 1'b0 ;
    1237            1                        797                         o_crc_rx_tx_mux_sel_ccc   = 1'b0 ; 
    1238            1                        797                         o_tx_mode       = exit_pattern ;
    1239            1                        797                         o_sclstall_en   = 1'b1 ;
    1240            1                        797                         o_sclstall_code = exit_pattern_stall ;
    1241                                                             end 
    1242                                                             else begin 
    1243            1                      30286                         next_state = ERROR ;
    1244                                                             end 
    1245                                             
    1246                                                         end 
    1247                                             
    1248                                                         
    1249                                                         FINISH : begin 
    1250                                                             
    1251            1                      19203                     first_time        = 1'b1 ;   // flag to help to differentiate between the direct and broadcast with assistance of Direct_Braodcast_n flag 
    1252            1                      19203                     o_bitcnt_en       = 1'b0 ;
    1253            1                      19203                     regular_counter   =  'd8 ;   // data starts from ninth location 1008
    1254            1                      19203                     immediate_counter =  'd4 ;   // data starts from fifth location 1004 
    1255            1                      19203                     o_engine_odd      = 1'b0 ;
    1256            1                      19203                     controller_abort  = 1'b0 ;
    1257            1                      19203                     o_engine_done     = 1'b1 ;
    1258            1                      19203                     o_frmcnt_en       = 1'b0 ;
    1259            1                      19203                     o_regf_ERR_STATUS = SUCCESS ;
    1260            1                      19203                     next_state        = IDLE ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       249       175    58.72%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     Defining_byte           0           0        0.00 
                                Direct_Broadcast_n           1           1      100.00 
                            Direct_Broadcast_n_del           1           1      100.00 
                                  controller_abort           0           0        0.00 
                                current_state[4-0]           1           1      100.00 
                                        first_time           1           1      100.00 
                              i_bitcnt_number[0-5]           1           1      100.00 
                                       i_engine_en           1           1      100.00 
                               i_frmcnt_last_frame           1           1      100.00 
                                 i_i_regf_CMD[0-4]           1           1      100.00 
                                 i_i_regf_CMD[5-6]           0           0        0.00 
                                   i_i_regf_CMD[7]           1           1      100.00 
                              i_i_regf_CMD_ATTR[0]           1           1      100.00 
                            i_i_regf_CMD_ATTR[1-2]           0           0        0.00 
                                      i_i_regf_DBP           0           0        0.00 
                           i_i_regf_DEV_INDEX[0-4]           1           1      100.00 
                                 i_i_regf_DTT[0-1]           1           1      100.00 
                                   i_i_regf_DTT[2]           0           0        0.00 
                                      i_i_regf_RnW           1           1      100.00 
                                      i_i_regf_SRE           1           1      100.00 
                                      i_i_regf_TOC           1           1      100.00 
                                     i_i_regf_WROC           1           1      100.00 
                                     i_regf_CMD[7]           1           1      100.00 
                                   i_regf_CMD[6-5]           0           0        0.00 
                                   i_regf_CMD[4-0]           1           1      100.00 
                              i_regf_CMD_ATTR[2-1]           0           0        0.00 
                                i_regf_CMD_ATTR[0]           1           1      100.00 
                                        i_regf_DBP           0           0        0.00 
                             i_regf_DEV_INDEX[4-0]           1           1      100.00 
                                     i_regf_DTT[2]           0           0        0.00 
                                   i_regf_DTT[1-0]           1           1      100.00 
                                        i_regf_RnW           1           1      100.00 
                                        i_regf_SRE           1           1      100.00 
                                        i_regf_TOC           1           1      100.00 
                                       i_regf_WROC           1           1      100.00 
                                        i_rx_error           1           1      100.00 
                                    i_rx_mode_done           1           1      100.00 
                                          i_rx_pre           1           1      100.00 
                             i_sclstall_stall_done           1           1      100.00 
                      i_sclstall_stall_done_strtch           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                    i_tx_mode_done           1           1      100.00 
                           immediate_counter[31-2]           0           0        0.00 
                            immediate_counter[1-0]           1           1      100.00 
                                   next_state[4-0]           1           1      100.00 
                                       o_bitcnt_en           1           1      100.00 
                                  o_bitcnt_err_rst           1           1      100.00 
                           o_crc_rx_tx_mux_sel_ccc           1           1      100.00 
                                          o_en_mux           0           0        0.00 
                                     o_engine_done           1           1      100.00 
                                      o_engine_odd           1           1      100.00 
                       o_frmcnt_Direct_Broadcast_n           1           1      100.00 
                                       o_frmcnt_en           1           1      100.00 
                            o_regf_ERR_STATUS[3-2]           0           0        0.00 
                              o_regf_ERR_STATUS[1]           1           1      100.00 
                              o_regf_ERR_STATUS[0]           0           0        0.00 
                                 o_regf_addr[11-5]           0           0        0.00 
                                  o_regf_addr[4-0]           1           1      100.00 
                                      o_regf_rd_en           1           1      100.00 
                                      o_regf_wr_en           1           1      100.00 
                                           o_rx_en           1           1      100.00 
                                    o_rx_mode[2-0]           1           1      100.00 
                                o_sclstall_code[4]           0           0        0.00 
                              o_sclstall_code[3-0]           1           1      100.00 
                                     o_sclstall_en           1           1      100.00 
                                   o_sdahand_pp_od           0           0        0.00 
                                           o_tx_en           1           1      100.00 
                                    o_tx_mode[3-0]           1           1      100.00 
                              o_txrx_addr_ccc[7-0]           1           1      100.00 
                                pulse_counter[1-0]           1           1      100.00 
                             regular_counter[31-3]           0           0        0.00 
                              regular_counter[2-0]           1           1      100.00 
                                target_addres[0-5]           1           1      100.00 
                                  target_addres[6]           0           0        0.00 
                                    tmp_shift[9-0]           1           1      100.00 

Total Node Count     =        212 
Toggled Node Count   =        124 
Untoggled Node Count =         88 

Toggle Coverage      =      58.72% (249 of 424 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/scl_gen_dut
=== Design Unit: work.scl_generation
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        14         6    70.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/scl_gen_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scl_generation.v
------------------------------------IF Branch------------------------------------
    64                                   2281225     Count coming in to IF
    64              1                          2         if (!i_sdr_ctrl_rst_n)
    74              1                    2281223         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                   2281223     Count coming in to CASE
    77              1                    1140610               LOW: begin
    98              1                    1140612               HIGH:
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                   1140610     Count coming in to IF
    79              1                    ***0***                     if (i_scl_gen_stall) begin
    82              1                    1140610                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    83                                   1140610     Count coming in to IF
    83              1                     570305                         if (switch)
    89              1                     570305                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                  1140612     Count coming in to IF
    101             1                    ***0***                     if (i_scl_gen_stall) begin // badr 
    106             1                     570306                     else if ((switch && !i_sdr_ctrl_scl_idle) || (i_timer_cas) )
    112             1                     570306                     else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    127                                  2281226     Count coming in to IF
    127             1                          2         if (!i_sdr_ctrl_rst_n)
    134             1                    2281224         else if (i_sdr_scl_gen_pp_od)
    149             1                    ***0***         else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    136                                  2281224     Count coming in to IF
    136             1                    1140611               if (count >= 7'd2)
    141             1                    1140613               else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             1                    ***0***               if (count == 7'd62)
    156             1                    ***0***               else if (count == 7'd125)
    161             1                    ***0***               else
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         2         4    33.33%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/scl_gen_dut --

  File scl_generation.v
----------------Focused Condition View-------------------
Line       106 Item    1  ((switch && ~i_sdr_ctrl_scl_idle) || i_timer_cas)
Condition totals: 1 of 3 input terms covered = 33.33%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               switch         Y
  i_sdr_ctrl_scl_idle         N  '_1' not hit             Hit '_1'
          i_timer_cas         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  switch_0               ~i_timer_cas                  
  Row   2:          1  switch_1               ~i_sdr_ctrl_scl_idle          
  Row   3:          1  i_sdr_ctrl_scl_idle_0  switch                        
  Row   4:    ***0***  i_sdr_ctrl_scl_idle_1  (~i_timer_cas && switch)      
  Row   5:          1  i_timer_cas_0          ~(switch && ~i_sdr_ctrl_scl_idle)
  Row   6:    ***0***  i_timer_cas_1          ~(switch && ~i_sdr_ctrl_scl_idle)

----------------Focused Condition View-------------------
Line       136 Item    1  (count >= 2)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count >= 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count >= 2)_0        -                             
  Row   2:          1  (count >= 2)_1        -                             

----------------Focused Condition View-------------------
Line       151 Item    1  (count == 62)
Condition totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 62)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 62)_0       -                             
  Row   2:    ***0***  (count == 62)_1       -                             

----------------Focused Condition View-------------------
Line       156 Item    1  (count == 125)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (count == 125)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 125)_0      -                             
  Row   2:    ***0***  (count == 125)_1      -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        26        10    72.22%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/scl_gen_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scl_generation.v
    34                                               module scl_generation(
    35                                                   input  wire       i_sdr_ctrl_clk          ,   // 50 MHz clock
    36                                                   input  wire       i_sdr_ctrl_rst_n        ,
    37                                                   input  wire       i_sdr_scl_gen_pp_od     ,   // 1: Push-Pull      // 0: for Open-Drain
    38                                                   input  wire       i_scl_gen_stall         ,  // 1 for stalling
    39                                                   input  wire       i_sdr_ctrl_scl_idle     ,
    40                                                   input  wire       i_timer_cas             ,
    41                                                   output reg        o_scl_pos_edge          ,
    42                                                   output reg        o_scl_neg_edge          ,
    43                                                   output reg        o_scl                  );
    44                                               
    45                                               
    46                                               //-- states encoding in gray ---------------------------------------------
    47                                               
    48                                               localparam LOW  = 1'b0 ;
    49                                               localparam HIGH = 1'b1 ;
    50                                               
    51                                               
    52                                               //-- internal wires declaration -------------------------------------------
    53                                               
    54                                               reg          state   ;  //assigned at fsm
    55                                               reg  [6:0]   count   ;  //assigned at counter
    56                                               reg          switch  ;  //assigned at counter
    57                                               
    58                                               
    59                                               //-- scl generation fsm ---------------------------------------------------
    60                                               
    61              1                    2281225     always @(posedge i_sdr_ctrl_clk or negedge i_sdr_ctrl_rst_n)
    62                                                 begin: scl_generation_fsm
    63                                               
    64                                                   if (!i_sdr_ctrl_rst_n)
    65                                                     begin
    66                                                       //-- state
    67              1                          2               state   <=  HIGH   ;
    68                                                       //-- outputs
    69              1                          2               o_scl   <=  1'b1  ;
    70              1                          2               o_scl_pos_edge <= 1'b0;
    71              1                          2               o_scl_neg_edge <= 1'b0;
    72                                                     end
    73                                               
    74                                                   else
    75                                                     begin
    76                                                       case (state)
    77                                                         LOW: begin
    78              1                    1140610                     o_scl_neg_edge <= 1'b0;
    79                                                               if (i_scl_gen_stall) begin
    80              1                    ***0***                      state <=   LOW  ;
    81                                                               end
    82                                                               else begin
    83                                                                   if (switch)
    84                                                                     begin
    85              1                     570305                             o_scl <=   1'b1 ;
    86              1                     570305                             state <=   HIGH ;
    87              1                     570305                             o_scl_pos_edge <= 1'b1;
    88                                                                     end
    89                                                                   else
    90                                                                     begin
    91              1                     570305                             o_scl <=   1'b0 ;
    92              1                     570305                             state <=   LOW  ;
    93              1                     570305                             o_scl_pos_edge <= 1'b0;
    94                                                                     end
    95                                                               end
    96                                                           end
    97                                               
    98                                                         HIGH:
    99                                                           begin
    100             1                    1140612                 o_scl_pos_edge <= 1'b0;
    101                                                              if (i_scl_gen_stall) begin // badr 
    102             1                    ***0***                       o_scl <=   1'b0 ;
    103             1                    ***0***                       state <=   LOW  ;
    104             1                    ***0***                       o_scl_neg_edge <= 1'b1;
    105                                                              end
    106                                                              else if ((switch && !i_sdr_ctrl_scl_idle) || (i_timer_cas) )
    107                                                                begin
    108             1                     570306                         o_scl <=   1'b0 ;
    109             1                     570306                         state <=   LOW  ;
    110             1                     570306                         o_scl_neg_edge <= 1'b1;
    111                                                                end
    112                                                              else
    113                                                                begin
    114             1                     570306                         o_scl <=   1'b1 ;
    115             1                     570306                         state <=   HIGH ;
    116             1                     570306                         o_scl_neg_edge <= 1'b0;
    117                                                                end
    118                                                          end
    119                                                      endcase
    120                                                    end
    121                                                end
    122                                              //-- switch generation counter --------------------------------------------
    123                                              
    124             1                    2281226     always @(posedge i_sdr_ctrl_clk or negedge i_sdr_ctrl_rst_n)
    125                                                begin: scl_generation_counter
    126                                              
    127                                                  if (!i_sdr_ctrl_rst_n)
    128                                                    begin
    129             1                          2               count  <= 7'b1 ;
    130             1                          2               switch <= 1'b0 ;
    131                                                    end
    132                                              
    133                                                // 50 MHz/4 = 12.5 MHz for Push-Pull
    134                                                  else if (i_sdr_scl_gen_pp_od)
    135                                                    begin
    136                                                        if (count >= 7'd2)
    137                                                          begin
    138             1                    1140611                   count  <= 7'b1 ;
    139             1                    1140611                   switch <= 1'b1 ;
    140                                                          end
    141                                                        else
    142                                                          begin
    143             1                    1140613                   count  <= count + 1'b1 ;
    144             1                    1140613                   switch <= 1'b0 ;
    145                                                          end
    146                                                    end
    147                                              
    148                                                // 50 MHz/125 = 400 KHz for Open-Drain
    149                                                  else
    150                                                    begin
    151                                                        if (count == 7'd62)
    152                                                          begin
    153             1                    ***0***                   switch <= 1'b1;
    154             1                    ***0***                   count <= count + 1'b1;
    155                                                          end
    156                                                        else if (count == 7'd125)
    157                                                          begin
    158             1                    ***0***                   count  <= 7'b1 ;
    159             1                    ***0***                   switch <= 1'b1;
    160                                                          end
    161                                                        else
    162                                                          begin
    163             1                    ***0***                   count <= count + 1'b1;
    164             1                    ***0***                   switch <= 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        18        18    50.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/scl_gen_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[6-2]           0           0        0.00 
                                        count[1-0]           1           1      100.00 
                                   i_scl_gen_stall           0           0        0.00 
                                    i_sdr_ctrl_clk           1           1      100.00 
                                  i_sdr_ctrl_rst_n           1           1      100.00 
                               i_sdr_ctrl_scl_idle           0           0        0.00 
                               i_sdr_scl_gen_pp_od           0           0        0.00 
                                       i_timer_cas           0           0        0.00 
                                             o_scl           1           1      100.00 
                                    o_scl_neg_edge           1           1      100.00 
                                    o_scl_pos_edge           1           1      100.00 
                                             state           1           1      100.00 
                                            switch           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          9 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (18 of 36 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/bits_counter_dut
=== Design Unit: work.bits_counter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        15        15         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/bits_counter_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File bits_counter.v
------------------------------------IF Branch------------------------------------
    21                                   2281223     Count coming in to IF
    21              1                          6         if(~i_rst_n) begin
    24              1                    2281217         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                   2281217     Count coming in to IF
    25              1                      60572             if (i_cccnt_err_rst) begin 
    38              1                    1635855             else if (i_bitcnt_en) begin 
    48              1                     584790             else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    26                                     60572     Count coming in to IF
    26              1                      30286                 if (i_scl_neg_edge || i_scl_pos_edge) begin 
                                           30286     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                     30286     Count coming in to IF
    27              1                        797                     if (err_count == 6'd37) begin 
    30              1                      29489                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                   1635855     Count coming in to IF
    39              1                     817241                 if (i_scl_neg_edge || i_scl_pos_edge) begin 
                                          818614     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                    817241     Count coming in to IF
    40              1                      39000                     if (o_cnt_bit_count == 6'd19) begin 
    43              1                     778241                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                   2281224     Count coming in to IF
    55              1                      79594         if ((o_cnt_bit_count == 'd6 || o_cnt_bit_count == 'd16) && (!i_scl_pos_edge && !i_scl_neg_edge)) begin
    58              1                    2201630         else begin 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10        10         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/bits_counter_dut --

  File bits_counter.v
----------------Focused Condition View-------------------
Line       26 Item    1  (i_scl_neg_edge || i_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_scl_neg_edge         Y
  i_scl_pos_edge         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_scl_neg_edge_0      ~i_scl_pos_edge               
  Row   2:          1  i_scl_neg_edge_1      -                             
  Row   3:          1  i_scl_pos_edge_0      ~i_scl_neg_edge               
  Row   4:          1  i_scl_pos_edge_1      ~i_scl_neg_edge               

----------------Focused Condition View-------------------
Line       27 Item    1  (err_count == 37)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (err_count == 37)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (err_count == 37)_0   -                             
  Row   2:          1  (err_count == 37)_1   -                             

----------------Focused Condition View-------------------
Line       39 Item    1  (i_scl_neg_edge || i_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_scl_neg_edge         Y
  i_scl_pos_edge         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_scl_neg_edge_0      ~i_scl_pos_edge               
  Row   2:          1  i_scl_neg_edge_1      -                             
  Row   3:          1  i_scl_pos_edge_0      ~i_scl_neg_edge               
  Row   4:          1  i_scl_pos_edge_1      ~i_scl_neg_edge               

----------------Focused Condition View-------------------
Line       40 Item    1  (o_cnt_bit_count == 19)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (o_cnt_bit_count == 19)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (o_cnt_bit_count == 19)_0  -                             
  Row   2:          1  (o_cnt_bit_count == 19)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && (i_scl_pos_edge ~| i_scl_neg_edge))
Condition totals: 4 of 4 input terms covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   (o_cnt_bit_count == 6)         Y
  (o_cnt_bit_count == 16)         Y
           i_scl_pos_edge         Y
           i_scl_neg_edge         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (o_cnt_bit_count == 6)_0   ~(o_cnt_bit_count == 16)      
  Row   2:          1  (o_cnt_bit_count == 6)_1   (i_scl_pos_edge ~| i_scl_neg_edge)
  Row   3:          1  (o_cnt_bit_count == 16)_0  ~(o_cnt_bit_count == 6)       
  Row   4:          1  (o_cnt_bit_count == 16)_1  ((i_scl_pos_edge ~| i_scl_neg_edge) && ~(o_cnt_bit_count == 6))
  Row   5:          1  i_scl_pos_edge_0           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_neg_edge)
  Row   6:          1  i_scl_pos_edge_1           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_neg_edge)
  Row   7:          1  i_scl_neg_edge_0           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_pos_edge)
  Row   8:          1  i_scl_neg_edge_1           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_pos_edge)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/bits_counter_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File bits_counter.v
    3                                                module bits_counter(
    4                                                    input  wire       i_sys_clk              ,
    5                                                    input  wire       i_rst_n                ,
    6                                                    input  wire       i_bitcnt_en            ,  
    7                                                    input  wire       i_scl_pos_edge         ,  
    8                                                    input  wire       i_scl_neg_edge         , 
    9                                                    input  wire       i_cccnt_err_rst        , 
    10                                                   output reg        o_frcnt_toggle         ,
    11              1                          1         output reg  [5:0] o_cnt_bit_count = 6'd0
    12                                                   );
    13                                               
    14              1                          1     reg [5:0] err_count = 6'd0 ;
    15                                               ////////////////////////////////////// there is 2 versions of the bits counter uncomment only one of them ////////////////////////////////////////
    16                                               
    17                                               
    18                                               // sequential version the counter is incremented in the middle of the SCL period 
    19                                               
    20              1                    2281223     always @(posedge i_sys_clk or negedge i_rst_n) begin 
    21                                                   if(~i_rst_n) begin
    22              1                          6             o_cnt_bit_count <= 0 ;
    23                                                   end 
    24                                                   else begin 
    25                                                       if (i_cccnt_err_rst) begin 
    26                                                           if (i_scl_neg_edge || i_scl_pos_edge) begin 
    27                                                               if (err_count == 6'd37) begin 
    28              1                        797                         err_count <= 6'd0 ;                     // from 0 to 37 it won't reach 38 
    29                                                               end
    30                                                               else begin 
    31              1                      29489                         err_count <= err_count + 1 ; 
    32                                                               end  
    33                                                           end
    34              1                      60572             o_cnt_bit_count <= err_count ;
    35                                                       
    36                                                       end 
    37                                               
    38                                                       else if (i_bitcnt_en) begin 
    39                                                           if (i_scl_neg_edge || i_scl_pos_edge) begin 
    40                                                               if (o_cnt_bit_count == 6'd19) begin 
    41              1                      39000                         o_cnt_bit_count <= 6'd0 ;                     // from 0 to 19 it won't reach 20 
    42                                                               end
    43                                                               else begin 
    44              1                     778241                         o_cnt_bit_count <= o_cnt_bit_count + 1 ; 
    45                                                               end  
    46                                                           end 
    47                                                       end 
    48                                                       else begin 
    49              1                     584790                 o_cnt_bit_count <= 6'd0 ;
    50                                                       end 
    51                                                   end
    52                                               end
    53                                               
    54              1                    2281224     always @(negedge i_sys_clk) begin 
    55                                                   if ((o_cnt_bit_count == 'd6 || o_cnt_bit_count == 'd16) && (!i_scl_pos_edge && !i_scl_neg_edge)) begin
    56              1                      79594             o_frcnt_toggle = 1'b1 ;
    57                                                   end
    58                                                   else begin 
    59              1                    2201630             o_frcnt_toggle = 1'b0 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         38        37         1    97.36%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/bits_counter_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    err_count[5-0]           1           1      100.00 
                                       i_bitcnt_en           1           1      100.00 
                                   i_cccnt_err_rst           1           1      100.00 
                                           i_rst_n           0           1       50.00 
                                    i_scl_neg_edge           1           1      100.00 
                                    i_scl_pos_edge           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                              o_cnt_bit_count[5-0]           1           1      100.00 
                                    o_frcnt_toggle           1           1      100.00 

Total Node Count     =         19 
Toggled Node Count   =         18 
Untoggled Node Count =          1 

Toggle Coverage      =      97.36% (37 of 38 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/frame_counter_dut
=== Design Unit: work.frame_counter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        15         4    78.94%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/frame_counter_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FRAME_COUNTER.v
------------------------------------IF Branch------------------------------------
    19                                   1006938     Count coming in to IF
    19              1                          2             if (!i_fcnt_rst_n) begin 
    23              1                    1006936             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                   1006936     Count coming in to IF
    24              1                     457785                 if(i_fcnt_en) begin 
    35              1                     549151                 else begin                                  // Disabled to load the count value
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                    457785     Count coming in to IF
    25              1                     142745                     if (count == 16'd0) begin 
    29              1                     315040                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                    315040     Count coming in to IF
    30              1                      30325                         if ((i_cnt_bit_count == 'd6 || i_cnt_bit_count == 'd16) && i_bitcnt_toggle) begin 
                                          284715     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                    549151     Count coming in to IF
    37              1                     247310                     if (!i_regf_CMD_ATTR) begin             // regular 
    40              1                     301841                     else begin //immediate 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    41                                    301841     Count coming in to CASE
    42              1                      72535                             3'd0 : count = 1 ;
    43              1                      77168                             3'd1 : count = 2 ;
    44              1                      74346                             3'd2 : count = 3 ;
    45              1                      77791                             3'd3 : count = 4 ;
    46              1                    ***0***                             3'd4 : count = 5 ;
    48              1                    ***0***                             3'd5 : count = 2 ;
    49              1                    ***0***                             3'd6 : count = 3 ;
    50              1                    ***0***                             3'd7 : count = 4 ;
                                               1     All False Count
Branch totals: 5 hits of 9 branches = 55.55%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/frame_counter_dut --

  File FRAME_COUNTER.v
----------------Focused Condition View-------------------
Line       25 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (((i_cnt_bit_count == 6) || (i_cnt_bit_count == 16)) && i_bitcnt_toggle)
Condition totals: 3 of 3 input terms covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   (i_cnt_bit_count == 6)         Y
  (i_cnt_bit_count == 16)         Y
          i_bitcnt_toggle         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (i_cnt_bit_count == 6)_0   ~(i_cnt_bit_count == 16)      
  Row   2:          1  (i_cnt_bit_count == 6)_1   i_bitcnt_toggle               
  Row   3:          1  (i_cnt_bit_count == 16)_0  ~(i_cnt_bit_count == 6)       
  Row   4:          1  (i_cnt_bit_count == 16)_1  (i_bitcnt_toggle && ~(i_cnt_bit_count == 6))
  Row   5:          1  i_bitcnt_toggle_0          ((i_cnt_bit_count == 6) || (i_cnt_bit_count == 16))
  Row   6:          1  i_bitcnt_toggle_1          ((i_cnt_bit_count == 6) || (i_cnt_bit_count == 16))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        12         4    75.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/frame_counter_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FRAME_COUNTER.v
    2                                                module frame_counter(
    3                                                    input  wire        i_fcnt_clk         ,
    4                                                    input  wire        i_fcnt_rst_n       ,
    5                                                    input  wire        i_fcnt_en          ,
    6                                                    input  wire        i_regf_CMD_ATTR    ,     // HDR 1 bit only selects bit [0] (1 for immediate and 0 for regular)
    7                                                    input  wire [15:0] i_regf_DATA_LEN    ,     // HDR 
    8                                                    input  wire [2:0]  i_regf_DTT         ,     // HDR
    9                                                    input  wire [5:0]  i_cnt_bit_count    ,     // HDR
    10                                                   //input  wire        i_ccc_Direct_Broadcast_n ,     // HDR  1 for direct and 0 for Broadcast
    11                                                   input  wire        i_bitcnt_toggle    , 
    12                                                   output reg         o_cccnt_last_frame       // HDR
    13                                                   );
    14                                               	
    15              1                          1     reg [15:0] count = 16'd0 ;
    16                                               //wire       count_done   ;
    17                                               
    18              1                    1006938         always @(posedge i_fcnt_clk or negedge i_fcnt_rst_n) begin 
    19                                                       if (!i_fcnt_rst_n) begin 
    20              1                          2                 o_cccnt_last_frame = 1'b0 ;
    21              1                          2                 count              = 16'd0 ;
    22                                                       end 
    23                                                       else begin 
    24                                                           if(i_fcnt_en) begin 
    25                                                               if (count == 16'd0) begin 
    26              1                     142745                         o_cccnt_last_frame = 1'b1 ;
    27                                                                   // stay here for 20 bits
    28                                                               end 
    29                                                               else begin 
    30                                                                   if ((i_cnt_bit_count == 'd6 || i_cnt_bit_count == 'd16) && i_bitcnt_toggle) begin 
    31              1                      30325                             count = count - 1 ;
    32                                                                   end 
    33                                                               end 
    34                                                           end 
    35                                                           else begin                                  // Disabled to load the count value
    36              1                     549151                     o_cccnt_last_frame = 1'b0 ;
    37                                                               if (!i_regf_CMD_ATTR) begin             // regular 
    38              1                     247310                         count = i_regf_DATA_LEN + 1 ;       // fixed whether Direct or Broadcast
    39                                                               end
    40                                                               else begin //immediate 
    41                                                                   case (i_regf_DTT) 
    42              1                      72535                             3'd0 : count = 1 ;
    43              1                      77168                             3'd1 : count = 2 ;
    44              1                      74346                             3'd2 : count = 3 ;
    45              1                      77791                             3'd3 : count = 4 ;
    46              1                    ***0***                             3'd4 : count = 5 ;
    47                                                   
    48              1                    ***0***                             3'd5 : count = 2 ;
    49              1                    ***0***                             3'd6 : count = 3 ;
    50              1                    ***0***                             3'd7 : count = 4 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         94        39        55    41.48%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/frame_counter_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       count[15-3]           0           0        0.00 
                                        count[2-0]           1           1      100.00 
                                   i_bitcnt_toggle           1           1      100.00 
                              i_cnt_bit_count[0-5]           1           1      100.00 
                                        i_fcnt_clk           1           1      100.00 
                                         i_fcnt_en           1           1      100.00 
                                      i_fcnt_rst_n           0           1       50.00 
                                   i_regf_CMD_ATTR           1           1      100.00 
                              i_regf_DATA_LEN[0-2]           1           1      100.00 
                             i_regf_DATA_LEN[3-15]           0           0        0.00 
                                   i_regf_DTT[0-1]           1           1      100.00 
                                     i_regf_DTT[2]           0           0        0.00 
                                o_cccnt_last_frame           1           1      100.00 

Total Node Count     =         47 
Toggled Node Count   =         19 
Untoggled Node Count =         28 

Toggle Coverage      =      41.48% (39 of 94 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/scl_staller_dut
=== Design Unit: work.scl_staller
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/scl_staller_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File staller.v
------------------------------------IF Branch------------------------------------
    15                                    220210     Count coming in to IF
    15              1                          2       if(~i_stall_rst_n)
    20              1                     181617       else if(i_stall_flag) begin
    32              1                      38591         else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                    181617     Count coming in to IF
    21              1                      33278           if (i_stall_cycles == count) begin
    26              1                     148339           else begin      
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/scl_staller_dut --

  File staller.v
----------------Focused Condition View-------------------
Line       21 Item    1  (i_stall_cycles == count)
Condition totals: 1 of 1 input term covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (i_stall_cycles == count)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (i_stall_cycles == count)_0  -                             
  Row   2:          1  (i_stall_cycles == count)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/scl_staller_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File staller.v
    2                                                module scl_staller(
    3                                                input wire       i_stall_clk ,
    4                                                input wire       i_stall_rst_n,
    5                                                input wire       i_stall_flag,
    6                                                input wire [4:0] i_stall_cycles,
    7                                                output reg       o_stall_done,
    8                                                output reg       o_scl_stall
    9                                                    );
    10                                                   
    11              1                          1      reg [4:0] count = 5'b0 ;
    12                                                   
    13              1                     220210     always@(posedge i_stall_clk or negedge i_stall_rst_n)
    14                                                begin 
    15                                                 if(~i_stall_rst_n)
    16                                                   begin 
    17              1                          2           o_scl_stall <= 1'b0 ;
    18              1                          2           count <= 5'b0 ;
    19                                                   end
    20                                                 else if(i_stall_flag) begin
    21                                                     if (i_stall_cycles == count) begin
    22              1                      33278                 o_scl_stall <= 1'b0 ;
    23                                                           //count <= 5'b0 ;
    24              1                      33278                 o_stall_done <= 1'b1;
    25                                                      end        
    26                                                     else begin      
    27              1                     148339                 o_stall_done <= 1'b0 ;
    28              1                     148339                 count <= count + 5'b1 ;
    29              1                     148339                 o_scl_stall <= 1'b1 ;
    30                                                     end
    31                                                 end
    32                                                   else begin 
    33              1                      38591             o_stall_done <= 1'b0 ;
    34              1                      38591             o_scl_stall <= 1'b0 ;
    35              1                      38591             count <= 5'b0 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         30        25         5    83.33%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/scl_staller_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          count[4]           0           0        0.00 
                                        count[3-0]           1           1      100.00 
                                       i_stall_clk           1           1      100.00 
                               i_stall_cycles[0-3]           1           1      100.00 
                                 i_stall_cycles[4]           0           0        0.00 
                                      i_stall_flag           1           1      100.00 
                                     i_stall_rst_n           0           1       50.00 
                                       o_scl_stall           1           1      100.00 
                                      o_stall_done           1           1      100.00 

Total Node Count     =         15 
Toggled Node Count   =         12 
Untoggled Node Count =          3 

Toggle Coverage      =      83.33% (25 of 30 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/reg_file_dut
=== Design Unit: work.reg_file
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/reg_file_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reg_file.v
------------------------------------IF Branch------------------------------------
    156                                   936900     Count coming in to IF
    156             1                          9      		if (!i_regf_rst_n)
    251             1                     936891      		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    269                                   936891     Count coming in to IF
    269             1                     124838      		  		if (DWORD_0_Vector [0] == 1'b1) begin 					  // immediate 
    274             1                     812053      		  		else begin  	 	 	 	 	 	 	 	 	 										// regular 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    305                                   936891     Count coming in to IF
    305             1                     106887      		    if (i_regf_rd_en && !i_regf_wr_en)  // read // enable should be a pulse
    309             1                     220839      		    else if (i_regf_wr_en && !i_regf_rd_en)  // write
                                          609165     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    315                                   936891     Count coming in to IF
    315             1                    ***0***      			if (reg_array[409][0] && reg_array[405][1]) //CRCAP1[0] supports hot-join & HJ_CFG[2] enables hot-join
    320             1                     936891      			else
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         2         4    33.33%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/reg_file_dut --

  File reg_file.v
----------------Focused Condition View-------------------
Line       305 Item    1  (i_regf_rd_en && ~i_regf_wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  i_regf_rd_en         Y
  i_regf_wr_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_rd_en_0        -                             
  Row   2:          1  i_regf_rd_en_1        ~i_regf_wr_en                 
  Row   3:          1  i_regf_wr_en_0        i_regf_rd_en                  
  Row   4:    ***0***  i_regf_wr_en_1        i_regf_rd_en                  

----------------Focused Condition View-------------------
Line       309 Item    1  (i_regf_wr_en && ~i_regf_rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  i_regf_wr_en         Y
  i_regf_rd_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_wr_en_0        -                             
  Row   2:          1  i_regf_wr_en_1        ~i_regf_rd_en                 
  Row   3:          1  i_regf_rd_en_0        i_regf_wr_en                  
  Row   4:    ***0***  i_regf_rd_en_1        i_regf_wr_en                  

----------------Focused Condition View-------------------
Line       315 Item    1  (reg_array[409][0] && reg_array[405][1])
Condition totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  reg_array[409][0]         N  '_1' not hit             Hit '_1'
  reg_array[405][1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  reg_array[409][0]_0   -                             
  Row   2:    ***0***  reg_array[409][0]_1   reg_array[405][1]             
  Row   3:    ***0***  reg_array[405][1]_0   reg_array[409][0]             
  Row   4:    ***0***  reg_array[405][1]_1   reg_array[409][0]             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     112       110         2    98.21%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/reg_file_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reg_file.v
    33                                               module reg_file #(parameter WIDTH = 8 , DEPTH = 2**12 , ADDR = 12 )
    34                                               
    35                                               	( input  wire			            i_regf_clk  		            ,   // clock , connected to the 50mhz clock , input from controller
    36                                               	  input  wire			            i_regf_rst_n	              ,  	// active low reset , input from controller
    37                                               	  input  wire			            i_regf_rd_en 	              ,  	// read data enable , input from controller
    38                                               	  input  wire			            i_regf_wr_en 	              ,  	// write data enable, pulse at the end of the last bit , input from controller
    39                                               	  input  wire  [ADDR-1:0]     i_regf_addr  	              ,  	// adress of the reg file , input from controller
    40                                               	  input  wire  [WIDTH-1:0]    i_regf_data_wr	            ,	  // data write  , input from rx
    41                                               
    42                                               
    43                                               
    44                                               /////////////////////////////////////////// HDR //////////////////////////////////////////
    45                                               	  input wire  [ADDR-1:0]      i_engine_configuration      ,   // location of configuration it has only 2 values either normal conf = 1000 or dummy conf = 900
    46                                               
    47                                               	  output reg  [15:0]          o_frmcnt_data_len 			    ,
    48                                               		output reg  [2:0] 	        o_cccnt_CMD_ATTR 			  	  ,
    49                                               		output reg  [3:0]	          o_engine_TID 	 			    		,	 	
    50                                               		output reg  [7:0]	          o_ccc_CMD  	 	 	 	 	        ,
    51                                               		output reg  [4:0]	          o_cccnt_DEV_INDEX 	 	 	    ,
    52                                               		output reg  [2:0]		        o_frmcnt_DTT  	   	 	      ,
    53                                               		output reg  [2:0]		        o_engine_MODE  		 	 	      ,
    54                                               		output reg  			          o_cccnt_RnW 	 		 		      ,
    55                                               		output reg 				          o_cccnt_WROC 				        ,
    56                                               		output reg 				          o_cccnt_TOC 		 	 	 	      ,
    57                                               		output reg 				          o_engine_CP  		  	 	      ,
    58                                               		output reg 	 	 	 		        o_cccnt_DBP  	 	 	 	 	 	 	 	,
    59                                               		output reg 	 	 	 		        o_cccnt_SRE  	 	 	 	 	 	 	 	,
    60                                               
    61                                               ////////////////////////////////////////////////////////////////////////////////////////////
    62                                               
    63                                               
    64                                               	  output reg                  o_ser_rx_tx		  			      ,
    65                                               	  output reg  [WIDTH-1:0]     o_regf_data_rd    			    ,	// data read   ,  output to tx
    66                                               	  output reg  [WIDTH-1:0]     o_regf_num_frames 	 		    ,	
    67                                               	 
    68                                               	  //outputs for crh    
    69                                               	  output reg  [WIDTH-1:0]     o_crh_CRHDLY	 	 	  			  ,
    70                                               	  output reg  [WIDTH-1:0]     o_crh_getstatus_data 			  ,
    71                                               	  output reg  [WIDTH-1:0]     o_crh_CRCAP2	 	 	  			  ,
    72                                               	  output reg  [WIDTH-1:0]     o_crh_PRECR	 	 	  			    ,
    73                                               	  output reg  [WIDTH-1:0]     o_crh_cfg_reg	 	  			    ,
    74                                               	  output reg  [WIDTH-1:0]     o_crh_tgts_count     			  ,
    75                                               	  output reg  [WIDTH-1:0]     o_regf_ibi_cfg 	     			  ,
    76                                               	  output reg  [WIDTH-1:0]     o_regf_ibi_payload_size_reg ,
    77                                               	  output reg  [WIDTH-1:0]     o_i_ibi_tgt_address 			  ,
    78                                               	  output wire [2:0]           o_regf_hj_cfg     				  ,
    79                                               	  output wire                 o_regf_hj_support 
    80                                               	 
    81                                               	 );
    82                                               
    83                                               
    84                                               //--------------------------------- parameters and defines in RegFile ------------------------------------------	
    85                                               localparam ARBITRATION_REG_ADDRESS = 8'd48; 	
    86                                               localparam IBI_CFG_REG_ADDRESS ='d101;	
    87                                               localparam PAYLOAD_SIZE_REG_ADDRESS ='d102;
    88                                               localparam EVENT_DISABLE_DIRECT_CCC_ADDRESS = 8'd103; // "Event" interrupt "DISEC" Direct location in RegFile 8'h81
    89                                               localparam EVENT_DISABLE_BDCST_CCC_ADDRESS =8'd104; //Disable "Event" interrupt "DISEC" Broadcast location in RegFile 8'h01
    90                                               localparam MDB_ADDRESS = 8'd107; //MDB location in RegFile
    91                                               localparam BDCST_WRITE_ADDRESS = 8'd46; //  write for broadcasring location in RegFile 8'h7E
    92                                               localparam EVENT_DISABLE_BYTE_ADDRESS=10'd392; //Disable Target Events Command Byte location in RegFile
    93                                               
    94                                               //////////////////              CONTROLLER ROLE HANDOFF PARAMETERS              /////////////////
    95                                                localparam BROADCAST_ADDR_REG_FILE        = 9'd46     ; //broadcast address in reg file (7E+w)
    96                                                localparam ARBITRATION_ADDR_REG_FILE      = 9'd48     ; //arbitration address 
    97                                                localparam TARGET_ADDR_REG_FILE           =  9'd0     ; 
    98                                                localparam GETSTATUS_ADDR_REG_FILE        = 9'd387    ; 
    99                                                localparam GETMXDS_ADDR_REG_FILE          = 9'd381    ; 
    100                                               localparam GETCAPS_ADDR_REG_FILE          = 9'd384    ; 
    101                                               localparam DISEC_ADDR_REG_FILE            = 9'd104    ; 
    102                                               localparam ENTAS0_ADDR_REG_FILE           = 9'd393    ;
    103                                               localparam ENTAS1_ADDR_REG_FILE           = 9'd394    ;
    104                                               localparam ENTAS2_ADDR_REG_FILE           = 9'd395    ;
    105                                               localparam ENTAS3_ADDR_REG_FILE           = 9'd396    ;
    106                                               localparam DEFTGTS_ADDR_REG_FILE          = 9'd397    ;
    107                                               localparam GETACCCR_ADDR_REG_FILE         = 9'd389    ;
    108                                               localparam DEF_BYTE_REG_FILE              = 9'd382    ;
    109                                               localparam CRCAPS1_ADDR_REG_FILE          = 9'd385    ;
    110                                               localparam CRHDLY1_ADDR_REG_FILE          = 9'd383    ; 
    111                                               localparam GETSTATUS_LSB_ADDR_REG_FILE    = 9'd390    ;
    112                                               localparam CRCAPS2_ADDR_REG_FILE          = 9'd386    ;
    113                                               localparam PRECR_ADDR_REG_FILE            = 9'd388    ; 
    114                                               localparam CRH_CFG_REG_FILE               = 9'd407    ;
    115                                               localparam TGTS_COUNT_REG_FILE            = 9'd35     ;
    116                                               localparam GETSTATUS_MSB_ADDR_REG_FILE    = 9'd408    ;
    117                                               localparam DISEC_DATA_ADDR_REG_FILE       = 9'd406    ;
    118                                              
    119                                              
    120                                              
    121                                               localparam DUMMY_CONFIGURATION = 12'd450 ;
    122                                              //--------------------------------- ----------------------------------- ------------------------------------------	
    123                                              	
    124                                              
    125                                              
    126                                               reg [WIDTH-1:0] reg_array [DEPTH-1:0] ;  // 32 entry * 8 bits
    127                                               integer I, J ,K ;
    128                                              
    129                                              /////////////////////////////////////////////      HDR     ///////////////////////////////////////////////////////
    130                                              reg [31:0] DWORD_0_Vector ;
    131                                              reg [31:0] DWORD_1_Vector ;
    132                                              
    133             1                      73846     always @(*) begin 
    134             1                      73846     	DWORD_0_Vector [7:0]   = reg_array [i_engine_configuration] ;
    135             1                      73846     	DWORD_0_Vector [15:8]  = reg_array [i_engine_configuration + 1] ;
    136             1                      73846     	DWORD_0_Vector [23:16] = reg_array [i_engine_configuration + 2] ;  
    137             1                      73846     	DWORD_0_Vector [31:24] = reg_array [i_engine_configuration + 3] ;  
    138                                              
    139             1                      73846     	DWORD_1_Vector [7:0]   = reg_array [i_engine_configuration + 4] ;
    140             1                      73846     	DWORD_1_Vector [15:8]  = reg_array [i_engine_configuration + 5] ;
    141             1                      73846     	DWORD_1_Vector [23:16] = reg_array [i_engine_configuration + 6] ;  
    142             1                      73846     	DWORD_1_Vector [31:24] = reg_array [i_engine_configuration + 7] ; 
    143                                              end 
    144                                              
    145                                              //////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    146                                              
    147                                              
    148                                                // Always checking on bit 0 of the frame, but we will only read it in ACK state when the data is Address 
    149                                                //assign o_ser_rx_tx  = reg_array[0][0] ; 
    150                                              
    151             1                      73846     assign o_regf_hj_cfg      = reg_array[405][2:0] ;
    152             1                      73846     assign o_regf_hj_support  = reg_array[409][0]   ;
    153                                              
    154             1                     936900      always @(posedge i_regf_clk or negedge i_regf_rst_n)
    155                                               	begin: regf_file_always
    156                                               		if (!i_regf_rst_n)
    157                                               			begin
    158                                               				
    159                                               				  /////////////////////////////////////////////      HDR     ///////////////////////////////////////////////////////
    160                                               				  // DWORD0 for Dummy configuration .. that's a fixed configurations that doesn't change so it's made on the reset condition
    161                                               				  // so whenever is needed to excute this dummy configuration the engine just has to give the input "i_engine_configuration" a value equals "DUMMY_CONFIGURATION" value .. say 'd 900
    162             1                          9      				  reg_array[DUMMY_CONFIGURATION]     <= 8'b1000_0001 ;		// 413
    163             1                          9      				  reg_array[DUMMY_CONFIGURATION + 1] <= 8'b1000_1111 ;		// 414
    164             1                          9      				  reg_array[DUMMY_CONFIGURATION + 2] <= 8'b0000_0000 ;		// 415
    165             1                          9      				  reg_array[DUMMY_CONFIGURATION + 3] <= 8'b0001_1000 ;		// 416 
    166                                                        
    167                                                				  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    168                                                
    169                                                
    170                                                
    171                                                
    172             1                          9      				  o_regf_data_rd    <= 'b0 ;
    173             1                          9      				  o_regf_num_frames <= 'b0 ;     // editted by nour
    174             1                          9     				  o_regf_ibi_cfg  <= 'b0 ;
    175             1                          9      		   	  o_regf_ibi_payload_size_reg <= 'b0 ;
    176             1                          9      		   		o_i_ibi_tgt_address <= 'b0 ;
    177                                              
    178             1                          9      				reg_array[TARGET_ADDR_REG_FILE]   <= 8'b10101000   	 ; // Target Address , Address[0] = 0 for TX, 1 for RX
    179             1                          9      				reg_array[1]   <= 'b00000010    ; // Number of frames
    180             1                          9      				reg_array[2]   <= 'b00000001  	 ;
    181             1                          9      				reg_array[3]   <= 'b00000010  	 ;
    182             1                          9      				reg_array[4]   <= 'b00000110  	 ;
    183                                              
    184                                              
    185             1                          9      				for (I=5; I < 46 ; I = I +1) // SDR RX Data bytes
    185             2                        369     
    186             1                        369     	 			reg_array[I] <= 'b0 ;
    187                                              
    188             1                          9                for (J=50; J < 381 ; J = J +1) // UNUSED
    188             2                       2979     
    189             1                       2979                     reg_array[J] <= 'b0 ;
    190                                              
    191             1                          9      				reg_array[46]  <= 'b11111100 ; // 7'h7E broadcast address with rnw = 0 *write*
    192             1                          9      				reg_array[47]  <= 'b11111101 ; // 7'h7E broadcast address with rnw = 1 *read*
    193             1                          9      				reg_array[49]  <= 'b00000111 ; // ENTDAA CCC
    194                                              
    195                                              
    196                                               				//////////// Hot-Join Registers ////////////
    197             1                          9      				reg_array[401] <= 'b00000000     ;   //ENEC CCC
    198             1                          9      				reg_array[402] <= 'b00001011     ;   //ENEC BYTE //including ENINT, ENCR, ENHJ
    199             1                          9      				reg_array[403] <= 'b00000001     ;   //DISEC CCC
    200             1                          9      				reg_array[404] <= 'b00000000     ;   //DISEC BYTE //including DISINT, DISCR, DISHJ
    201                                               				//reg_array[405] <= 'bxxxxx000     ;   //HJ_CFG
    202             1                          9      				reg_array[409] <= 'bxxxxx000  	 ;   //CRCAP1 
    203                                               				//reg_array[404] <= 'bxxxx0x00     ;   //DISEC BYTE //including DISINT, DISCR, DISHJ
    204             1                          9      				reg_array[405] <= 'bxxxxx111     ;   //HJ_CFG
    205                                               				//reg_array[409] <= 'bxxxxx001  	 ;   //CRCAP1 
    206                                              
    207                                              				//////////// IBI Registers ////////////
    208             1                          9     				reg_array[BDCST_WRITE_ADDRESS]<= 'b11111101 ; //'h7E/1 BDCST Write
    209             1                          9      				reg_array[ARBITRATION_REG_ADDRESS]  <= 'b01010011 ; // Arbitration Address [7:1] = h9
    210             1                          9      				reg_array[PAYLOAD_SIZE_REG_ADDRESS] <= 'b00000011 ; // PAYLOAD MAX SIZE
    211             1                          9      				reg_array[EVENT_DISABLE_DIRECT_CCC_ADDRESS] <= 'h81       ; // "Event" interrupt "DISEC" Direct location in RegFile 8'h81
    212             1                          9      				reg_array[EVENT_DISABLE_BDCST_CCC_ADDRESS] <= 'h01; //Disable "Event" interrupt "DISEC" Broadcast location in RegFile 8'h01
    213             1                          9      				reg_array[EVENT_DISABLE_BYTE_ADDRESS] <= 'b00001011 ; // Disable Target Events Command Byte location in RegFile 8'b00001011
    214             1                          9      				reg_array[IBI_CFG_REG_ADDRESS] <= 'b00000001 ; /// Ack + mdb only 
    215                                              
    216                                                            //// controller role registers //////
    217             1                          9                    reg_array[BROADCAST_ADDR_REG_FILE]   <= {7'h7E , 1'b0} ; //broadcast address 7'h7E + W = 8'hFC  
    218             1                          9                    reg_array[GETSTATUS_ADDR_REG_FILE]   <= 'h90 ;
    219             1                          9                    reg_array[GETMXDS_ADDR_REG_FILE]   <= 'h94 ;
    220             1                          9                    reg_array[GETCAPS_ADDR_REG_FILE]   <= 'h95 ; 
    221             1                          9                    reg_array[DISEC_ADDR_REG_FILE]   <= 'h01 ;
    222             1                          9                    reg_array[ENTAS0_ADDR_REG_FILE]   <= 'h02 ;
    223             1                          9                    reg_array[ENTAS1_ADDR_REG_FILE]   <= 'h03 ;
    224             1                          9                    reg_array[ENTAS2_ADDR_REG_FILE]   <= 'h04 ;
    225             1                          9                    reg_array[ENTAS3_ADDR_REG_FILE]   <= 'h05 ;
    226             1                          9                    reg_array[DEFTGTS_ADDR_REG_FILE]   <= 'h08 ;
    227             1                          9                    reg_array[GETACCCR_ADDR_REG_FILE]   <= 'h91 ;
    228             1                          9                    reg_array[DEF_BYTE_REG_FILE]        <= 'h91 ; 
    229             1                          9                    reg_array[DISEC_DATA_ADDR_REG_FILE] <= 'h09 ; //hot join disabled + interrupts disabled
    230                                                             //for testing 
    231             1                          9                    reg_array[ARBITRATION_ADDR_REG_FILE]  <= 'b01010011 ;
    232             1                          9                    reg_array[CRHDLY1_ADDR_REG_FILE] <= 'h02 ;
    233             1                          9                    reg_array[GETSTATUS_LSB_ADDR_REG_FILE] <= 'h02 ;
    234             1                          9                    reg_array[CRCAPS2_ADDR_REG_FILE] <= 'h02 ;
    235             1                          9                    reg_array[PRECR_ADDR_REG_FILE] <= 'h02 ;
    236             1                          9                    reg_array[CRH_CFG_REG_FILE] <= 'h01 ;
    237             1                          9                    reg_array[TGTS_COUNT_REG_FILE] <= 'h02 ;
    238                                              
    239             1                          9                     for (K=454; K< DEPTH; K = K +1) 	 	
    239             2                      32778     
    240             1                      32778                     reg_array[K] <= 'b0 ;
    241                                                             
    242                                                             
    243             1                          9                    o_crh_CRHDLY <= reg_array[CRHDLY1_ADDR_REG_FILE] ;
    244             1                          9                    o_crh_getstatus_data <= reg_array[GETSTATUS_LSB_ADDR_REG_FILE] ;
    245             1                          9                    o_crh_CRCAP2 <= reg_array[CRCAPS2_ADDR_REG_FILE] ;
    246             1                          9                    o_crh_PRECR <= reg_array[PRECR_ADDR_REG_FILE] ;
    247             1                          9                    o_crh_cfg_reg <= reg_array[CRH_CFG_REG_FILE] ;
    248             1                          9                    o_crh_tgts_count <= reg_array[TGTS_COUNT_REG_FILE] ; 
    249                                              
    250                                               			end
    251                                               		else
    252                                               		  begin
    253                                              
    254                                              
    255                                               		  	/////////////////////////////////////////////      HDR     ///////////////////////////////////////////////////////
    256             1                     936891      		  		o_frmcnt_data_len <= DWORD_1_Vector [31:16] ;
    257                                              
    258             1                     936891      		  		o_cccnt_CMD_ATTR  <= DWORD_0_Vector [2:0]   ; 
    259             1                     936891      		  		o_engine_TID 	 	  <= DWORD_0_Vector [6:3]   ;
    260             1                     936891      		  		o_ccc_CMD  	 	 	  <= DWORD_0_Vector [14:7]  ;
    261             1                     936891      		  		o_engine_CP  		  <= DWORD_0_Vector [15]    ;
    262             1                     936891      		  		o_cccnt_DEV_INDEX <= DWORD_0_Vector [20:16] ;
    263             1                     936891      		  		o_frmcnt_DTT  	  <= DWORD_0_Vector [25:23] ;
    264             1                     936891      		  		o_engine_MODE  	  <= DWORD_0_Vector [28:26] ;
    265             1                     936891      		  		o_cccnt_RnW 	 	  <= DWORD_0_Vector [29]    ;
    266             1                     936891      		  		o_cccnt_WROC 		  <= DWORD_0_Vector [30]    ;
    267             1                     936891      		  		o_cccnt_TOC 		  <= DWORD_0_Vector [31]    ;
    268                                              
    269                                               		  		if (DWORD_0_Vector [0] == 1'b1) begin 					  // immediate 
    270             1                     124838      		  			o_frmcnt_DTT  	  <= DWORD_0_Vector [25:23] ;
    271             1                     124838      		  			o_cccnt_DBP 	 	 	<= 1'b0 ;
    272             1                     124838      		  			o_cccnt_SRE 	 	 	<= 1'b0 ;
    273                                               		  		end
    274                                               		  		else begin  	 	 	 	 	 	 	 	 	 										// regular 
    275             1                     812053      		  			o_cccnt_DBP 	 	  <= DWORD_0_Vector [25] ;
    276             1                     812053      		  			o_cccnt_SRE 	 	  <= DWORD_0_Vector [24] ;
    277             1                     812053      		  			o_frmcnt_DTT  	  <= 'd0 ;
    278                                               		  		end  
    279                                              
    280             1                     936891      		  		reg_array [i_engine_configuration - 1] = 8'b0000_0000 ; //zerozzzz location to ba serialized in ZEROS state 
    281                                              
    282                                              			//////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    283                                              
    284                                              
    285                                              
    286                                              
    287                                              
    288                                              
    289                                              
    290             1                     936891      		    o_crh_CRHDLY <= reg_array[CRHDLY1_ADDR_REG_FILE] ;
    291             1                     936891                                      o_crh_getstatus_data <= reg_array[GETSTATUS_LSB_ADDR_REG_FILE] ;
    292             1                     936891                                      o_crh_CRCAP2 <= reg_array[CRCAPS2_ADDR_REG_FILE] ;
    293             1                     936891                                      o_crh_PRECR <= reg_array[PRECR_ADDR_REG_FILE] ;
    294             1                     936891                                      o_crh_cfg_reg <= reg_array[CRH_CFG_REG_FILE] ;
    295             1                     936891                                      o_crh_tgts_count <= reg_array[TGTS_COUNT_REG_FILE] ; 
    296                                                                               
    297                                                                                                        
    298             1                     936891      		    o_regf_num_frames <= reg_array[1]     ; //editted by nour
    299             1                     936891     		    o_ser_rx_tx       <= reg_array [0][0] ; //Yaseen's Edit
    300                                              
    301             1                     936891     		   o_regf_ibi_cfg  <= reg_array[IBI_CFG_REG_ADDRESS];
    302             1                     936891      		   o_regf_ibi_payload_size_reg <= reg_array[PAYLOAD_SIZE_REG_ADDRESS];
    303             1                     936891      		   o_i_ibi_tgt_address <= reg_array[ARBITRATION_REG_ADDRESS]; //Arbitrated Address
    304                                              			
    305                                               		    if (i_regf_rd_en && !i_regf_wr_en)  // read // enable should be a pulse
    306                                               			  begin
    307             1                     106887      				o_regf_data_rd <= reg_array [i_regf_addr] ;
    308                                               			  end
    309                                               		    else if (i_regf_wr_en && !i_regf_rd_en)  // write
    310                                               			  begin
    311             1                     220839      			  	reg_array [i_regf_addr] <= i_regf_data_wr ;
    312                                               			  end
    313                                              
    314                                               			//////////// ENHJ/DISHJ Defining-Bits Logic ////////////
    315                                               			if (reg_array[409][0] && reg_array[405][1]) //CRCAP1[0] supports hot-join & HJ_CFG[2] enables hot-join
    316                                               				begin
    317             1                    ***0***      					reg_array[402][3] <= 1'b1 ; //ENEC_BYTE[3]  >> ENHJ=1
    318             1                    ***0***      					reg_array[404][3] <= 1'b0 ; //DISEC_BYTE[3] >> DISHJ=0
    319                                               				end
    320                                               			else
    321                                               				begin
    322             1                     936891      					reg_array[402][3] <= 1'b0 ; //ENEC_BYTE[3]  >> ENHJ=0
    323             1                     936891      					reg_array[404][3] <= 1'b1 ; //DISEC_BYTE[3] >> DISHJ=1

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        674       197       477    29.22%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/reg_file_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                             DWORD_0_Vector[31-29]           1           1      100.00 
                             DWORD_0_Vector[28-27]           0           1       50.00 
                             DWORD_0_Vector[26-25]           0           0        0.00 
                             DWORD_0_Vector[24-16]           1           1      100.00 
                                DWORD_0_Vector[15]           0           1       50.00 
                                DWORD_0_Vector[14]           1           1      100.00 
                             DWORD_0_Vector[13-12]           0           0        0.00 
                              DWORD_0_Vector[11-3]           1           1      100.00 
                               DWORD_0_Vector[2-1]           0           0        0.00 
                                 DWORD_0_Vector[0]           1           1      100.00 
                             DWORD_1_Vector[31-19]           0           0        0.00 
                              DWORD_1_Vector[18-0]           1           1      100.00 
                                           I[31-0]           0           0        0.00 
                                           J[31-0]           0           0        0.00 
                                           K[31-0]           0           0        0.00 
                      i_engine_configuration[0-11]           0           0        0.00 
                                  i_regf_addr[0-4]           1           1      100.00 
                                 i_regf_addr[5-11]           0           0        0.00 
                                        i_regf_clk           1           1      100.00 
                               i_regf_data_wr[0-7]           1           1      100.00 
                                      i_regf_rd_en           1           1      100.00 
                                      i_regf_rst_n           0           1       50.00 
                                      i_regf_wr_en           1           1      100.00 
                                      o_ccc_CMD[7]           1           1      100.00 
                                    o_ccc_CMD[6-5]           0           0        0.00 
                                    o_ccc_CMD[4-0]           1           1      100.00 
                             o_cccnt_CMD_ATTR[2-1]           0           0        0.00 
                               o_cccnt_CMD_ATTR[0]           1           1      100.00 
                                       o_cccnt_DBP           0           0        0.00 
                            o_cccnt_DEV_INDEX[4-0]           1           1      100.00 
                                       o_cccnt_RnW           1           1      100.00 
                                       o_cccnt_SRE           1           1      100.00 
                                       o_cccnt_TOC           1           1      100.00 
                                      o_cccnt_WROC           1           1      100.00 
                                 o_crh_CRCAP2[7-0]           0           0        0.00 
                                 o_crh_CRHDLY[7-0]           0           0        0.00 
                                  o_crh_PRECR[7-0]           0           0        0.00 
                                o_crh_cfg_reg[7-0]           0           0        0.00 
                         o_crh_getstatus_data[7-0]           0           0        0.00 
                             o_crh_tgts_count[7-0]           0           0        0.00 
                                       o_engine_CP           0           1       50.00 
                                o_engine_MODE[2-1]           0           1       50.00 
                                  o_engine_MODE[0]           0           0        0.00 
                                 o_engine_TID[3-0]           1           1      100.00 
                                   o_frmcnt_DTT[2]           0           0        0.00 
                                 o_frmcnt_DTT[1-0]           1           1      100.00 
                           o_frmcnt_data_len[15-3]           0           0        0.00 
                            o_frmcnt_data_len[2-0]           1           1      100.00 
                            o_i_ibi_tgt_address[7]           0           0        0.00 
                            o_i_ibi_tgt_address[6]           0           1       50.00 
                            o_i_ibi_tgt_address[5]           0           0        0.00 
                            o_i_ibi_tgt_address[4]           0           1       50.00 
                          o_i_ibi_tgt_address[3-2]           0           0        0.00 
                          o_i_ibi_tgt_address[1-0]           0           1       50.00 
                               o_regf_data_rd[7-0]           1           1      100.00 
                                o_regf_hj_cfg[0-2]           0           0        0.00 
                                 o_regf_hj_support           0           0        0.00 
                               o_regf_ibi_cfg[7-1]           0           0        0.00 
                                 o_regf_ibi_cfg[0]           0           1       50.00 
                  o_regf_ibi_payload_size_reg[7-2]           0           0        0.00 
                  o_regf_ibi_payload_size_reg[1-0]           0           1       50.00 
                            o_regf_num_frames[7-2]           0           0        0.00 
                              o_regf_num_frames[1]           0           1       50.00 
                              o_regf_num_frames[0]           0           0        0.00 
                                       o_ser_rx_tx           0           0        0.00 

Total Node Count     =        337 
Toggled Node Count   =         91 
Untoggled Node Count =        246 

Toggle Coverage      =      29.22% (197 of 674 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/DUT6
=== Design Unit: work.mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/DUT6

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
------------------------------------IF Branch------------------------------------
    9                                      31116     Count coming in to IF
    9               1                      10001     		if(i_selector) begin
    12              1                      21115     		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/DUT6 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
    1                                                module mux #(parameter WIDTH = 8) (
    2                                                	input wire  [WIDTH-1:0] i_mux_one , i_mux_zero ,
    3                                                	input wire	 	 	    i_selector ,
    4                                                	output reg  [WIDTH-1:0] o_mux_out 
    5                                                
    6                                                	);
    7                                                
    8               1                      31116     	always @(*) begin
    9                                                		if(i_selector) begin
    10              1                      10001     			o_mux_out = i_mux_one ;
    11                                               		end
    12                                               		else begin  
    13              1                      21115     			o_mux_out = i_mux_zero ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         6         2    75.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/DUT6 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      i_mux_one[0]           0           0        0.00 
                                     i_mux_zero[0]           1           1      100.00 
                                        i_selector           1           1      100.00 
                                      o_mux_out[0]           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          3 
Untoggled Node Count =          1 

Toggle Coverage      =      75.00% (6 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/DUT7
=== Design Unit: work.mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/DUT7

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
------------------------------------IF Branch------------------------------------
    9                                     118688     Count coming in to IF
    9               1                      89697     		if(i_selector) begin
    12              1                      28991     		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/DUT7 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
    1                                                module mux #(parameter WIDTH = 8) (
    2                                                	input wire  [WIDTH-1:0] i_mux_one , i_mux_zero ,
    3                                                	input wire	 	 	    i_selector ,
    4                                                	output reg  [WIDTH-1:0] o_mux_out 
    5                                                
    6                                                	);
    7                                                
    8               1                     118688     	always @(*) begin
    9                                                		if(i_selector) begin
    10              1                      89697     			o_mux_out = i_mux_one ;
    11                                               		end
    12                                               		else begin  
    13              1                      28991     			o_mux_out = i_mux_zero ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/DUT7 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    i_mux_one[0-7]           1           1      100.00 
                                   i_mux_zero[0-7]           1           1      100.00 
                                        i_selector           1           1      100.00 
                                    o_mux_out[7-0]           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/DUT8
=== Design Unit: work.mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/DUT8

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
------------------------------------IF Branch------------------------------------
    9                                     138994     Count coming in to IF
    9               1                      90000     		if(i_selector) begin
    12              1                      48994     		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/DUT8 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
    1                                                module mux #(parameter WIDTH = 8) (
    2                                                	input wire  [WIDTH-1:0] i_mux_one , i_mux_zero ,
    3                                                	input wire	 	 	    i_selector ,
    4                                                	output reg  [WIDTH-1:0] o_mux_out 
    5                                                
    6                                                	);
    7                                                
    8               1                     138994     	always @(*) begin
    9                                                		if(i_selector) begin
    10              1                      90000     			o_mux_out = i_mux_one ;
    11                                               		end
    12                                               		else begin  
    13              1                      48994     			o_mux_out = i_mux_zero ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        28        46    37.83%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/DUT8 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    i_mux_one[0-2]           1           1      100.00 
                                   i_mux_one[3-11]           0           0        0.00 
                                   i_mux_zero[0-4]           1           1      100.00 
                                  i_mux_zero[5-11]           0           0        0.00 
                                        i_selector           1           1      100.00 
                                   o_mux_out[11-5]           0           0        0.00 
                                    o_mux_out[4-0]           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         14 
Untoggled Node Count =         23 

Toggle Coverage      =      37.83% (28 of 74 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/rx_dut
=== Design Unit: work.RX
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        65        56         9    86.15%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/rx_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Rx.v
------------------------------------IF Branch------------------------------------
    111                                    89447     Count coming in to IF
    111             1                      44724         if (!i_ddrccc_rx_en) badr_flag <= 1'b1 ;
    112             1                      44723         else                 badr_flag <= 1'b0 ; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                    69157     Count coming in to IF
    137             1                          2       if(!i_sys_rst)
    143             1                      10376       else if ((byte_num == 0) && (count_done))
    146             1                       9721       else if ((byte_num == 1) &&  (count_done ))
                                           49058     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    157                                  2281224     Count coming in to IF
    157             1                          7       if (!i_sys_rst) 
    175             1                     336239       else if (i_ddrccc_rx_en) 
                                         1944978     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    189                                   336239     Count coming in to CASE
    192             1                      65466         PREAMBLE :          begin
    217             1                      12564          CRC_PREAMBLE:       begin
    246             1                     179443           DESERIALIZING_BYTE: begin
    301             1                      25128         CHECK_TOKEN :       begin
    341             1                      22228         CHECK_PAR_VALUE :    
    379             1                      31410         CHECK_CRC_VALUE :   begin
    419             1                    ***0***           ERROR:        begin                              //error state: to be revisit during target design//
    451             1                    ***0***         default:     begin
Branch totals: 6 hits of 8 branches = 75.00%

------------------------------------IF Branch------------------------------------
    195                                    65466     Count coming in to IF
    195             1                      43104                              if (SCL_edges)
    203             1                      22362                               else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    205                                    22362     Count coming in to IF
    205             1                      16391                   if (!en) begin       // to initialize the shift_reg in crc with poly at the beginning
    209             1                       5971                   else o_crc_en <= 'b0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    221                                    12564     Count coming in to IF
    221             1                       6282                                 if(SCL_edges)
    225             1                       3141                                 else if(count == 'd1)
    237             1                       3141                                 else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    231                                     3141     Count coming in to IF
    231             1                       3141                                   if((crc_pre_calc[1] == crc_pre_temp) && (crc_pre_calc[0] == i_sdahnd_rx_sda) )
    233             1                    ***0***                                       else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    251                                   179443     Count coming in to IF
    251             1                      47115                   if (!en)
    253             1                     132328                   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    259                                   179443     Count coming in to IF
    259             1                      90531                                 if(SCL_edges)
    282             1                      88912                                 else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    262                                    90531     Count coming in to IF
    262             1                       1619                                       if (was_disabled)begin 
    265             1                      88912                                       else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    272                                    90531     Count coming in to IF
    272             1                      11114                                     if(count == 'd7)
                                           79417     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    287                                    88912     Count coming in to IF
    287             1                      11114                                   if(count == 'd7)                    
                                           77798     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    306                                    25128     Count coming in to IF
    306             1                      12564                              if(SCL_edges)
    325             1                      12564                               else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    310                                    12564     Count coming in to IF
    310             1                       3141                                 if(count == 'd3)
                                            9423     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    328                                    12564     Count coming in to IF
    328             1                       3141                                   if(count == 'd3) begin
                                            9423     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    331                                     3141     Count coming in to IF
    331             1                       3141                     if((token_value_temp [3:1]== 'b110)  && (i_sdahnd_rx_sda== 'b0))
    333             1                    ***0***                                     else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    347                                    22228     Count coming in to IF
    347             1                      11114                              if(SCL_edges)
    362             1                      11114                               else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    351                                    11114     Count coming in to IF
    351             1                       5557                                 if(count == 'd1)
                                            5557     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    365                                    11114     Count coming in to IF
    365             1                       5557                                   if(count == 'd1 ) begin
                                            5557     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    367                                     5557     Count coming in to IF
    367             1                       4760                                if((parity_value_temp [1]== parity_value_calc[1] )  && (i_sdahnd_rx_sda== parity_value_calc[0]))
    369             1                        797                                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    384                                    31410     Count coming in to IF
    384             1                      15705                              if(SCL_edges)
    395             1                      15705                               else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    388                                    15705     Count coming in to IF
    388             1                       3141                                   if(count == 'd4)
                                           12564     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    398                                    15705     Count coming in to IF
    398             1                       3141                                if(count == 'd4) 
    409             1                       3141                   else if (count == 'd0) begin
                                            9423     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    402                                     3141     Count coming in to IF
    402             1                    ***0***                       if((CRC_value_temp[4:1] == i_crc_value[4:1] )  && (i_sdahnd_rx_sda ==i_crc_value[0]))    
    404             1                       3141                                       else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    422                                  ***0***     Count coming in to IF
    422             1                    ***0***                          if (SCL_edges)
    428             1                    ***0***                          else if (!i_sdahnd_rx_sda)
    439             1                    ***0***                          else if (count=='d37)
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      23        14         9    60.86%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/rx_dut --

  File Rx.v
----------------Focused Condition View-------------------
Line       143 Item    1  (~byte_num && count_done)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    byte_num         Y
  count_done         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  byte_num_0            count_done                    
  Row   2:          1  byte_num_1            -                             
  Row   3:          1  count_done_0          ~byte_num                     
  Row   4:          1  count_done_1          ~byte_num                     

----------------Focused Condition View-------------------
Line       146 Item    1  (byte_num && count_done)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    byte_num         Y
  count_done         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  byte_num_0            -                             
  Row   2:          1  byte_num_1            count_done                    
  Row   3:          1  count_done_0          byte_num                      
  Row   4:          1  count_done_1          byte_num                      

----------------Focused Condition View-------------------
Line       225 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       231 Item    1  ((0 == crc_pre_temp) && i_sdahnd_rx_sda)
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (0 == crc_pre_temp)         N  '_0' not hit             Hit '_0'
      i_sdahnd_rx_sda         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (0 == crc_pre_temp)_0  -                             
  Row   2:          1  (0 == crc_pre_temp)_1  i_sdahnd_rx_sda               
  Row   3:    ***0***  i_sdahnd_rx_sda_0      (0 == crc_pre_temp)           
  Row   4:          1  i_sdahnd_rx_sda_1      (0 == crc_pre_temp)           

----------------Focused Condition View-------------------
Line       272 Item    1  (count == 7)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 7)_0        -                             
  Row   2:          1  (count == 7)_1        -                             

----------------Focused Condition View-------------------
Line       287 Item    1  (count == 7)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 7)_0        -                             
  Row   2:          1  (count == 7)_1        -                             

----------------Focused Condition View-------------------
Line       310 Item    1  (count == 3)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 3)_0        -                             
  Row   2:          1  (count == 3)_1        -                             

----------------Focused Condition View-------------------
Line       328 Item    1  (count == 3)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 3)_0        -                             
  Row   2:          1  (count == 3)_1        -                             

----------------Focused Condition View-------------------
Line       331 Item    1  ((token_value_temp[3:1] == 6) && ~i_sdahnd_rx_sda)
Condition totals: 0 of 2 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (token_value_temp[3:1] == 6)         N  '_0' not hit             Hit '_0'
               i_sdahnd_rx_sda         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (token_value_temp[3:1] == 6)_0  -                             
  Row   2:          1  (token_value_temp[3:1] == 6)_1  ~i_sdahnd_rx_sda              
  Row   3:          1  i_sdahnd_rx_sda_0               (token_value_temp[3:1] == 6)  
  Row   4:    ***0***  i_sdahnd_rx_sda_1               (token_value_temp[3:1] == 6)  

----------------Focused Condition View-------------------
Line       351 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       365 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       367 Item    1  ((parity_value_temp[1] == parity_value_calc[1]) && (i_sdahnd_rx_sda == parity_value_calc[0]))
Condition totals: 0 of 2 input terms covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (parity_value_temp[1] == parity_value_calc[1])         N  '_0' not hit             Hit '_0'
       (i_sdahnd_rx_sda == parity_value_calc[0])         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:    ***0***  (parity_value_temp[1] == parity_value_calc[1])_0  -                             
  Row   2:          1  (parity_value_temp[1] == parity_value_calc[1])_1  (i_sdahnd_rx_sda == parity_value_calc[0])
  Row   3:    ***0***  (i_sdahnd_rx_sda == parity_value_calc[0])_0       (parity_value_temp[1] == parity_value_calc[1])
  Row   4:          1  (i_sdahnd_rx_sda == parity_value_calc[0])_1       (parity_value_temp[1] == parity_value_calc[1])

----------------Focused Condition View-------------------
Line       388 Item    1  (count == 4)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 4)_0        -                             
  Row   2:          1  (count == 4)_1        -                             

----------------Focused Condition View-------------------
Line       398 Item    1  (count == 4)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 4)_0        -                             
  Row   2:          1  (count == 4)_1        -                             

----------------Focused Condition View-------------------
Line       402 Item    1  ((CRC_value_temp[4:1] == i_crc_value[4:1]) && (i_sdahnd_rx_sda == i_crc_value[0]))
Condition totals: 0 of 2 input terms covered = 0.00%

                                 Input Term   Covered  Reason for no coverage   Hint
                                -----------  --------  -----------------------  --------------
  (CRC_value_temp[4:1] == i_crc_value[4:1])         N  '_1' not hit             Hit '_1'
        (i_sdahnd_rx_sda == i_crc_value[0])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                   Non-masking condition(s)      
 ---------  ---------  --------------------                         -------------------------     
  Row   1:          1  (CRC_value_temp[4:1] == i_crc_value[4:1])_0  -                             
  Row   2:    ***0***  (CRC_value_temp[4:1] == i_crc_value[4:1])_1  (i_sdahnd_rx_sda == i_crc_value[0])
  Row   3:    ***0***  (i_sdahnd_rx_sda == i_crc_value[0])_0        (CRC_value_temp[4:1] == i_crc_value[4:1])
  Row   4:    ***0***  (i_sdahnd_rx_sda == i_crc_value[0])_1        (CRC_value_temp[4:1] == i_crc_value[4:1])

----------------Focused Condition View-------------------
Line       409 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       439 Item    1  (count == 37)
Condition totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 37)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 37)_0       -                             
  Row   2:    ***0***  (count == 37)_1       -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     11        11         0   100.00%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb/rx_dut --

  File Rx.v
-----------Focused Expression View (Bimodal)------------
Line       98 Item    1  (((data_paritychecker[15] ^ data_paritychecker[13]) ^ (data_paritychecker[11] ^ data_paritychecker[9])) ^ ((data_paritychecker[7] ^ data_paritychecker[5]) ^ (data_paritychecker[3] ^ data_paritychecker[1])))
Expression totals: 8 of 8 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage                  Hint
               -----------  --------  --------------------------------------  --------------
    data_paritychecker[15]         Y
    data_paritychecker[13]         Y
    data_paritychecker[11]         Y
     data_paritychecker[9]         Y
     data_paritychecker[7]         Y
     data_paritychecker[5]         Y
     data_paritychecker[3]         Y
     data_paritychecker[1]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                  Non-masking condition(s)           

---------  ----------  ----------  --------------------        -------------------------          
 Row   1:           1           1  data_paritychecker[15]_0    -                                  
 Row   2:           1           0  data_paritychecker[15]_1    -                                  
 Row   3:           1           1  data_paritychecker[13]_0    -                                  
 Row   4:           1           0  data_paritychecker[13]_1    -                                  
 Row   5:           1           1  data_paritychecker[11]_0    -                                  
 Row   6:           1           0  data_paritychecker[11]_1    -                                  
 Row   7:           1           1  data_paritychecker[9]_0     -                                  
 Row   8:           1           0  data_paritychecker[9]_1     -                                  
 Row   9:           1           0  data_paritychecker[7]_0     -                                  
Row   10:           1           1  data_paritychecker[7]_1     -                                  
Row   11:           1           1  data_paritychecker[5]_0     -                                  
Row   12:           1           0  data_paritychecker[5]_1     -                                  
Row   13:           1           1  data_paritychecker[3]_0     -                                  
Row   14:           1           0  data_paritychecker[3]_1     -                                  
Row   15:           1           1  data_paritychecker[1]_0     -                                  
Row   16:           1           0  data_paritychecker[1]_1     -                                  

----------------Focused Expression View-----------------
Line       102 Item    1  (count == 7)
Expression totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 7)_0        -                             
  Row   2:          1  (count == 7)_1        -                             

----------------Focused Expression View-----------------
Line       104 Item    1  (i_sclgen_scl_pos_edge || i_sclgen_scl_neg_edge)
Expression totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_pos_edge         Y
  i_sclgen_scl_neg_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   2:          1  i_sclgen_scl_pos_edge_1  -                             
  Row   3:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   4:          1  i_sclgen_scl_neg_edge_1  ~i_sclgen_scl_pos_edge        


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      95        81        14    85.26%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/rx_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Rx.v
    33                                               module RX (
    34                                               
    35                                               input                     i_sys_clk,
    36                                               input                     i_sys_rst,
    37                                               input                     i_sclgen_scl,
    38                                               input                     i_sclgen_scl_pos_edge,
    39                                               input                     i_sclgen_scl_neg_edge,
    40                                               input                     i_ddrccc_rx_en,
    41                                               input                     i_sdahnd_rx_sda,
    42                                               //input     [4:0]           i_bitcnt_rx_bit_count,
    43                                               input        [2:0]        i_ddrccc_rx_mode,
    44                                               input        [4:0]        i_crc_value,
    45                                               input                     i_crc_valid,
    46                                               
    47                                               
    48                                               output  reg  [7:0]        o_regfcrc_rx_data_out,
    49                                               output  reg               o_ddrccc_rx_mode_done,
    50                                               output  reg               o_ddrccc_pre,
    51                                               output  reg               o_ddrccc_error,
    52                                               output  reg               o_crc_en,                 
    53                                               output  reg               o_crc_data_valid,
    54                                               output  reg               o_crc_last_byte
    55                                               //output  reg               o_ddrccc_error_done
    56                                               );
    57                                               
    58                                               
    59                                               
    60                                               
    61                                               
    62                                               
    63                                               
    64                                               
    65                                               /////////////////////////////////rx modes/////////////////////////////////
    66                                               localparam [2:0]
    67                                                                    PREAMBLE            = 3'b000  ,
    68                                                                    CRC_PREAMBLE        = 3'b001  ,
    69                                                                    DESERIALIZING_BYTE  = 3'b011  ,
    70                                                                    CHECK_TOKEN         = 3'b111  ,
    71                                                                    CHECK_PAR_VALUE     = 3'b110  ,
    72                                                                    CHECK_CRC_VALUE     = 3'b010  ,
    73                                                                    ERROR               = 3'b100  ;
    74                                               
    75                                               ////////////////////////////////////////////////////////////////////////////
    76                                               
    77                                               
    78                                               reg [5:0]  count;
    79                                               wire        count_done;
    80                                               reg [15:0] data_paritychecker;
    81                                               reg        byte_num;
    82                                               reg        en;
    83                                               
    84                                               reg [7:0] o_regfcrc_rx_data_out_temp;
    85                                               reg [3:0] token_value_temp;
    86                                               reg [1:0] parity_value_temp;
    87                                               reg [4:0] CRC_value_temp;
    88                                               reg [1:0] crc_pre_temp;
    89                                               wire [1:0] parity_value_calc;
    90                                               
    91                                               wire SCL_edges; 
    92                                               
    93                                               reg badr_flag ,was_disabled ;
    94                                               reg was_pre , was_was_pre , was_was_was_pre ;
    95                                               
    96                                               //////////////////////////////parity calc////////////////////////////////////
    97                                               
    98              1                      13149      assign parity_value_calc[1] =  data_paritychecker[15]^data_paritychecker[13]^data_paritychecker[11]^data_paritychecker[9]^data_paritychecker[7]^data_paritychecker[5]^data_paritychecker[3]^data_paritychecker[1] ;     
    99                                                assign parity_value_calc[0] =  data_paritychecker[14]^data_paritychecker[12]^data_paritychecker[10]^data_paritychecker[8]^data_paritychecker[6]^data_paritychecker[4]^data_paritychecker[2]^data_paritychecker[0] ^ 1 ; 
    100                                              
    101                                              
    102             1                     134579     assign count_done = (count==7)? 1'b1:1'b0 ;
    103                                              
    104             1                    2281223     assign SCL_edges = (i_sclgen_scl_pos_edge || i_sclgen_scl_neg_edge);
    105                                              
    106                                              
    107                                              parameter crc_pre_calc = 2'b01;
    108                                              
    109                                              
    110             1                      89447     always @(posedge i_sys_clk or negedge i_sys_rst) begin 
    111             1                      44724         if (!i_ddrccc_rx_en) badr_flag <= 1'b1 ;
    112             1                      44723         else                 badr_flag <= 1'b0 ; 
    113                                              end
    114             1                      89447     always @(posedge i_sys_clk) was_disabled <= badr_flag ;
    114             2                      89447     
    115                                              
    116                                              
    117                                              
    118                                              
    119                                              
    120                                              ////////////////////////////// Registering data bytes for parity check ////////////////////////////////////
    121                                              
    122                                              /*
    123                                              always @(*)  
    124                                              begin
    125                                                 if ((byte_num == 0) && (count_done))
    126                                                  data_paritychecker[15:8] = o_regfcrc_rx_data_out_temp;
    127                                                 else if ((byte_num == 1) &&  (count_done))
    128                                                  data_paritychecker[7 :0]  = o_regfcrc_rx_data_out_temp;
    129                                                 //else
    130                                                 //data_paritychecker = 0; ////////////////////////////to be revisit 
    131                                              
    132                                              
    133                                              end
    134                                              */
    135             1                      69157     always @(posedge i_sys_clk or negedge i_sys_rst)  
    136                                              begin
    137                                                if(!i_sys_rst)
    138                                              
    139                                                begin
    140             1                          2         data_paritychecker <= 'b0;
    141                                                end
    142                                              
    143                                                else if ((byte_num == 0) && (count_done))
    144             1                      10376        data_paritychecker[15:8] = o_regfcrc_rx_data_out_temp;
    145                                              
    146                                                else if ((byte_num == 1) &&  (count_done ))
    147             1                       9721        data_paritychecker[7:0]  = o_regfcrc_rx_data_out_temp[7:0] ;
    148                                              
    149                                              
    150                                              end
    151                                              
    152                                              
    153                                              
    154             1                    2281224     always @(posedge i_sys_clk or negedge i_sys_rst) 
    155                                              begin
    156                                              
    157                                                if (!i_sys_rst) 
    158                                                 begin
    159                                              
    160             1                          7         o_regfcrc_rx_data_out <= 8'd0;  
    161             1                          7         o_ddrccc_rx_mode_done <= 1'b0;
    162             1                          7         o_ddrccc_pre          <= 1'bz; //should be editted
    163             1                          7         o_ddrccc_error        <= 1'b0;
    164             1                          7         o_crc_en              <= 1'b0;   
    165             1                          7         count                 <= 'b0;
    166             1                          7         byte_num              <= 1'b0;
    167             1                          7       en <= 'b0;
    168             1                          7        o_crc_data_valid      <=  'b0;
    169                                               // parity_value_temp     <= 1'b0;
    170                                               //   o_ddrccc_error_done   <= 1'b0; 
    171                                              
    172                                                 end
    173                                              
    174                                              
    175                                                else if (i_ddrccc_rx_en) 
    176                                                 begin
    177             1                     336239         o_regfcrc_rx_data_out <= 8'd0;  
    178             1                     336239         o_ddrccc_rx_mode_done <= 1'b0;
    179                                                  //o_ddrccc_pre          <= 1'bz;   //should be editted
    180             1                     336239         o_ddrccc_error        <= 1'b0;
    181                                                  //rx_mode_done_flag     <= 1'b0;
    182                                                 // parity_value_temp     <= 1'b0;
    183                                                 // o_crc_data_valid      <= 1'b0;
    184                                                //  o_ddrccc_error_done   <= 1'b0; 
    185             1                     336239       o_crc_en <= 'b0;
    186             1                     336239       o_crc_data_valid <= 'b0;
    187             1                     336239       o_crc_last_byte <= 'b0;
    188                                                
    189                                                 case(i_ddrccc_rx_mode) 
    190                                                
    191                                                
    192                                                  PREAMBLE :          begin
    193             1                      65466                               count                   <= 'b0;
    194                                                            
    195                                                                       if (SCL_edges)
    196                                                                        begin
    197                                                                         //o_ddrccc_pre          <= i_sdahnd_rx_sda;
    198                                                                         //o_ddrccc_rx_mode_done <= 1'b1;
    199                                                                         //rx_mode_done_flag     <= 1'b1;
    200             1                      43104                                byte_num               <= 1'b0;
    201             1                      43104                                count                  <= 'b0;
    202                                                                        end
    203                                                                        else 
    204                                                                        begin
    205                                                            if (!en) begin       // to initialize the shift_reg in crc with poly at the beginning
    206             1                      16391                     o_crc_en <= 'b1;
    207             1                      16391                     o_crc_last_byte <= 'b1;
    208                                                            end
    209             1                       5971                   else o_crc_en <= 'b0;
    210                                                            
    211             1                      22362                                 o_ddrccc_rx_mode_done <= 1'b1;
    212             1                      22362                                 o_ddrccc_pre          <= i_sdahnd_rx_sda;
    213                                                                          end
    214                                                                      end
    215                                                          
    216                                                          
    217                                                   CRC_PREAMBLE:       begin
    218             1                      12564                                 o_ddrccc_rx_mode_done <= 'b0;
    219             1                      12564                   o_crc_en              <= 1'b0; 
    220                                              
    221                                                                          if(SCL_edges)
    222                                                                              begin
    223             1                       6282                                       crc_pre_temp ['d1 - count] <= i_sdahnd_rx_sda;
    224                                                                              end
    225                                                                          else if(count == 'd1)
    226                                                                              begin
    227             1                       3141                                         o_ddrccc_rx_mode_done <= 'b1;
    228             1                       3141                                         count <= 'b0;
    229                                                              
    230                                              
    231                                                                            if((crc_pre_calc[1] == crc_pre_temp) && (crc_pre_calc[0] == i_sdahnd_rx_sda) )
    232             1                       3141                                         o_ddrccc_error<=1'b0;
    233                                                                                else
    234             1                    ***0***                                         o_ddrccc_error<=1'b1;
    235                                                                              end
    236                                              
    237                                                                          else
    238                                                                              begin
    239             1                       3141                                       count <= count + 1;
    240             1                       3141                                       crc_pre_temp['d1 - count] <= i_sdahnd_rx_sda;  
    241                                                                              end
    242                                                                          
    243                                                                      end   
    244                                              
    245                                              
    246                                                    DESERIALIZING_BYTE: begin
    247                                                                         
    248             1                     179443                                 o_ddrccc_rx_mode_done <= 1'b0;
    249             1                     179443                                 o_ddrccc_pre <= 'bz;
    250                                                            
    251                                                            if (!en)
    252             1                      47115                     o_crc_en <= 'b0;
    253                                                            else
    254             1                     132328                     o_crc_en <= 'b1;
    255                                                            
    256                                                                        
    257                                                                         
    258                                                                          
    259                                                                          if(SCL_edges)
    260                                                                             begin
    261                                                                                
    262                                                                                if (was_disabled)begin 
    263             1                       1619                                         count <= count ;
    264                                                                                end 
    265                                                                                else begin 
    266             1                      88912                                         count <= count + 1;
    267                                                                                end 
    268                                                                                
    269                                              
    270                                                                                //count <= count + 1;
    271                                                                                 
    272                                                                              if(count == 'd7)
    273                                                                              begin
    274             1                      11114                                       count <= 'b0;
    275             1                      11114                                       o_crc_data_valid <= 1'b1;
    276             1                      11114                                       o_regfcrc_rx_data_out <= o_regfcrc_rx_data_out_temp;
    277             1                      11114                                       byte_num <= 'b1;
    278                                                               // o_crc_en <= 'b0;
    279                                                                              end
    280                                                                             end
    281                                              
    282                                                                          else 
    283                                                                           begin
    284             1                      88912                                   o_ddrccc_rx_mode_done <= 1'b0;
    285             1                      88912                                   o_regfcrc_rx_data_out_temp['d7 - count] <= i_sdahnd_rx_sda; 
    286                                              
    287                                                                            if(count == 'd7)                    
    288                                                                             begin
    289                                                                                
    290                                                              //  o_crc_data_valid <= 'b1;
    291             1                      11114                                       o_ddrccc_rx_mode_done <= 1'b1;
    292             1                      11114                       en <= 'b1;
    293                                                                 
    294                                                                              end
    295                                              
    296                                                                          end
    297                                                                        end
    298                                              
    299                                              
    300                                              
    301                                                  CHECK_TOKEN :       begin
    302                                                                    
    303             1                      25128                  o_crc_en <= 'b1;
    304             1                      25128                              o_ddrccc_rx_mode_done <= 1'b0;
    305                                              
    306                                                                       if(SCL_edges)
    307                                                                        begin
    308             1                      12564                                 count <= count + 1'b1;
    309                                                                          
    310                                                                          if(count == 'd3)
    311                                                                            begin
    312                                                                             
    313             1                       3141                                     count <= 'b0; 
    314                                              
    315                                                                           /*  if(token_value_temp != 4'hC)
    316                                                                                o_ddrccc_error<=1'b1;
    317                                                                              else
    318                                                                                o_ddrccc_error<=1'b0;*/
    319                                                                                
    320                                              
    321                                                                            end 
    322                                                                        
    323                                                                        end
    324                                              
    325                                                                        else 
    326                                                                        begin
    327             1                      12564                                   token_value_temp['d3 - count] <= i_sdahnd_rx_sda;
    328                                                                            if(count == 'd3) begin
    329             1                       3141                                     o_ddrccc_rx_mode_done <= 1'b1;
    330             1                       3141                     o_crc_data_valid <= 'b0;
    331                                                              if((token_value_temp [3:1]== 'b110)  && (i_sdahnd_rx_sda== 'b0))
    332             1                       3141                                       o_ddrccc_error<=1'b0;
    333                                                                              else
    334             1                    ***0***                                       o_ddrccc_error<=1'b1;
    335                                                              end
    336                                                              
    337                                                                          
    338                                                                        end
    339                                                                      end 
    340                                               
    341                                                  CHECK_PAR_VALUE :    
    342                                                                      begin
    343                                                                       //count <= 'b0;
    344                                                                      
    345             1                      22228                              o_ddrccc_rx_mode_done <= 1'b0;
    346                                              
    347                                                                       if(SCL_edges)
    348                                                                        begin
    349             1                      11114                                 count <= count + 1'b1;
    350                                                                          
    351                                                                          if(count == 'd1)
    352                                                                            begin
    353                                                                             
    354             1                       5557                                     count <= 'b0; 
    355                                              
    356                                                                                                      
    357                                              
    358                                                                            end 
    359                                                                        
    360                                                                        end
    361                                              
    362                                                                        else 
    363                                                                        begin
    364             1                      11114                                   parity_value_temp['d1 - count] <= i_sdahnd_rx_sda;
    365                                                                            if(count == 'd1 ) begin
    366             1                       5557                                     o_ddrccc_rx_mode_done <= 1'b1;  
    367                                                                         if((parity_value_temp [1]== parity_value_calc[1] )  && (i_sdahnd_rx_sda== parity_value_calc[0]))
    368             1                       4760                                       o_ddrccc_error<=1'b0;
    369                                                                              else
    370             1                        797                                       o_ddrccc_error<=1'b1;
    371                                                              end
    372                                                              
    373                                                                          
    374                                                                        end
    375                                                                      end 
    376                                               
    377                                               
    378                                               
    379                                                  CHECK_CRC_VALUE :   begin
    380                                              
    381                                                                       //count <= 'b0;
    382                                                                       //o_crc_en<=1'b1;
    383                                              
    384                                                                       if(SCL_edges)
    385                                                                         begin
    386             1                      15705                                   count <= count + 1'b1;   
    387                                                                            
    388                                                                            if(count == 'd4)
    389                                                                              begin
    390             1                       3141                                      count <= 'b0;
    391                                                                      
    392                                                                               end 
    393                                                                         end
    394                                                                        
    395                                                                        else 
    396                                                                         begin
    397             1                      15705                                CRC_value_temp['d4 - count] <= i_sdahnd_rx_sda;
    398                                                                         if(count == 'd4) 
    399                                                              begin
    400             1                       3141                                       o_ddrccc_rx_mode_done <= 1'b1;
    401             1                       3141                       en <= 'b0;
    402                                                                if((CRC_value_temp[4:1] == i_crc_value[4:1] )  && (i_sdahnd_rx_sda ==i_crc_value[0]))    
    403             1                    ***0***                                          o_ddrccc_error<=1'b0;                  //TO BE IDETED// //IMPORTAANNTT//
    404                                                                                else
    405             1                       3141                                          o_ddrccc_error<=1'b1;
    406                                                                               end
    407                                                             
    408                                                               
    409                                                            else if (count == 'd0) begin
    410             1                       3141                     o_crc_last_byte <= 'b1;
    411             1                       3141                     o_crc_en<=1'b1;
    412                                                              end
    413                                                                                       
    414                                                                         end
    415                                                                       
    416                                                                      end
    417                                              
    418                                              
    419                                                    ERROR:        begin                              //error state: to be revisit during target design//
    420                                                                   
    421                                              
    422                                                                   if (SCL_edges)
    423                                                                    begin
    424             1                    ***0***                               count <= count + 1'b1;
    425                                                                        /*if(!i_sdahnd_rx_sda)
    426                                                                         count <=1'b0;*/
    427                                                                    end
    428                                                                   else if (!i_sdahnd_rx_sda)
    429                                                                    begin 
    430                                                                  
    431             1                    ***0***                            o_ddrccc_rx_mode_done <= 1'b0; 
    432                                                                   //  o_ddrccc_error_done<=1'b0;
    433             1                    ***0***                            count <= 'b0;
    434                                                                    end    
    435                                                                
    436                                              
    437                                              
    438                                                                 
    439                                                                   else if (count=='d37)
    440                                                                      begin 
    441                                                                  
    442             1                    ***0***                              o_ddrccc_rx_mode_done <= 1'b1; 
    443                                                                      // o_ddrccc_error_done<=1'b1;
    444             1                    ***0***                              count <= 'b0;
    445                                                                      end    
    446                                                                  end
    447                                               
    448                                               
    449                                               
    450                                               
    451                                                  default:     begin
    452             1                    ***0***                      o_regfcrc_rx_data_out <= 8'd0;  
    453             1                    ***0***                      o_ddrccc_rx_mode_done <= 1'b0;
    454             1                    ***0***                      o_ddrccc_pre          <= 1'b0;
    455             1                    ***0***                      o_ddrccc_error        <= 1'b0;
    456             1                    ***0***                      o_crc_en              <= 1'b0; 
    457             1                    ***0***                      o_crc_data_valid      <= 1'b0; 

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        168       136        32    80.95%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/rx_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                               CRC_value_temp[4-1]           1           1      100.00 
                                 CRC_value_temp[0]           0           0        0.00 
                                         SCL_edges           1           1      100.00 
                                         badr_flag           1           1      100.00 
                                          byte_num           1           1      100.00 
                                        count[5-3]           0           0        0.00 
                                        count[2-0]           1           1      100.00 
                                        count_done           1           1      100.00 
                                   crc_pre_temp[1]           1           1      100.00 
                                   crc_pre_temp[0]           0           0        0.00 
                          data_paritychecker[15-8]           1           1      100.00 
                             data_paritychecker[7]           0           1       50.00 
                           data_paritychecker[6-0]           1           1      100.00 
                                                en           1           1      100.00 
                                       i_crc_valid           0           1       50.00 
                                  i_crc_value[0-4]           0           1       50.00 
                                    i_ddrccc_rx_en           1           1      100.00 
                             i_ddrccc_rx_mode[0-2]           1           1      100.00 
                                      i_sclgen_scl           1           1      100.00 
                             i_sclgen_scl_neg_edge           1           1      100.00 
                             i_sclgen_scl_pos_edge           1           1      100.00 
                                   i_sdahnd_rx_sda           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                  o_crc_data_valid           1           1      100.00 
                                          o_crc_en           1           1      100.00 
                                   o_crc_last_byte           1           1      100.00 
                                    o_ddrccc_error           1           1      100.00 
                                      o_ddrccc_pre           1           1      100.00 
                             o_ddrccc_rx_mode_done           1           1      100.00 
                        o_regfcrc_rx_data_out[7-0]           1           1      100.00 
                   o_regfcrc_rx_data_out_temp[7-0]           1           1      100.00 
                            parity_value_calc[0-1]           1           1      100.00 
                            parity_value_temp[1-0]           1           1      100.00 
                             token_value_temp[3-0]           0           0        0.00 
                                      was_disabled           1           1      100.00 
                                           was_pre           0           0        0.00 
                                       was_was_pre           0           0        0.00 
                                   was_was_was_pre           0           0        0.00 

Total Node Count     =         84 
Toggled Node Count   =         64 
Untoggled Node Count =         20 

Toggle Coverage      =      80.95% (136 of 168 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/tx_dut
=== Design Unit: work.tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       107        98         9    91.58%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/tx_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Tx.v
------------------------------------IF Branch------------------------------------
    69                                     52041     Count coming in to IF
    69              1                      20000     	if (i_ddrccc_special_data == 7'b111_1110 ) begin  // 7E 
    72              1                      32041     	else rd_wr_flag_BADR = rd_wr_flag ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                     74069     Count coming in to IF
    78              1                      24045     assign P1 = (parity_flag)? P1_data : P1_cmdword ; 
    78              2                      50024     assign P1 = (parity_flag)? P1_data : P1_cmdword ; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                     30532     Count coming in to IF
    79              1                      17830     assign P0 = (parity_flag)? P0_data : P0_cmdword ;
    79              2                      12702     assign P0 = (parity_flag)? P0_data : P0_cmdword ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                   2281223     Count coming in to IF
    90              1                          6     		if(~i_sys_rst) begin 
    102             1                    1815143     		else if (i_ddrccc_tx_en) begin
    659             1                     466074     		else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    109                                  1815143     Count coming in to CASE
    113             1                     232946     		serializing_zeros : begin
    152             1                      54217     		one : begin
    178             1                      25402     		 zero : begin
    203             1                     132669     		special_preambles : begin
    288             1                     160000     		 CCC_value :  begin
    335             1                     377728     		serializing_data :  begin
    384             1                     266224     		serializing_address :  begin
    427             1                     133772     		 calculating_Parity : begin
    459             1                     101608     		token_CRC :	 begin
    532             1                     127010     		CRC_value :  begin
    591             1                     113280     		  restart_Pattern: begin
    619             1                      90287     		exit_Pattern: begin
                                         ***0***     All False Count
Branch totals: 12 hits of 13 branches = 92.30%

------------------------------------IF Branch------------------------------------
    119                                   232946     Count coming in to IF
    119             1                     116473     		 if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    142             1                      16639     			else if ( counter == 'd6 )
                                           99834     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                   116473     Count coming in to IF
    122             1                      16639     		    if ( (!reset_counter_flag) )
    129             1                      99834     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                    99834     Count coming in to IF
    131             1                      16639     			     if ( counter == 'd5 ) begin 
                                           83195     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                    54217     Count coming in to IF
    156             1                      26299     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    168             1                      27918     			else if ( counter == 'd0 )
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    159                                    26299     Count coming in to IF
    159             1                      26299     		     if (  (!reset_counter_flag) )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    182                                    25402     Count coming in to IF
    182             1                      12701     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    193             1                      12701     			else if ( counter == 'd0 )
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    184                                    12701     Count coming in to IF
    184             1                      12701     		     if ( (!reset_counter_flag) )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    208                                   132669     Count coming in to IF
    208             1                      63990     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    230             1                      29340     			else if ( counter == 'd1 )
                                           39339     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                    63990     Count coming in to IF
    211             1                      34650     		    if ( (!reset_counter_flag) )
    218             1                      29340     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                    29340     Count coming in to IF
    222             1                      29340     			    if ( counter == 'd0 ) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    294                                   160000     Count coming in to IF
    294             1                      80000     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    315             1                      10000     	 else if ( counter == 'd7 )
                                           70000     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    296                                    80000     Count coming in to IF
    296             1                      10000     		    if ((!reset_counter_flag) )
    304             1                      70000     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    308                                    70000     Count coming in to IF
    308             1                      10000     			    if ( counter == 'd6 )
                                           60000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    320                                    10000     Count coming in to IF
    320             1                      10000     			 if (!first_byte_full)
    325             1                    ***0***     			 else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    342                                   377728     Count coming in to IF
    342             1                     188864     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    363             1                      23608     	 else if ( counter == 'd7 )
                                          165256     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    344                                   188864     Count coming in to IF
    344             1                      23608     		    if (  (!reset_counter_flag) )
    352             1                     165256     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    356                                   165256     Count coming in to IF
    356             1                      23608     			    if ( counter == 'd6 ) begin
                                          141648     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    368                                    23608     Count coming in to IF
    368             1                       6804     			 if (!first_byte_full)
    373             1                      16804     			 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    391                                   266224     Count coming in to IF
    391             1                     133112     		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    414             1                      16639     			else if ( (counter == 'd7) )
                                          116473     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    393                                   133112     Count coming in to IF
    393             1                      16639     		    if (  (!reset_counter_flag) )
    402             1                     116473     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    406                                   116473     Count coming in to IF
    406             1                      16639     			    if ( counter == 'd6 ) begin
                                           99834     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    429                                   133772     Count coming in to IF
    429             1                      66886     		   if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    448             1                      33443     			else if ( counter == 1 )
                                           33443     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    432                                    66886     Count coming in to IF
    432             1                      33443     		     if (  (!reset_counter_flag))
    438             1                      33443     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    442                                    33443     Count coming in to IF
    442             1                      33443     			    if ( counter == 'd0 )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    467                                   101608     Count coming in to IF
    467             1                      50804     		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    492             1                      12701     			else if ( counter == 3 )
                                           38103     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    470                                    50804     Count coming in to IF
    470             1                      12701     		    if ( (!reset_counter_flag))
    479             1                      38103     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    483                                    38103     Count coming in to IF
    483             1                      12701     			    if ( counter == 'd2 )
                                           25402     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    535                                   127010     Count coming in to IF
    535             1                      63505     		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    552             1                      12701     			else if ( counter == 'd4 )
                                           50804     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    537                                    63505     Count coming in to IF
    537             1                      12701     		     if ( (!reset_counter_flag))
    543             1                      50804     			   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    547                                    50804     Count coming in to IF
    547             1                      12701     			    if ( counter == 'd3 )
                                           38103     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    593                                   113280     Count coming in to IF
    593             1                      56640     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    612             1                      11328     	    else if ( counter == 'd4 )   //before: 5
                                           45312     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    595                                    56640     Count coming in to IF
    595             1                      11328     		     if (!reset_counter_flag)
    602             1                      45312     			   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    607                                    45312     Count coming in to IF
    607             1                      11328     			     if ( counter == 'd3 )  //before : 4
                                           33984     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    621                                    90287     Count coming in to IF
    621             1                      47799     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    641             1                    ***0***     	    else if ( counter == 'd8 ) begin //7
    647             1                       5311     		else if ( counter == 'd7 )  begin  
                                           37177     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    623                                    47799     Count coming in to IF
    623             1                       5311     		     if (!reset_counter_flag)
    630             1                      42488     			 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    634                                    42488     Count coming in to IF
    634             1                       5311     			     if ( counter == 'd7 )  begin  
                                           37177     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      48        43         5    89.58%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/tx_dut --

  File Tx.v
----------------Focused Condition View-------------------
Line       69 Item    1  (i_ddrccc_special_data == 126)
Condition totals: 1 of 1 input term covered = 100.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (i_ddrccc_special_data == 126)         Y

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (i_ddrccc_special_data == 126)_0  -                             
  Row   2:          1  (i_ddrccc_special_data == 126)_1  -                             

----------------Focused Condition View-------------------
Line       119 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       131 Item    1  (counter == 5)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 5)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 5)_0      -                             
  Row   2:          1  (counter == 5)_1      -                             

----------------Focused Condition View-------------------
Line       142 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       156 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       168 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       182 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       193 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       208 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       222 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       230 Item    1  (counter == 1)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 1)_0      -                             
  Row   2:          1  (counter == 1)_1      -                             

----------------Focused Condition View-------------------
Line       294 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       308 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       315 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       342 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       356 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       363 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       391 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       406 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       414 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       429 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       442 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       448 Item    1  (counter == 1)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 1)_0      -                             
  Row   2:          1  (counter == 1)_1      -                             

----------------Focused Condition View-------------------
Line       467 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       483 Item    1  (counter == 2)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 2)_0      -                             
  Row   2:          1  (counter == 2)_1      -                             

----------------Focused Condition View-------------------
Line       492 Item    1  (counter == 3)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 3)_0      -                             
  Row   2:          1  (counter == 3)_1      -                             

----------------Focused Condition View-------------------
Line       535 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       547 Item    1  (counter == 3)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 3)_0      -                             
  Row   2:          1  (counter == 3)_1      -                             

----------------Focused Condition View-------------------
Line       552 Item    1  (counter == 4)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 4)_0      -                             
  Row   2:          1  (counter == 4)_1      -                             

----------------Focused Condition View-------------------
Line       593 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       607 Item    1  (counter == 3)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 3)_0      -                             
  Row   2:          1  (counter == 3)_1      -                             

----------------Focused Condition View-------------------
Line       612 Item    1  (counter == 4)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 4)_0      -                             
  Row   2:          1  (counter == 4)_1      -                             

----------------Focused Condition View-------------------
Line       621 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       634 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       641 Item    1  (counter == 8)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 8)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 8)_0      -                             
  Row   2:    ***0***  (counter == 8)_1      -                             

----------------Focused Condition View-------------------
Line       647 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22        21         1    95.45%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb/tx_dut --

  File Tx.v
-----------Focused Expression View (Bimodal)------------
Line       77 Item    1  ((A[6] ^ A[4]) ^ A[2])
Expression totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage                  Hint
 -----------  --------  --------------------------------------  --------------
        A[6]         Y
        A[4]         Y
        A[2]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  A[6]_0                -                                  
 Row   2:           0           1  A[6]_1                -                                  
 Row   3:           1           0  A[4]_0                -                                  
 Row   4:           1           1  A[4]_1                -                                  
 Row   5:           1           0  A[2]_0                -                                  
 Row   6:           1           1  A[2]_1                -                                  

-----------Focused Expression View (Bimodal)------------
Line       78 Item    1  (parity_flag? P1_data: P1_cmdword)
Expression totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage                  Hint
    -----------  --------  --------------------------------------  --------------
    parity_flag         Y
        P1_data         Y
     P1_cmdword         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  parity_flag_0         -                                  
 Row   2:           0           1  parity_flag_1         -                                  
 Row   3:           1           0  P1_data_0             parity_flag                        
 Row   4:           0           1  P1_data_1             parity_flag                        
 Row   5:           1           0  P1_cmdword_0          ~parity_flag                       
 Row   6:           0           1  P1_cmdword_1          ~parity_flag                       

-----------Focused Expression View (Bimodal)------------
Line       79 Item    1  (parity_flag? P0_data: P0_cmdword)
Expression totals: 2 of 3 input terms covered = 66.66%

     Input Term   Covered  Reason for no coverage                  Hint
    -----------  --------  --------------------------------------  --------------
    parity_flag         Y
        P0_data         Y
     P0_cmdword         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  parity_flag_0         -                                  
 Row   2:           1           1  parity_flag_1         -                                  
 Row   3:           1           0  P0_data_0             parity_flag                        
 Row   4:           0           1  P0_data_1             parity_flag                        
 Row   5:           0           0  P0_cmdword_0          ~parity_flag                       
 Row   6:           0           1  P0_cmdword_1          ~parity_flag                       

-----------Focused Expression View (Bimodal)------------
Line       81 Item    1  ((rd_wr_flag_BADR ^ (A[7] ^ A[5])) ^ (A[3] ^ A[1]))
Expression totals: 5 of 5 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
    rd_wr_flag_BADR         Y
               A[7]         Y
               A[5]         Y
               A[3]         Y
               A[1]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  rd_wr_flag_BADR_0     -                                  
 Row   2:           0           1  rd_wr_flag_BADR_1     -                                  
 Row   3:           1           0  A[7]_0                -                                  
 Row   4:           0           1  A[7]_1                -                                  
 Row   5:           1           0  A[5]_0                -                                  
 Row   6:           0           1  A[5]_1                -                                  
 Row   7:           1           0  A[3]_0                -                                  
 Row   8:           0           1  A[3]_1                -                                  
 Row   9:           1           1  A[1]_0                -                                  
Row   10:           0           1  A[1]_1                -                                  

-----------Focused Expression View (Bimodal)------------
Line       83 Item    1  (((D1[7] ^ D1[5]) ^ (D1[3] ^ D1[1])) ^ ((D2[7] ^ D2[5]) ^ (D2[3] ^ D2[1])))
Expression totals: 8 of 8 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage                  Hint
 -----------  --------  --------------------------------------  --------------
       D1[7]         Y
       D1[5]         Y
       D1[3]         Y
       D1[1]         Y
       D2[7]         Y
       D2[5]         Y
       D2[3]         Y
       D2[1]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  D1[7]_0               -                                  
 Row   2:           1           1  D1[7]_1               -                                  
 Row   3:           1           1  D1[5]_0               -                                  
 Row   4:           0           1  D1[5]_1               -                                  
 Row   5:           0           1  D1[3]_0               -                                  
 Row   6:           1           1  D1[3]_1               -                                  
 Row   7:           1           0  D1[1]_0               -                                  
 Row   8:           0           1  D1[1]_1               -                                  
 Row   9:           1           1  D2[7]_0               -                                  
Row   10:           1           0  D2[7]_1               -                                  
Row   11:           1           1  D2[5]_0               -                                  
Row   12:           0           1  D2[5]_1               -                                  
Row   13:           1           1  D2[3]_0               -                                  
Row   14:           1           0  D2[3]_1               -                                  
Row   15:           1           1  D2[1]_0               -                                  
Row   16:           1           0  D2[1]_1               -                                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     148       144         4    97.29%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/tx_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Tx.v
    1                                                module tx (
    2                                                input        i_sys_clk,
    3                                                input        i_sys_rst,
    4                                                input        i_ddrccc_tx_en,
    5                                                input        i_sclgen_scl_pos_edge,
    6                                                input        i_sclgen_scl_neg_edge,
    7                                                input [3:0]  i_ddrccc_tx_mode,
    8                                                input [7:0]  i_regf_tx_parallel_data, 
    9                                                input [7:0]  i_ddrccc_special_data, // special from ddr or ccc (address or ccc value)  
    10                                               input [4:0]  i_crc_crc_value, //separate calculation of crc (of what serialized) in another block 
    11                                               input        i_crc_data_valid,
    12                                               input        i_regf_read_n_write_bit,
    13                                               
    14                                               
    15                                               output reg        o_sdahnd_serial_data, //SDA
    16                                               output reg        o_ddrccc_mode_done,
    17                                               output reg        o_crc_en, 
    18                                               output reg [7:0]  o_crc_parallel_data ,//sending byte byte of what serialized for crc block
    19                                               output reg        o_crc_last_byte,
    20                                               output reg        o_crc_data_valid
    21                                               );
    22                                               
    23                                               
    24                                               // tx modes needed  
    25                                               localparam [3:0]  special_preambles = 'b0000, 		//'d0			//2'b01 
    26                                                                 serializing_address = 'b0001, 	//'d1			//address of target
    27                                                   			  serializing_zeros = 'b0011 ,  	//'d3			//7-zeros in the first byte of cmd word        
    28                                                                 one = 'b0010, 					//'d2			// for representing preamble bit or reading_or_writing bit  
    29                                                                 zero = 'b0110, 					//'d6			// for representing preamble bit or reading_or_writing bit
    30                                               				  serializing_data = 'b0111, 		//'d7			//data byte from reg to be serialized
    31                                               				  CCC_value = 'b0101 , 				//'d5			//special data in case of transmitting CCC
    32                                               				  calculating_Parity = 'b0100,  	//'d4			//parity of word serialized either cmd word or data word
    33                                               				  token_CRC = 'b1100, 				//'d12			//special bits 4'b1100
    34                                               				  CRC_value = 'b1101, 				//'d13			//CRC value arrived of data serialized
    35                                                                 restart_Pattern = 'b1111,			//'d15
    36                                                                 exit_Pattern = 'b1110;			//'d14
    37                                               
    38                                               
    39                                               /**special values*/			  
    40              1                          1     reg [1:0] special_preamble = 'b01 ;
    41              1                          1     reg [3:0] token = 4'b1100;
    42              1                          1     reg [6:0] reserved =7'b0000000; //00//
    43                                               
    44                                               
    45                                               /**internal signals*/
    46                                               wire parity_adj; 
    47                                               wire [7:0] A; //CMD_Word_Second_Byte
    48                                               wire P1, P0; //parity bits to be serialized
    49                                               wire P1_cmdword, P0_cmdword; //parity bits of cmdword
    50                                               wire P1_data, P0_data; //parity bits of data
    51                                               wire [1:0] P;
    52                                               reg [7:0] D1, D2; //first_and_second_Data_Bytes
    53                                               reg	crc_indicator ; //00//
    54                                               reg [4:0] crc_temp ; //00//
    55                                               reg [4:0] crc; //00//
    56                                               
    57                                               
    58                                               
    59                                               /**helpful flags*/
    60                                               integer counter;
    61                                               reg reset_counter_flag;
    62                                               reg rd_wr_flag; //storing rd_or_wr bit for calculating (parity adj) and (cmd word parity)
    63                                               reg parity_flag; //to distinguish parity is calculated for cmd or data
    64                                               reg first_byte_full; //to distinguish tx is serializing first byte or second byte
    65                                               wire [3:0] tmp_restart ;
    66                                               reg rd_wr_flag_BADR ;
    67                                               
    68              1                      52041     always @(*) begin 
    69                                               	if (i_ddrccc_special_data == 7'b111_1110 ) begin  // 7E 
    70              1                      20000     		rd_wr_flag_BADR = 1'b0 ;
    71                                               	end 
    72              1                      32041     	else rd_wr_flag_BADR = rd_wr_flag ;
    73                                               end 
    74                                               
    75                                               assign tmp_restart = 4'b 0101;
    76                                               assign A = {i_ddrccc_special_data[6:0],parity_adj} ; 
    77              1                      25289     assign parity_adj =  A[6] ^ A[4] ^ A[2]  ;
    78              1                      74070     assign P1 = (parity_flag)? P1_data : P1_cmdword ; 
    79              1                      30534     assign P0 = (parity_flag)? P0_data : P0_cmdword ;
    80                                               assign P = {P1,P0} ;
    81              1                      51242     assign P1_cmdword = rd_wr_flag_BADR ^ A[7] ^ A[5] ^ A[3] ^ A[1] ;
    82                                               assign P0_cmdword =  1 ;
    83              1                      22508     assign P1_data = D1[7] ^ D1[5] ^ D1[3] ^ D1[1] ^ D2[7] ^ D2[5] ^ D2[3] ^ D2[1] ;
    84                                               assign P0_data = D1[6] ^ D1[4] ^ D1[2] ^ D1[0] ^ D2[6] ^ D2[4] ^ D2[2] ^ D2[0] ^ 1 ; 
    85                                               
    86                                               
    87              1                    2281223      always @ (posedge i_sys_clk or negedge i_sys_rst)
    88                                               	begin 
    89                                               	
    90                                               		if(~i_sys_rst) begin 
    91              1                          6     		    o_sdahnd_serial_data<= 1;
    92              1                          6             o_ddrccc_mode_done<= 0;
    93              1                          6             o_crc_parallel_data<= 0;
    94              1                          6             o_crc_en<= 0;
    95              1                          6     		    counter <= 0;
    96              1                          6     		    reset_counter_flag <= 0;
    97              1                          6     		    parity_flag <= 0;
    98              1                          6     		    first_byte_full <= 0;
    99              1                          6     		    o_crc_en <= 0; 
    100                                              		end 
    101                                              		
    102                                              		else if (i_ddrccc_tx_en) begin
    103                                              		  
    104             1                    1815143     		o_ddrccc_mode_done <= 0;
    105             1                    1815143     		o_crc_data_valid <= 'b0;
    106             1                    1815143     		 o_crc_en <= 'b0;
    107             1                    1815143     		 o_crc_last_byte <= 'b0;
    108                                              		
    109                                              		case (i_ddrccc_tx_mode)
    110                                              		  
    111                                              		  ///////////////////////
    112                                              		  
    113                                              		serializing_zeros : begin
    114                                              		  
    115             1                     232946     		  o_crc_parallel_data <= {i_regf_read_n_write_bit , reserved};
    116             1                     232946     		  o_crc_en <= 'b1;
    117                                              		//	o_crc_data_valid <= 'b1;
    118                                              
    119                                              		 if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    120                                              		   begin
    121             1                     116473     		    o_sdahnd_serial_data <= 1'b0 ;    
    122                                              		    if ( (!reset_counter_flag) )
    123                                              		      begin
    124             1                      16639                counter <= 'd0;
    125             1                      16639                reset_counter_flag <= 1;
    126             1                      16639     		   o_crc_data_valid <= 'b1;
    127                                                        end
    128                                                        
    129                                              			  else
    130                                              			    begin
    131                                              			     if ( counter == 'd5 ) begin 
    132             1                      16639     			      o_ddrccc_mode_done <= 'b1;
    133                                              				  end
    134             1                      99834     			      counter <= counter + 1;
    135                                              				 // o_crc_data_valid <= 'b0;
    136                                              				 
    137                                              				 
    138                                              			    end
    139                                              			    
    140                                              			 end
    141                                              			 
    142                                              			else if ( counter == 'd6 )
    143                                              			  begin
    144             1                      16639     			 reset_counter_flag <= 0;
    145                                              			 
    146                                              			 end
    147                                              		  
    148                                              		  end
    149                                              	
    150                                              		/////////////////////////////////
    151                                              		  
    152                                              		one : begin
    153                                              		  
    154                                              		//	o_crc_en <= 'b1;
    155             1                      54217     			o_crc_last_byte <= 'b0;
    156                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    157                                              		   begin
    158                                              		     
    159                                              		     if (  (!reset_counter_flag) )
    160                                              		      begin
    161             1                      26299                counter <= 0;
    162             1                      26299                reset_counter_flag <= 1;
    163             1                      26299                o_sdahnd_serial_data <= 1;
    164             1                      26299     			     o_ddrccc_mode_done <= 'b1;
    165                                                        end
    166                                              			 end
    167                                              			 
    168                                              			else if ( counter == 'd0 )
    169                                              			  begin
    170             1                      27918     			 rd_wr_flag <= 'b1;
    171             1                      27918     			 reset_counter_flag <= 0;
    172                                              			 
    173                                              			 end
    174                                              		  end
    175                                              		  
    176                                              		  ////////////////////////////
    177                                              		  
    178                                              		 zero : begin
    179                                              		//  o_crc_en <= 'b1;
    180             1                      25402     			o_crc_last_byte <= 'b0;
    181                                              		  
    182                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    183                                              		   begin
    184                                              		     if ( (!reset_counter_flag) )
    185                                              		      begin
    186             1                      12701                counter <= 'd0;
    187             1                      12701                reset_counter_flag <= 1;
    188             1                      12701        		      o_sdahnd_serial_data <= 0;
    189             1                      12701     			     o_ddrccc_mode_done <= 1;
    190                                                        end
    191                                              			 end
    192                                              			 
    193                                              			else if ( counter == 'd0 )
    194                                              			  begin
    195             1                      12701     			 rd_wr_flag <= 'b0;
    196             1                      12701     			 reset_counter_flag <= 0;
    197                                              			 
    198                                              			 end
    199                                              		  end
    200                                              		  
    201                                              		  /////////////////////////////////////
    202                                              		
    203                                              		special_preambles : begin
    204                                              		 
    205             1                     132669     		o_crc_last_byte <= 'b0;
    206             1                     132669     		counter <= 'd0;   //editttt laila
    207                                              		  
    208                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    209                                              		   begin
    210                                              		        
    211                                              		    if ( (!reset_counter_flag) )
    212                                              		      begin
    213             1                      34650                counter <= 'd0;
    214             1                      34650                reset_counter_flag <= 1;
    215             1                      34650                o_sdahnd_serial_data <= special_preamble['d1] ; 
    216                                                        end
    217                                                        
    218                                              			  else
    219                                              			    begin
    220             1                      29340     			    counter <= counter + 1;
    221             1                      29340     			    o_sdahnd_serial_data <= special_preamble['d0 - counter] ;
    222                                              			    if ( counter == 'd0 ) begin
    223             1                      29340     			       o_ddrccc_mode_done <= 'b1;
    224             1                      29340     				   parity_flag <= 0;  // to make P1=P1_cmd &P1=P0_cmd
    225                                              				   end
    226                                              			    end
    227                                              			    
    228                                              			 end
    229                                              			 
    230                                              			else if ( counter == 'd1 )
    231                                              			  begin
    232             1                      29340     			 reset_counter_flag <= 0;
    233                                              			 
    234                                              			 end
    235                                              			 
    236                                              		 end	
    237                                              		 ////////////////////////////////////
    238                                              		 
    239                                              		/* CCC_value :  begin
    240                                              		  
    241                                              		  o_crc_last_byte <= 'b1;
    242                                              		  o_crc_en <= 'b1;
    243                                              		  crc_indicator <= 'b1;
    244                                              		  crc_temp <= i_crc_crc_value ;
    245                                              
    246                                              			
    247                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    248                                              		   begin    
    249                                              		    if ((!reset_counter_flag) )
    250                                              		      begin
    251                                                         counter <= 'd0;
    252                                                         reset_counter_flag <= 1;
    253                                                         o_sdahnd_serial_data <= i_ddrccc_special_data['d7] ;
    254                                                         end
    255                                                        
    256                                              			  else
    257                                              			    begin
    258                                              			    counter <= counter + 1;
    259                                              			    o_sdahnd_serial_data <= i_ddrccc_special_data['d6 - counter] ;
    260                                              			    if ( counter == 'd6 )
    261                                              					begin
    262                                              			       o_ddrccc_mode_done <= 'b1;
    263                                              				   end
    264                                              			    end
    265                                              			 end
    266                                              			 
    267                                              	 else if ( counter == 'd7 )
    268                                              			begin
    269                                              			 reset_counter_flag <= 0;
    270                                              			 
    271                                              			 parity_flag <= 1;
    272                                              			 if (!first_byte_full)
    273                                              			   begin
    274                                              			    D1 <= i_ddrccc_special_data;
    275                                              			    first_byte_full <= 1;
    276                                              			   end
    277                                              			 else
    278                                              			   begin
    279                                              			    D2 <= i_ddrccc_special_data;
    280                                              			    first_byte_full <= 0;
    281                                              			   end
    282                                              		  end
    283                                              			 
    284                                              	 end	*/
    285                                              		
    286                                              		 ///////////////////////////////////
    287                                              		  		 
    288                                              		 CCC_value :  begin
    289                                              		  
    290             1                     160000     		  o_crc_last_byte <= 'b0;
    291             1                     160000     		  o_crc_en <= 'b1;
    292             1                     160000     		  o_crc_parallel_data <= i_ddrccc_special_data;
    293                                              			
    294                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    295                                              		   begin    
    296                                              		    if ((!reset_counter_flag) )
    297                                              		      begin
    298             1                      10000                counter <= 'd0;
    299             1                      10000                reset_counter_flag <= 1;
    300             1                      10000                o_sdahnd_serial_data <= i_ddrccc_special_data['d7] ;
    301             1                      10000     		   o_crc_data_valid <= 'b1;
    302                                                         end
    303                                                        
    304                                              			  else
    305                                              			    begin
    306             1                      70000     			    counter <= counter + 1;
    307             1                      70000     			    o_sdahnd_serial_data <= i_ddrccc_special_data['d6 - counter] ;
    308                                              			    if ( counter == 'd6 )
    309                                              					begin
    310             1                      10000     			       o_ddrccc_mode_done <= 'b1;
    311                                              				   end
    312                                              			    end
    313                                              			 end
    314                                              			 
    315                                              	 else if ( counter == 'd7 )
    316                                              			begin
    317             1                      10000     			 reset_counter_flag <= 0;
    318                                              			 
    319             1                      10000     			 parity_flag <= 1;
    320                                              			 if (!first_byte_full)
    321                                              			   begin
    322             1                      10000     			    D1 <= i_ddrccc_special_data;
    323             1                      10000     			    first_byte_full <= 1;
    324                                              			   end
    325                                              			 else
    326                                              			   begin
    327             1                    ***0***     			    D2 <= i_ddrccc_special_data;
    328             1                    ***0***     			    first_byte_full <= 0;
    329                                              			   end
    330                                              		  end
    331                                              			 
    332                                              	 end	
    333                                              		
    334                                              		 ///////////////////////////////////
    335                                              		serializing_data :  begin
    336                                              		  
    337             1                     377728     			o_crc_en <= 'b1;
    338             1                     377728     			o_crc_parallel_data <= i_regf_tx_parallel_data;
    339             1                     377728     			o_crc_last_byte <= 'b0;
    340                                              			//o_crc_data_valid <= 'b1;
    341                                              			
    342                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    343                                              		   begin    
    344                                              		    if (  (!reset_counter_flag) )
    345                                              		      begin
    346             1                      23608                counter <= 'd0;
    347             1                      23608                reset_counter_flag <= 1;
    348             1                      23608                o_sdahnd_serial_data <= i_regf_tx_parallel_data['d7] ;
    349             1                      23608     		   o_crc_data_valid <= 'b1;
    350                                                         end
    351                                                        
    352                                              			  else
    353                                              			    begin
    354             1                     165256     			    counter <= counter + 1;
    355             1                     165256     			    o_sdahnd_serial_data <= i_regf_tx_parallel_data['d6 - counter] ;
    356                                              			    if ( counter == 'd6 ) begin
    357             1                      23608     			      o_ddrccc_mode_done <= 'b1;
    358                                              				  end
    359                                              				//  o_crc_data_valid <= 'b0;
    360                                              			    end
    361                                              			 end
    362                                              			 
    363                                              	 else if ( counter == 'd7 )
    364                                              			begin
    365             1                      23608     			 reset_counter_flag <= 0;
    366                                              			 
    367             1                      23608     			 parity_flag <= 1;
    368                                              			 if (!first_byte_full)
    369                                              			   begin
    370             1                       6804     			    D1 <= i_regf_tx_parallel_data;
    371             1                       6804     			    first_byte_full <= 1;
    372                                              			   end
    373                                              			 else
    374                                              			   begin
    375             1                      16804     			    D2 <= i_regf_tx_parallel_data;
    376             1                      16804     			    first_byte_full <= 0;
    377                                              			   end
    378                                              		  end
    379                                              			 
    380                                              	 end	
    381                                              	 
    382                                              	 /////////////////////////////
    383                                              		 
    384                                              		serializing_address :  begin
    385                                              
    386             1                     266224     				  o_crc_parallel_data <= A;	 
    387             1                     266224     				  o_crc_en <= 'b1;
    388             1                     266224     				  o_crc_last_byte <= 'b0;			
    389                                              					
    390                                              		
    391                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    392                                              		   begin    
    393                                              		    if (  (!reset_counter_flag) )
    394                                              		      begin
    395             1                      16639                counter <= 'd0;
    396             1                      16639                reset_counter_flag <= 1;
    397             1                      16639                o_sdahnd_serial_data <= A['d7] ;
    398             1                      16639     		   o_crc_data_valid <= 'b1;
    399                                              		  
    400                                                         end
    401                                                        
    402                                              			  else
    403                                              			    begin
    404             1                     116473     			    counter <= counter + 1;
    405             1                     116473     			    o_sdahnd_serial_data <= A['d6 - counter] ;
    406                                              			    if ( counter == 'd6 ) begin
    407             1                      16639     			      o_ddrccc_mode_done <= 'b1;
    408                                              			    end
    409                                              			//	o_crc_data_valid <= 'b0;
    410                                              				end
    411                                              			    
    412                                              			 end
    413                                              			 
    414                                              			else if ( (counter == 'd7) )
    415                                              			  begin
    416             1                      16639     			 reset_counter_flag <= 0;
    417                                              			 
    418                                              			 end
    419                                              			 
    420                                              			 
    421                                              			 
    422                                              		 end	
    423                                              		 
    424                                              		 /////////////////////////////////
    425                                              		 
    426                                              		 
    427                                              		 calculating_Parity : begin
    428             1                     133772     		   o_crc_en <= 'b0;
    429                                              		   if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    430                                              		    begin
    431                                              		      
    432                                              		     if (  (!reset_counter_flag))
    433                                              		     begin
    434             1                      33443               counter <= 'd0;
    435             1                      33443               reset_counter_flag <= 1;
    436             1                      33443               o_sdahnd_serial_data <= P[1];
    437                                                       end
    438                                              			  else
    439                                              			    begin
    440             1                      33443     			    counter <= counter + 1;
    441             1                      33443     			    o_sdahnd_serial_data <= P[(0 - counter)];
    442                                              			    if ( counter == 'd0 )
    443             1                      33443     			      o_ddrccc_mode_done <= 'b1;
    444                                              			    end
    445                                              			    
    446                                              			 end
    447                                              			 
    448                                              			else if ( counter == 1 )
    449                                              			 begin
    450             1                      33443     			  reset_counter_flag <= 0;
    451                                              			  
    452                                              			 end
    453                                              
    454                                              		 end	  
    455                                              		 
    456                                              		 
    457                                              		 /////////////////////////////////
    458                                              				  				  		  
    459                                              		token_CRC :	 begin
    460                                              
    461                                              		/* if (crc_indicator)
    462                                              				crc <= crc_temp;
    463                                              		  else 	
    464                                              				crc <= i_crc_crc_value;*/
    465                                              				
    466                                              
    467                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    468                                              		   begin
    469                                                  
    470                                              		    if ( (!reset_counter_flag))
    471                                              		     begin
    472             1                      12701               counter <= 'd0;
    473             1                      12701               reset_counter_flag <= 1;
    474             1                      12701               o_sdahnd_serial_data <= token[3];
    475             1                      12701     		   o_crc_en <= 'b1;
    476             1                      12701     		   o_crc_last_byte <= 'b1;
    477                                              		  
    478                                              			end
    479                                              			  else
    480                                              			    begin
    481             1                      38103     			    counter <= counter + 1;
    482             1                      38103     			    o_sdahnd_serial_data <= token[(2 - counter)];
    483                                              			    if ( counter == 'd2 )
    484                                              					begin 
    485             1                      12701     			      o_ddrccc_mode_done <= 'b1;
    486                                              					
    487                                              					end
    488                                              			    end
    489                                              			    
    490                                              			 end
    491                                              			 
    492                                              			else if ( counter == 3 )
    493                                              			  begin
    494             1                      12701     			 reset_counter_flag <= 0;
    495                                              			 
    496                                              			 end
    497                                              
    498                                              		 end	 
    499                                              		
    500                                              		/////////////////////////////////////////
    501                                              		 
    502                                              		/*CRC_value :  begin
    503                                              		  crc_indicator <= 'b0;
    504                                              		
    505                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    506                                              		    begin    
    507                                              		     if ( (!reset_counter_flag))
    508                                              		       begin
    509                                              		        o_sdahnd_serial_data <= crc[4]; 
    510                                              				counter <= 'd0;
    511                                              				reset_counter_flag <= 1;  
    512                                                         end
    513                                              			   else
    514                                              			     begin
    515                                              			    counter <= counter + 1;
    516                                              			    o_sdahnd_serial_data <= crc[(3 - counter)];
    517                                              			    if ( counter == 'd3 )
    518                                              			      o_ddrccc_mode_done <= 'b1;
    519                                              			    end
    520                                              			  end
    521                                              			    
    522                                              			else if ( counter == 'd4 )
    523                                              			 begin
    524                                              			  reset_counter_flag <= 0; 
    525                                              			 end
    526                                              			 
    527                                              			 
    528                                              				
    529                                              			 
    530                                              	  end*/
    531                                              	  	 
    532                                              		CRC_value :  begin
    533             1                     127010     		  crc_indicator <= 'b0;
    534                                              		  
    535                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    536                                              		    begin    
    537                                              		     if ( (!reset_counter_flag))
    538                                              		       begin
    539             1                      12701     		        o_sdahnd_serial_data <= i_crc_crc_value[4]; 
    540             1                      12701     				counter <= 'd0;
    541             1                      12701     				reset_counter_flag <= 1;  
    542                                                         end
    543                                              			   else
    544                                              			     begin
    545             1                      50804     			    counter <= counter + 1;
    546             1                      50804     			    o_sdahnd_serial_data <= i_crc_crc_value[(3 - counter)];
    547                                              			    if ( counter == 'd3 )
    548             1                      12701     			      o_ddrccc_mode_done <= 'b1;
    549                                              			    end
    550                                              			  end
    551                                              			    
    552                                              			else if ( counter == 'd4 )
    553                                              			 begin
    554             1                      12701     			  reset_counter_flag <= 0; 
    555                                              			 end
    556                                              			 
    557                                              			 
    558                                              				
    559                                              			 
    560                                              	  end
    561                                              			  
    562                                              			  /////////////////////////////////////////////
    563                                              		/*	  
    564                                              		restart_Pattern: begin
    565                                              			  
    566                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    567                                              		    begin    
    568                                              		     if (!reset_counter_flag)
    569                                              		       begin
    570                                              		        o_sdahnd_serial_data <= 1;
    571                                                          counter <= 'd0;
    572                                                          reset_counter_flag <= 1; 
    573                                                         end
    574                                                         
    575                                              			   else
    576                                              			    begin
    577                                              			     counter <= counter + 1;
    578                                              			     o_sdahnd_serial_data <= !o_sdahnd_serial_data;
    579                                              			     if ( counter == 'd3 )                                //was 4 , modified by laila
    580                                              			      o_ddrccc_mode_done <= 'b1;
    581                                              			    end	  
    582                                              			  end
    583                                              			 
    584                                              	    else if ( counter == 'd4 )
    585                                              			 begin
    586                                              			  reset_counter_flag <= 0;
    587                                              
    588                                              			 end
    589                                              		  end
    590                                              		  */
    591                                              		  restart_Pattern: begin
    592                                              			  
    593                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    594                                              		    begin    
    595                                              		     if (!reset_counter_flag)
    596                                              		       begin
    597             1                      11328     		        o_sdahnd_serial_data <= 1;
    598             1                      11328                 counter <= 'd0;
    599             1                      11328                 reset_counter_flag <= 1; 
    600                                                         end
    601                                                         
    602                                              			   else
    603                                              			    begin
    604             1                      45312     			     counter <= counter + 1;
    605                                              			    //  12 / 6 / 2024
    606             1                      45312     			    o_sdahnd_serial_data <= tmp_restart[(3 - counter)];
    607                                              			     if ( counter == 'd3 )  //before : 4
    608             1                      11328     			      o_ddrccc_mode_done <= 'b1;
    609                                              			    end	  
    610                                              			  end
    611                                              			 
    612                                              	    else if ( counter == 'd4 )   //before: 5
    613                                              			 begin
    614             1                      11328     			  reset_counter_flag <= 0;
    615                                              			 end
    616                                              		  end
    617                                              			  ////////////////////////////////////////////
    618                                              			  
    619                                              		exit_Pattern: begin
    620                                              			  
    621                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    622                                              		    begin    
    623                                              		     if (!reset_counter_flag)
    624                                              		       begin
    625             1                       5311     		        o_sdahnd_serial_data <= 1;
    626             1                       5311                     counter <= 'd0;
    627             1                       5311                     reset_counter_flag <= 1; 
    628                                                             end
    629                                                         
    630                                              			 else
    631                                              			    begin
    632             1                      42488     			     counter <= counter + 1;
    633             1                      42488     			     o_sdahnd_serial_data <= !o_sdahnd_serial_data;
    634                                              			     if ( counter == 'd7 )  begin  
    635                                              			     // o_ddrccc_mode_done <= 'b1;
    636             1                       5311     			      o_sdahnd_serial_data <= 'b0;
    637                                              			end
    638                                              			    end	  
    639                                              			  end
    640                                              			 
    641                                              	    else if ( counter == 'd8 ) begin //7
    642             1                    ***0***     			  reset_counter_flag <= 0;
    643             1                    ***0***     			  o_sdahnd_serial_data <= 'b0;
    644                                              
    645                                              		end
    646                                              
    647                                              		else if ( counter == 'd7 )  begin  
    648             1                       5311     			      o_ddrccc_mode_done <= 'b1;
    649             1                       5311     			      o_sdahnd_serial_data <= 'b0;
    650                                              			end
    651                                              
    652                                              		  end
    653                                              		
    654                                              		////////////////////////////////////////////////
    655                                              		
    656                                              		endcase
    657                                              		end		
    658                                              		
    659                                              		else
    660                                              		  begin
    661             1                     466074     		 	o_sdahnd_serial_data<= 1;
    662             1                     466074     			o_ddrccc_mode_done<= 0;
    663             1                     466074     			o_crc_en<= 0;
    664             1                     466074     		    counter <= 0;
    665             1                     466074     		    reset_counter_flag <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250       165        85    66.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/tx_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            A[0-7]           1           1      100.00 
                                           D1[7-0]           1           1      100.00 
                                           D2[7-0]           1           1      100.00 
                                                P0           1           1      100.00 
                                           P0_data           1           1      100.00 
                                                P1           1           1      100.00 
                                        P1_cmdword           1           1      100.00 
                                           P1_data           1           1      100.00 
                                            P[0-1]           1           1      100.00 
                                     counter[31-4]           0           0        0.00 
                                      counter[3-0]           1           1      100.00 
                                          crc[4-0]           0           0        0.00 
                                     crc_indicator           0           0        0.00 
                                     crc_temp[4-0]           0           0        0.00 
                                   first_byte_full           1           1      100.00 
                              i_crc_crc_value[0-4]           0           1       50.00 
                                  i_crc_data_valid           0           1       50.00 
                        i_ddrccc_special_data[0-7]           1           1      100.00 
                                    i_ddrccc_tx_en           1           1      100.00 
                             i_ddrccc_tx_mode[0-3]           1           1      100.00 
                           i_regf_read_n_write_bit           1           1      100.00 
                      i_regf_tx_parallel_data[0-7]           1           1      100.00 
                             i_sclgen_scl_neg_edge           1           1      100.00 
                             i_sclgen_scl_pos_edge           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                  o_crc_data_valid           1           1      100.00 
                                          o_crc_en           1           1      100.00 
                                   o_crc_last_byte           1           1      100.00 
                          o_crc_parallel_data[7-0]           1           1      100.00 
                                o_ddrccc_mode_done           1           1      100.00 
                              o_sdahnd_serial_data           1           1      100.00 
                                        parity_adj           1           1      100.00 
                                       parity_flag           1           1      100.00 
                                        rd_wr_flag           1           1      100.00 
                                   rd_wr_flag_BADR           1           1      100.00 
                                reset_counter_flag           1           1      100.00 

Total Node Count     =        125 
Toggled Node Count   =         79 
Untoggled Node Count =         46 

Toggle Coverage      =      66.00% (165 of 250 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/crc_dut
=== Design Unit: work.crc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18         6        12    33.33%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/crc_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File crc.v
------------------------------------IF Branch------------------------------------
    28                                     52753     Count coming in to IF
    28              1                          2         if (!i_sys_rst) begin
    36              1                      52751     	else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     52751     Count coming in to IF
    37              1                      11123     		 if (i_txrx_en)
                                           41628     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                     11123     Count coming in to IF
    39              1                      11123     			if (i_txrx_last_byte)
    47              1                    ***0***     			else if (i_txrx_data_valid)
    54              1                    ***0***     			else 
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    56                                   ***0***     Count coming in to IF
    56              1                    ***0***     				if (counter == 'd8)
    61              1                    ***0***     				else 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    100                                        1     Count coming in to CASE
    101             1                          1     	'd0:	feedback = temp[7] ^ shift_reg[4] ;
    102             1                    ***0***     	'd1:	feedback = temp[6] ^ shift_reg[4] ;
    103             1                    ***0***     	'd2:	feedback = temp[5] ^ shift_reg[4] ;
    104             1                    ***0***     	'd3:	feedback = temp[4] ^ shift_reg[4] ;
    105             1                    ***0***     	'd4:	feedback = temp[3] ^ shift_reg[4] ;
    106             1                    ***0***     	'd5:	feedback = temp[2] ^ shift_reg[4] ;
    107             1                    ***0***     	'd6:	feedback = temp[1] ^ shift_reg[4] ;
    108             1                    ***0***     	'd7:	feedback = temp[0] ^ shift_reg[4] ;
    110             1                    ***0***     	default : feedback = 'b0;
Branch totals: 1 hit of 9 branches = 11.11%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/crc_dut --

  File crc.v
----------------Focused Condition View-------------------
Line       56 Item    1  (counter == 8)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 8)_0      -                             
  Row   2:    ***0***  (counter == 8)_1      -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     18         0        18     0.00%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb/crc_dut --

  File crc.v
-----------Focused Expression View (Bimodal)------------
Line       65 Item    1  (shift_reg[1] ^ feedback)
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    shift_reg[1]         N  No hits                                Hit '_0' and '_1' for different outputs
        feedback         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  shift_reg[1]_0        -                                  
 Row   2:           0           0  shift_reg[1]_1        -                                  
 Row   3:           0           0  feedback_0            -                                  
 Row   4:           0           0  feedback_1            -                                  

-----------Focused Expression View (Bimodal)------------
Line       101 Item    1  (temp[7] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[7]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[7]_0             -                                  
 Row   2:           0           0  temp[7]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       102 Item    1  (temp[6] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[6]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[6]_0             -                                  
 Row   2:           0           0  temp[6]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       103 Item    1  (temp[5] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[5]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[5]_0             -                                  
 Row   2:           0           0  temp[5]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       104 Item    1  (temp[4] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[4]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[4]_0             -                                  
 Row   2:           0           0  temp[4]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       105 Item    1  (temp[3] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[3]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[3]_0             -                                  
 Row   2:           0           0  temp[3]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       106 Item    1  (temp[2] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[2]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[2]_0             -                                  
 Row   2:           0           0  temp[2]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       107 Item    1  (temp[1] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[1]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[1]_0             -                                  
 Row   2:           0           0  temp[1]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       108 Item    1  (temp[0] ^ shift_reg[4])
Expression totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[0]         N  No hits                                Hit '_0' and '_1' for different outputs
    shift_reg[4]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  temp[0]_0             -                                  
 Row   2:           0           0  temp[0]_1             -                                  
 Row   3:           0           0  shift_reg[4]_0        -                                  
 Row   4:           0           0  shift_reg[4]_1        -                                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        11        19    36.66%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/crc_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File crc.v
    1                                                module crc (
    2                                                    input 		wire 		i_sys_clk,
    3                                                    input 		wire 		i_sys_rst,
    4                                                    input 		wire 		i_txrx_en,
    5                                                	input       wire        i_txrx_data_valid,
    6                                                	input 		wire 		i_txrx_last_byte,
    7                                                    input 		wire [7:0]  i_txrx_data,
    8                                                    output 		reg  [4:0]  o_txrx_crc_value,
    9                                                    output 		reg 		o_txrx_crc_valid
    10                                               );
    11                                               
    12                                               
    13                                               parameter POLY = 6'b100101;
    14                                               parameter POLY_WIDTH = 6;
    15                                               parameter seed = 6'b011111;
    16                                               
    17                                               
    18                                               
    19                                               reg [POLY_WIDTH-2:0] shift_reg ;
    20                                               reg [3:0] counter;
    21                                               reg feedback;
    22                                               reg [7:0] temp;
    23                                                
    24                                               
    25                                               
    26                                               
    27              1                      52753     always @(posedge i_sys_clk or negedge i_sys_rst) begin
    28                                                   if (!i_sys_rst) begin
    29                                                       
    30              1                          2             shift_reg <= seed;
    31              1                          2             counter   <= 'd0;
    32              1                          2             o_txrx_crc_valid <= 'd0;
    33              1                          2     		o_txrx_crc_value <= 'd0;
    34                                               		end 
    35                                               	
    36                                               	else	begin
    37                                               		 if (i_txrx_en)
    38                                               			begin
    39                                               			if (i_txrx_last_byte)
    40                                               				begin
    41              1                      11123     					counter <= 'd0;
    42              1                      11123     					o_txrx_crc_valid <= 'd1;
    43              1                      11123     					o_txrx_crc_value <= shift_reg [4:0];
    44              1                      11123     					shift_reg <= seed;
    45                                               					
    46                                               				end
    47                                               			else if (i_txrx_data_valid)
    48                                               				begin
    49              1                    ***0***     					temp <= i_txrx_data;
    50              1                    ***0***     					o_txrx_crc_valid <= 'd0;
    51              1                    ***0***     					counter <= 'd0;
    52                                               				end
    53                                               				
    54                                               			else 
    55                                               				begin 
    56                                               				if (counter == 'd8)
    57                                               					begin
    58                                               					//	counter <= 'd0;
    59              1                    ***0***     						o_txrx_crc_valid <= 'd0;
    60                                               					end
    61                                               				else 
    62                                               					begin 
    63              1                    ***0***     						shift_reg[4] <= shift_reg[3]  ;     
    64              1                    ***0***     						shift_reg[3] <= shift_reg[2] 			; 
    65              1                    ***0***     						shift_reg[2] <= shift_reg[1] ^ feedback ;
    66              1                    ***0***     						shift_reg[1] <= shift_reg[0] ;
    67              1                    ***0***     						shift_reg[0] <= feedback ;
    68              1                    ***0***     						counter <= counter + 'd1;
    69              1                    ***0***     						o_txrx_crc_valid <= 'd0;
    70                                               					end
    71                                               					
    72                                               				
    73                                               				end
    74                                               				
    75                                               			end
    76                                               			
    77                                               			
    78                                               		/*else
    79                                               				begin
    80                                               						counter <= 'd0;
    81                                               						o_txrx_crc_valid <= 'd0;
    82                                               						shift_reg <= POLY;
    83                                               				end*/
    84                                               				
    85                                               				
    86                                               				
    87                                               		
    88                                               		end
    89                                               		
    90                                               	end
    91                                               	
    92                                               	
    93                                               	
    94                                               
    95                                               
    96                                               
    97                                               
    98              1                          1     always @(*) begin
    99                                                
    100                                              	 case (counter) 
    101             1                          1     	'd0:	feedback = temp[7] ^ shift_reg[4] ;
    102             1                    ***0***     	'd1:	feedback = temp[6] ^ shift_reg[4] ;
    103             1                    ***0***     	'd2:	feedback = temp[5] ^ shift_reg[4] ;
    104             1                    ***0***     	'd3:	feedback = temp[4] ^ shift_reg[4] ;
    105             1                    ***0***     	'd4:	feedback = temp[3] ^ shift_reg[4] ;
    106             1                    ***0***     	'd5:	feedback = temp[2] ^ shift_reg[4] ;
    107             1                    ***0***     	'd6:	feedback = temp[1] ^ shift_reg[4] ;
    108             1                    ***0***     	'd7:	feedback = temp[0] ^ shift_reg[4] ;
    109                                              	
    110             1                    ***0***     	default : feedback = 'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        29        45    39.18%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/crc_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      counter[3-0]           0           0        0.00 
                                          feedback           0           0        0.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                  i_txrx_data[0-7]           1           1      100.00 
                                 i_txrx_data_valid           0           0        0.00 
                                         i_txrx_en           1           1      100.00 
                                  i_txrx_last_byte           1           1      100.00 
                                  o_txrx_crc_valid           0           1       50.00 
                             o_txrx_crc_value[4-0]           0           1       50.00 
                                    shift_reg[4-0]           0           0        0.00 
                                         temp[7-0]           0           0        0.00 

Total Node Count     =         37 
Toggled Node Count   =         11 
Untoggled Node Count =         26 

Toggle Coverage      =      39.18% (29 of 74 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_1
=== Design Unit: work.mux1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
------------------------------------IF Branch------------------------------------
    9                                     173941     Count coming in to IF
    9               1                      61991     		if (en)
    11              1                     111950     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
    1                                                module mux1 (
    2                                                input tx,rx,en,
    3                                                output reg y 
    4                                                );
    5                                                
    6                                                
    7               1                     173941     always @ (*) 
    8                                                	begin 
    9                                                		if (en)
    10              1                      61991     			y = tx;
    11                                               		else 
    12              1                     111950     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                                rx           1           1      100.00 
                                                tx           1           1      100.00 
                                                 y           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_2
=== Design Unit: work.mux1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
------------------------------------IF Branch------------------------------------
    9                                     109191     Count coming in to IF
    9               1                      50303     		if (en)
    11              1                      58888     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
    1                                                module mux1 (
    2                                                input tx,rx,en,
    3                                                output reg y 
    4                                                );
    5                                                
    6                                                
    7               1                     109191     always @ (*) 
    8                                                	begin 
    9                                                		if (en)
    10              1                      50303     			y = tx;
    11                                               		else 
    12              1                      58888     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                                rx           1           1      100.00 
                                                tx           1           1      100.00 
                                                 y           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_3
=== Design Unit: work.mux1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
------------------------------------IF Branch------------------------------------
    9                                     200725     Count coming in to IF
    9               1                      47290     		if (en)
    11              1                     153435     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
    1                                                module mux1 (
    2                                                input tx,rx,en,
    3                                                output reg y 
    4                                                );
    5                                                
    6                                                
    7               1                     200725     always @ (*) 
    8                                                	begin 
    9                                                		if (en)
    10              1                      47290     			y = tx;
    11                                               		else 
    12              1                     153435     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         6         2    75.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                                rx           1           1      100.00 
                                                tx           1           1      100.00 
                                                 y           0           0        0.00 

Total Node Count     =          4 
Toggled Node Count   =          3 
Untoggled Node Count =          1 

Toggle Coverage      =      75.00% (6 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_8
=== Design Unit: work.mux8
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_8

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux8.v
------------------------------------IF Branch------------------------------------
    10                                    124413     Count coming in to IF
    10              1                      44043     		if (en)
    12              1                      80370     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_8 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux8.v
    1                                                module mux8 (
    2                                                input [7:0] tx,rx,
    3                                                input en,
    4                                                output reg [7:0] y 
    5                                                );
    6                                                
    7                                                
    8               1                     124413     always @ (*) 
    9                                                	begin 
    10                                               		if (en)
    11              1                      44043     			y = tx;
    12                                               		else 
    13              1                      80370     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_8 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                           rx[0-7]           1           1      100.00 
                                           tx[0-7]           1           1      100.00 
                                            y[7-0]           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /CCC_Handler_tb
=== Design Unit: work.CCC_Handler_tb
=================================================================================

Assertion Coverage:
    Assertions                       9         9         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/CCC_Handler_tb/#ublk#247440018#2957/immed__2959
                     CCC_Handler_tb_final.sv(2959)
                                                        0          1
/CCC_Handler_tb/check_cmd_word/#ublk#247440018#3234/#ublk#247440018#3258/immed__3259
                     CCC_Handler_tb_final.sv(3259)
                                                        0          1
/CCC_Handler_tb/check_cmd_word/#ublk#247440018#3234/#ublk#247440018#3262/immed__3263
                     CCC_Handler_tb_final.sv(3263)
                                                        0          1
/CCC_Handler_tb/check_first_data_word/#ublk#247440018#3273/#ublk#247440018#3296/immed__3297
                     CCC_Handler_tb_final.sv(3297)
                                                        0          1
/CCC_Handler_tb/check_repeated_data_word/#ublk#247440018#3307/#ublk#247440018#3339/immed__3341
                     CCC_Handler_tb_final.sv(3341)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_2/#ublk#247440018#3381/#ublk#247440018#3394/immed__3395
                     CCC_Handler_tb_final.sv(3395)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_2/#ublk#247440018#3381/#ublk#247440018#3398/immed__3399
                     CCC_Handler_tb_final.sv(3399)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_4/#ublk#247440018#3407/#ublk#247440018#3420/immed__3421
                     CCC_Handler_tb_final.sv(3421)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_4/#ublk#247440018#3407/#ublk#247440018#3424/immed__3425
                     CCC_Handler_tb_final.sv(3425)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        31        29         2    93.54%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler_tb_final.sv
------------------------------------IF Branch------------------------------------
    2997                                  233405     Count coming in to IF
    2997            1                      16639     		if (i_engine_en_tb && CCC_Handler_dut.current_state == RNW) begin 
                                          216766     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3004                                  269961     Count coming in to IF
    3004            1                      10000     		if (i_engine_en_tb && CCC_Handler_dut.current_state == CCC_BYTE) begin 
                                          259961     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3011                                  279549     Count coming in to IF
    3011            1                       6804     		if (!i_regf_RnW_tb && i_engine_en_tb && CCC_Handler_dut.current_state == FIRST_DATA_BYTE) begin 
                                          272745     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3148                                 1119870     Count coming in to IF
    3148            1                      16639     			if (CCC_Handler_dut.current_state == PRE_FIRST_DATA_TWO) begin 
    3154            1                       4103     			else if (!RAND_RnW && CCC_Handler_dut.current_state == PRE_DATA_TWO) begin 
                                         1099128     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3257                                  299502     Count coming in to IF
    3257            1                      16639     				if (o == 'd17) begin 
                                          282863     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3258                                   16639     Count coming in to IF
    3258            1                      10000     					if (CCC_Handler_dut.first_time || !CCC_Handler_dut.Direct_Broadcast_n_del) begin  // this is a 7E cmd word
    3262            1                       6639     					else begin 	// this is an address word  
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3296                                  180000     Count coming in to IF
    3296            1                      10000     				if (o == 'd17) begin 
                                          170000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3328                                  122472     Count coming in to IF
    3328            1                       6804     				if (o == 'd3) begin                            // any arbitrary value btn 0 -> 7
                                          115668     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3332                                  122472     Count coming in to IF
    3332            1                       6804     				if (o == 'd10) begin 	 	 	 	 	 	   // any arbitrary value btn 8 -> 15
                                          115668     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3339                                  122472     Count coming in to IF
    3339            1                       6804     				if (o == 'd17) begin 
                                          115668     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3361                                  290830     Count coming in to IF
    3361            1                       1522     		if ( (RAND_RnW == 1 ) && (RAND_CMD_ATTR == 'd0) && ({RAND_DATA_FOUR,RAND_DATA_THREE} == 'd2 || {RAND_DATA_FOUR,RAND_DATA_THREE} == 'd1 ) && (i_engine_en_tb && CCC_Handler_dut.next_state == FIRST_DATA_BYTE)) begin 
                                          289308     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3368                                  282153     Count coming in to IF
    3368            1                       1619     		if ( (RAND_RnW == 1 ) && (RAND_CMD_ATTR == 'd0) && ({RAND_DATA_FOUR,RAND_DATA_THREE} == 'd3 || {RAND_DATA_FOUR,RAND_DATA_THREE} == 'd4 ) && (i_engine_en_tb && CCC_Handler_dut.next_state == FIRST_DATA_BYTE) ) begin 
                                          280534     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3394                                    1522     Count coming in to IF
    3394            1                        762     			if (RAND_TOC) begin 
    3398            1                        760     			else if (!RAND_TOC) begin 
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3420                                    1619     Count coming in to IF
    3420            1                        821     			if (RAND_TOC) begin 
    3424            1                        798     			else if (!RAND_TOC) begin 
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      29        26         3    89.65%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb --

  File CCC_Handler_tb_final.sv
----------------Focused Condition View-------------------
Line       2997 Item    1  (i_engine_en_tb && (CCC_Handler_dut.current_state == 2))
Condition totals: 2 of 2 input terms covered = 100.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
                        i_engine_en_tb         Y
  (CCC_Handler_dut.current_state == 2)         Y

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  i_engine_en_tb_0                        -                             
  Row   2:          1  i_engine_en_tb_1                        (CCC_Handler_dut.current_state == 2)
  Row   3:          1  (CCC_Handler_dut.current_state == 2)_0  i_engine_en_tb                
  Row   4:          1  (CCC_Handler_dut.current_state == 2)_1  i_engine_en_tb                

----------------Focused Condition View-------------------
Line       3004 Item    1  (i_engine_en_tb && (CCC_Handler_dut.current_state == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
                        i_engine_en_tb         Y
  (CCC_Handler_dut.current_state == 8)         Y

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  i_engine_en_tb_0                        -                             
  Row   2:          1  i_engine_en_tb_1                        (CCC_Handler_dut.current_state == 8)
  Row   3:          1  (CCC_Handler_dut.current_state == 8)_0  i_engine_en_tb                
  Row   4:          1  (CCC_Handler_dut.current_state == 8)_1  i_engine_en_tb                

----------------Focused Condition View-------------------
Line       3011 Item    1  ((~i_regf_RnW_tb && i_engine_en_tb) && (CCC_Handler_dut.current_state == 14))
Condition totals: 3 of 3 input terms covered = 100.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
                          i_regf_RnW_tb         Y
                         i_engine_en_tb         Y
  (CCC_Handler_dut.current_state == 14)         Y

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:          1  i_regf_RnW_tb_0                          ((CCC_Handler_dut.current_state == 14) && i_engine_en_tb)
  Row   2:          1  i_regf_RnW_tb_1                          -                             
  Row   3:          1  i_engine_en_tb_0                         ~i_regf_RnW_tb                
  Row   4:          1  i_engine_en_tb_1                         ((CCC_Handler_dut.current_state == 14) && ~i_regf_RnW_tb)
  Row   5:          1  (CCC_Handler_dut.current_state == 14)_0  (~i_regf_RnW_tb && i_engine_en_tb)
  Row   6:          1  (CCC_Handler_dut.current_state == 14)_1  (~i_regf_RnW_tb && i_engine_en_tb)

----------------Focused Condition View-------------------
Line       3148 Item    1  (CCC_Handler_dut.current_state == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (CCC_Handler_dut.current_state == 7)         Y

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (CCC_Handler_dut.current_state == 7)_0  -                             
  Row   2:          1  (CCC_Handler_dut.current_state == 7)_1  -                             

----------------Focused Condition View-------------------
Line       3154 Item    1  (~RAND_RnW && (CCC_Handler_dut.current_state == 13))
Condition totals: 2 of 2 input terms covered = 100.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
                               RAND_RnW         Y
  (CCC_Handler_dut.current_state == 13)         Y

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:          1  RAND_RnW_0                               (CCC_Handler_dut.current_state == 13)
  Row   2:          1  RAND_RnW_1                               -                             
  Row   3:          1  (CCC_Handler_dut.current_state == 13)_0  ~RAND_RnW                     
  Row   4:          1  (CCC_Handler_dut.current_state == 13)_1  ~RAND_RnW                     

----------------Focused Condition View-------------------
Line       3257 Item    1  (o == 17)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (o == 17)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (o == 17)_0           -                             
  Row   2:          1  (o == 17)_1           -                             

----------------Focused Condition View-------------------
Line       3258 Item    1  (CCC_Handler_dut.first_time || ~CCC_Handler_dut.Direct_Broadcast_n_del)
Condition totals: 1 of 2 input terms covered = 50.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
              CCC_Handler_dut.first_time         Y
  CCC_Handler_dut.Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  CCC_Handler_dut.first_time_0              CCC_Handler_dut.Direct_Broadcast_n_del
  Row   2:          1  CCC_Handler_dut.first_time_1              -                             
  Row   3:    ***0***  CCC_Handler_dut.Direct_Broadcast_n_del_0  ~CCC_Handler_dut.first_time   
  Row   4:          1  CCC_Handler_dut.Direct_Broadcast_n_del_1  ~CCC_Handler_dut.first_time   

----------------Focused Condition View-------------------
Line       3296 Item    1  (o == 17)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (o == 17)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (o == 17)_0           -                             
  Row   2:          1  (o == 17)_1           -                             

----------------Focused Condition View-------------------
Line       3328 Item    1  (o == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (o == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (o == 3)_0            -                             
  Row   2:          1  (o == 3)_1            -                             

----------------Focused Condition View-------------------
Line       3332 Item    1  (o == 10)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (o == 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (o == 10)_0           -                             
  Row   2:          1  (o == 10)_1           -                             

----------------Focused Condition View-------------------
Line       3339 Item    1  (o == 17)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (o == 17)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (o == 17)_0           -                             
  Row   2:          1  (o == 17)_1           -                             

----------------Focused Condition View-------------------
Line       3361 Item    1  ((((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1))) && i_engine_en_tb) && (CCC_Handler_dut.next_state == 14))
Condition totals: 5 of 6 input terms covered = 83.33%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
                                 RAND_RnW         Y
                     (RAND_CMD_ATTR == 0)         N  '_0' not hit             Hit '_0'
  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 2)         Y
  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1)         Y
                           i_engine_en_tb         Y
       (CCC_Handler_dut.next_state == 14)         Y

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          1  RAND_RnW_0                                 -                             
  Row   2:          1  RAND_RnW_1                                 ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1)) && (RAND_CMD_ATTR == 0))
  Row   3:    ***0***  (RAND_CMD_ATTR == 0)_0                     RAND_RnW                      
  Row   4:          1  (RAND_CMD_ATTR == 0)_1                     ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1)) && RAND_RnW)
  Row   5:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 2)_0  ((RAND_RnW && (RAND_CMD_ATTR == 0)) && ~({RAND_DATA_FOUR,RAND_DATA_THREE} == 1))
  Row   6:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 2)_1  ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (RAND_RnW && (RAND_CMD_ATTR == 0)))
  Row   7:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1)_0  ((RAND_RnW && (RAND_CMD_ATTR == 0)) && ~({RAND_DATA_FOUR,RAND_DATA_THREE} == 2))
  Row   8:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1)_1  ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (RAND_RnW && (RAND_CMD_ATTR == 0)) && ~({RAND_DATA_FOUR,RAND_DATA_THREE} == 2))
  Row   9:          1  i_engine_en_tb_0                           ((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1)))
 Row   10:          1  i_engine_en_tb_1                           ((CCC_Handler_dut.next_state == 14) && ((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1))))
 Row   11:          1  (CCC_Handler_dut.next_state == 14)_0       (((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1))) && i_engine_en_tb)
 Row   12:          1  (CCC_Handler_dut.next_state == 14)_1       (((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 2) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 1))) && i_engine_en_tb)

----------------Focused Condition View-------------------
Line       3368 Item    1  ((((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4))) && i_engine_en_tb) && (CCC_Handler_dut.next_state == 14))
Condition totals: 5 of 6 input terms covered = 83.33%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
                                 RAND_RnW         Y
                     (RAND_CMD_ATTR == 0)         N  '_0' not hit             Hit '_0'
  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 3)         Y
  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4)         Y
                           i_engine_en_tb         Y
       (CCC_Handler_dut.next_state == 14)         Y

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          1  RAND_RnW_0                                 -                             
  Row   2:          1  RAND_RnW_1                                 ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4)) && (RAND_CMD_ATTR == 0))
  Row   3:    ***0***  (RAND_CMD_ATTR == 0)_0                     RAND_RnW                      
  Row   4:          1  (RAND_CMD_ATTR == 0)_1                     ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4)) && RAND_RnW)
  Row   5:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 3)_0  ((RAND_RnW && (RAND_CMD_ATTR == 0)) && ~({RAND_DATA_FOUR,RAND_DATA_THREE} == 4))
  Row   6:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 3)_1  ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (RAND_RnW && (RAND_CMD_ATTR == 0)))
  Row   7:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4)_0  ((RAND_RnW && (RAND_CMD_ATTR == 0)) && ~({RAND_DATA_FOUR,RAND_DATA_THREE} == 3))
  Row   8:          1  ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4)_1  ((CCC_Handler_dut.next_state == 14) && i_engine_en_tb && (RAND_RnW && (RAND_CMD_ATTR == 0)) && ~({RAND_DATA_FOUR,RAND_DATA_THREE} == 3))
  Row   9:          1  i_engine_en_tb_0                           ((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4)))
 Row   10:          1  i_engine_en_tb_1                           ((CCC_Handler_dut.next_state == 14) && ((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4))))
 Row   11:          1  (CCC_Handler_dut.next_state == 14)_0       (((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4))) && i_engine_en_tb)
 Row   12:          1  (CCC_Handler_dut.next_state == 14)_1       (((RAND_RnW && (RAND_CMD_ATTR == 0)) && (({RAND_DATA_FOUR,RAND_DATA_THREE} == 3) || ({RAND_DATA_FOUR,RAND_DATA_THREE} == 4))) && i_engine_en_tb)



Covergroup Coverage:
    Covergroups                     14        na        na   100.00%
        Coverpoints/Crosses        266        na        na        na
            Covergroup Bins        727       727         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /CCC_Handler_tb/ENEC_Broadcast                  100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1987          1          -    Covered              
        bin tx_en_1                                     23994          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1123          1          -    Covered              
        bin tx_zero                                       166          1          -    Covered              
        bin tx_seven_zeros                               1162          1          -    Covered              
        bin tx_serializing_address                       1328          1          -    Covered              
        bin tx_parity_calc                                996          1          -    Covered              
        bin tx_one                                        332          1          -    Covered              
        bin tx_serializing_byte_port                     1328          1          -    Covered              
        bin tx_c_token_CRC                                664          1          -    Covered              
        bin tx_value_CRC                                  830          1          -    Covered              
        bin tx_restart_pattern                            830          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1001          1          -    Covered              
        bin tx_zero                                       148          1          -    Covered              
        bin tx_seven_zeros                               1036          1          -    Covered              
        bin tx_serializing_address                       1184          1          -    Covered              
        bin tx_parity_calc                                888          1          -    Covered              
        bin tx_one                                        296          1          -    Covered              
        bin tx_serializing_byte_port                     1184          1          -    Covered              
        bin tx_c_token_CRC                                592          1          -    Covered              
        bin tx_value_CRC                                  740          1          -    Covered              
        bin tx_exit_pattern                              1258          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             24124          1          -    Covered              
        bin o_sclstall_en_1                              1857          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        830          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                          1258          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           25039          1          -    Covered              
        bin o_rx_en_negedge_1                             942          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         25981          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 8676          1          -    Covered              
        bin second_rx_pre                               14174          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               11019          1          -    Covered              
        bin o_frmcnt_en_1                               14962          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           25981          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          25981          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              25981          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              17503          1          -    Covered              
        bin o_regf_rd_en_1                               8478          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd               1357                     -    Occurred             
        bin o_regf_addr_first_location                   5338          1          -    Covered              
        bin o_regf_addr_zeros                           15243          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   18363          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              17299          1          -    Covered              
        bin o_engine_odd_1                               8682          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        25981          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25824          1          -    Covered              
        bin o_engine_done_1                               157          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2320          1          -    Covered              
        bin tx_en_1                                     26043          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1165          1          -    Covered              
        bin tx_zero                                       160          1          -    Covered              
        bin tx_seven_zeros                               1120          1          -    Covered              
        bin tx_serializing_address                       1280          1          -    Covered              
        bin tx_parity_calc                                960          1          -    Covered              
        bin tx_one                                        320          1          -    Covered              
        bin tx_serializing_byte_port                     1280          1          -    Covered              
        bin tx_c_token_CRC                                640          1          -    Covered              
        bin tx_value_CRC                                  800          1          -    Covered              
        bin tx_restart_pattern                            800          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1327          1          -    Covered              
        bin tx_zero                                       182          1          -    Covered              
        bin tx_seven_zeros                               1274          1          -    Covered              
        bin tx_serializing_address                       1456          1          -    Covered              
        bin tx_parity_calc                               1092          1          -    Covered              
        bin tx_one                                        364          1          -    Covered              
        bin tx_serializing_byte_port                     1456          1          -    Covered              
        bin tx_c_token_CRC                                728          1          -    Covered              
        bin tx_value_CRC                                  910          1          -    Covered              
        bin tx_exit_pattern                              1547          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26278          1          -    Covered              
        bin o_sclstall_en_1                              2085          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        800          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                          1547          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           27337          1          -    Covered              
        bin o_rx_en_negedge_1                            1026          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         28363          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 9148          1          -    Covered              
        bin second_rx_pre                               15758          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               11994          1          -    Covered              
        bin o_frmcnt_en_1                               16369          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           28363          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          28363          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              28363          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              19129          1          -    Covered              
        bin o_regf_rd_en_1                               9234          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                982                     -    Occurred             
        bin o_regf_addr_first_location                   5814          1          -    Covered              
        bin o_regf_addr_zeros                           17292          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   20048          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              18834          1          -    Covered              
        bin o_engine_odd_1                               9529          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        28363          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25824          1          -    Covered              
        bin o_engine_done_1                               157          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1980          1          -    Covered              
        bin tx_en_1                                     23825          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1170          1          -    Covered              
        bin tx_zero                                       172          1          -    Covered              
        bin tx_seven_zeros                               1204          1          -    Covered              
        bin tx_serializing_address                       1376          1          -    Covered              
        bin tx_parity_calc                               1032          1          -    Covered              
        bin tx_one                                        344          1          -    Covered              
        bin tx_serializing_byte_port                     1376          1          -    Covered              
        bin tx_c_token_CRC                                688          1          -    Covered              
        bin tx_value_CRC                                  860          1          -    Covered              
        bin tx_restart_pattern                            860          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                           949          1          -    Covered              
        bin tx_zero                                       140          1          -    Covered              
        bin tx_seven_zeros                                980          1          -    Covered              
        bin tx_serializing_address                       1120          1          -    Covered              
        bin tx_parity_calc                                840          1          -    Covered              
        bin tx_one                                        280          1          -    Covered              
        bin tx_serializing_byte_port                     1120          1          -    Covered              
        bin tx_c_token_CRC                                560          1          -    Covered              
        bin tx_value_CRC                                  700          1          -    Covered              
        bin tx_exit_pattern                              1190          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             23981          1          -    Covered              
        bin o_sclstall_en_1                              1824          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                        860          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                          1190          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           24869          1          -    Covered              
        bin o_rx_en_negedge_1                             936          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         25805          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 8344          1          -    Covered              
        bin second_rx_pre                               14542          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               10963          1          -    Covered              
        bin o_frmcnt_en_1                               14842          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           25805          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          25805          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              25805          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              17381          1          -    Covered              
        bin o_regf_rd_en_1                               8424          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   5304          1          -    Covered              
        bin o_regf_addr_second_location                 10232          1          -    Covered              
        bin o_regf_addr_zeros                            6434          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   18390          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              25805          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        25805          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25649          1          -    Covered              
        bin o_engine_done_1                               156          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2036          1          -    Covered              
        bin tx_en_1                                     25338          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1230          1          -    Covered              
        bin tx_zero                                       182          1          -    Covered              
        bin tx_seven_zeros                               1274          1          -    Covered              
        bin tx_serializing_address                       1456          1          -    Covered              
        bin tx_parity_calc                               1092          1          -    Covered              
        bin tx_one                                        364          1          -    Covered              
        bin tx_serializing_byte_port                     1456          1          -    Covered              
        bin tx_c_token_CRC                                728          1          -    Covered              
        bin tx_value_CRC                                  910          1          -    Covered              
        bin tx_restart_pattern                            910          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                          1007          1          -    Covered              
        bin tx_zero                                       150          1          -    Covered              
        bin tx_seven_zeros                               1050          1          -    Covered              
        bin tx_serializing_address                       1200          1          -    Covered              
        bin tx_parity_calc                                900          1          -    Covered              
        bin tx_one                                        300          1          -    Covered              
        bin tx_serializing_byte_port                     1200          1          -    Covered              
        bin tx_c_token_CRC                                600          1          -    Covered              
        bin tx_value_CRC                                  750          1          -    Covered              
        bin tx_exit_pattern                              1275          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             25430          1          -    Covered              
        bin o_sclstall_en_1                              1944          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                        910          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                          1275          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           26378          1          -    Covered              
        bin o_rx_en_negedge_1                             996          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         27374          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 8599          1          -    Covered              
        bin second_rx_pre                               15251          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               11577          1          -    Covered              
        bin o_frmcnt_en_1                               15797          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           27374          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          27374          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              27374          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              18410          1          -    Covered              
        bin o_regf_rd_en_1                               8964          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   5644          1          -    Covered              
        bin o_regf_addr_second_location                 10383          1          -    Covered              
        bin o_regf_addr_zeros                            6956          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   19518          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              27374          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        27374          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             27208          1          -    Covered              
        bin o_engine_done_1                               166          1          -    Covered              
 TYPE /CCC_Handler_tb/Dummy_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/Dummy_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1617          1          -    Covered              
        bin tx_en_1                                     17617          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                           853          1          -    Covered              
        bin tx_zero                                       148          1          -    Covered              
        bin tx_seven_zeros                               1036          1          -    Covered              
        bin tx_serializing_address                       1184          1          -    Covered              
        bin tx_parity_calc                                592          1          -    Covered              
        bin tx_one                                        148          1          -    Covered              
        bin tx_serializing_byte_port                     1184          1          -    Covered              
        bin tx_c_token_CRC                                592          1          -    Covered              
        bin tx_value_CRC                                  740          1          -    Covered              
        bin tx_restart_pattern                            740          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                           912          1          -    Covered              
        bin tx_zero                                       158          1          -    Covered              
        bin tx_seven_zeros                               1106          1          -    Covered              
        bin tx_serializing_address                       1264          1          -    Covered              
        bin tx_parity_calc                                632          1          -    Covered              
        bin tx_one                                        158          1          -    Covered              
        bin tx_serializing_byte_port                     1264          1          -    Covered              
        bin tx_c_token_CRC                                632          1          -    Covered              
        bin tx_value_CRC                                  790          1          -    Covered              
        bin tx_exit_pattern                              1343          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             17383          1          -    Covered              
        bin o_sclstall_en_1                              1851          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        740          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                          1343          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           18775          1          -    Covered              
        bin o_rx_en_negedge_1                             459          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         19234          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_rx_pre                        2262                     -    Occurred             
        bin first_rx_pre                                14260          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               10725          1          -    Covered              
        bin o_frmcnt_en_1                                8509          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           19234          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          19234          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              19234          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              16174          1          -    Covered              
        bin o_regf_rd_en_1                               3060          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                  0                     -    ZERO                 
        bin o_regf_addr_zeros                           12011          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11337          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              12856          1          -    Covered              
        bin o_engine_odd_1                               6378          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        19234          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             19081          1          -    Covered              
        bin o_engine_done_1                               153          1          -    Covered              
 TYPE /CCC_Handler_tb/ENEC_Direct                     100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENENEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1969          1          -    Covered              
        bin tx_en_1                                     35117          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1668          1          -    Covered              
        bin tx_zero                                       308          1          -    Covered              
        bin tx_seven_zeros                               2156          1          -    Covered              
        bin tx_serializing_address                       2464          1          -    Covered              
        bin tx_parity_calc                               1232          1          -    Covered              
        bin tx_one                                        308          1          -    Covered              
        bin tx_serializing_byte_port                     1232          1          -    Covered              
        bin tx_c_token_CRC                               1232          1          -    Covered              
        bin tx_value_CRC                                 1540          1          -    Covered              
        bin tx_restart_pattern                           1540          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1696          1          -    Covered              
        bin tx_zero                                       316          1          -    Covered              
        bin tx_seven_zeros                               2212          1          -    Covered              
        bin tx_serializing_address                       2528          1          -    Covered              
        bin tx_parity_calc                               1264          1          -    Covered              
        bin tx_one                                        316          1          -    Covered              
        bin tx_serializing_byte_port                     1264          1          -    Covered              
        bin tx_c_token_CRC                               1264          1          -    Covered              
        bin tx_value_CRC                                 1580          1          -    Covered              
        bin tx_exit_pattern                              1343          1          -    Covered              
        bin tx_restart_pattern                            790          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             33804          1          -    Covered              
        bin o_sclstall_en_1                              3282          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1540          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               790          1          -    Covered              
        bin o_stall_cycles_exit                          1343          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           36150          1          -    Covered              
        bin o_rx_en_negedge_1                             936          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         37086          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                31989          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               22181          1          -    Covered              
        bin o_frmcnt_en_1                               14905          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           37086          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          37086          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              37086          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              28662          1          -    Covered              
        bin o_regf_rd_en_1                               8424          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                849                     -    Occurred             
        bin o_regf_addr_first_location                   5304          1          -    Covered              
        bin o_regf_addr_zeros                           26941          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   13728          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              28421          1          -    Covered              
        bin o_engine_odd_1                               8665          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        37086          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             36930          1          -    Covered              
        bin o_engine_done_1                               156          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Direct                    100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2170          1          -    Covered              
        bin tx_en_1                                     38941          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1835          1          -    Covered              
        bin tx_zero                                       340          1          -    Covered              
        bin tx_seven_zeros                               2380          1          -    Covered              
        bin tx_serializing_address                       2720          1          -    Covered              
        bin tx_parity_calc                               1360          1          -    Covered              
        bin tx_one                                        340          1          -    Covered              
        bin tx_serializing_byte_port                     1360          1          -    Covered              
        bin tx_c_token_CRC                               1360          1          -    Covered              
        bin tx_value_CRC                                 1700          1          -    Covered              
        bin tx_restart_pattern                           1700          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1890          1          -    Covered              
        bin tx_zero                                       352          1          -    Covered              
        bin tx_seven_zeros                               2464          1          -    Covered              
        bin tx_serializing_address                       2816          1          -    Covered              
        bin tx_parity_calc                               1408          1          -    Covered              
        bin tx_one                                        352          1          -    Covered              
        bin tx_serializing_byte_port                     1408          1          -    Covered              
        bin tx_c_token_CRC                               1408          1          -    Covered              
        bin tx_value_CRC                                 1760          1          -    Covered              
        bin tx_exit_pattern                              1496          1          -    Covered              
        bin tx_restart_pattern                            880          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             37469          1          -    Covered              
        bin o_sclstall_en_1                              3642          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1700          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               880          1          -    Covered              
        bin o_stall_cycles_exit                          1496          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           40073          1          -    Covered              
        bin o_rx_en_negedge_1                            1038          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         41111          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                35068          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               24579          1          -    Covered              
        bin o_frmcnt_en_1                               16532          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           41111          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                             41111          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              41111          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              31769          1          -    Covered              
        bin o_regf_rd_en_1                               9342          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                892                     -    Occurred             
        bin o_regf_addr_first_location                   5882          1          -    Covered              
        bin o_regf_addr_zeros                           30213          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   15224          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              31499          1          -    Covered              
        bin o_engine_odd_1                               9612          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        41111          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             40938          1          -    Covered              
        bin o_engine_done_1                               173          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2187          1          -    Covered              
        bin tx_en_1                                     40281          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1883          1          -    Covered              
        bin tx_zero                                       352          1          -    Covered              
        bin tx_seven_zeros                               2464          1          -    Covered              
        bin tx_serializing_address                       2816          1          -    Covered              
        bin tx_parity_calc                               1408          1          -    Covered              
        bin tx_one                                        352          1          -    Covered              
        bin tx_serializing_byte_port                     1408          1          -    Covered              
        bin tx_c_token_CRC                               1408          1          -    Covered              
        bin tx_value_CRC                                 1760          1          -    Covered              
        bin tx_restart_pattern                           1760          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1961          1          -    Covered              
        bin tx_zero                                       364          1          -    Covered              
        bin tx_seven_zeros                               2548          1          -    Covered              
        bin tx_serializing_address                       2912          1          -    Covered              
        bin tx_parity_calc                               1456          1          -    Covered              
        bin tx_one                                        364          1          -    Covered              
        bin tx_serializing_byte_port                     1456          1          -    Covered              
        bin tx_c_token_CRC                               1456          1          -    Covered              
        bin tx_value_CRC                                 1820          1          -    Covered              
        bin tx_exit_pattern                              1547          1          -    Covered              
        bin tx_restart_pattern                            910          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             38700          1          -    Covered              
        bin o_sclstall_en_1                              3768          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1760          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               910          1          -    Covered              
        bin o_stall_cycles_exit                          1547          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           41394          1          -    Covered              
        bin o_rx_en_negedge_1                            1074          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         42468          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                35905          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               25363          1          -    Covered              
        bin o_frmcnt_en_1                               17105          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           42468          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                             42468          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              42468          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              32802          1          -    Covered              
        bin o_regf_rd_en_1                               9666          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   6086          1          -    Covered              
        bin o_regf_addr_zeros                           20740          1          -    Covered              
        bin o_regf_addr_second_location                 11321          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   15752          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              42468          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        42468          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             42289          1          -    Covered              
        bin o_engine_done_1                               179          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2081          1          -    Covered              
        bin tx_en_1                                     37729          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          2073          1          -    Covered              
        bin tx_zero                                       384          1          -    Covered              
        bin tx_seven_zeros                               2688          1          -    Covered              
        bin tx_serializing_address                       3072          1          -    Covered              
        bin tx_parity_calc                               1536          1          -    Covered              
        bin tx_one                                        384          1          -    Covered              
        bin tx_serializing_byte_port                     1536          1          -    Covered              
        bin tx_c_token_CRC                               1536          1          -    Covered              
        bin tx_value_CRC                                 1920          1          -    Covered              
        bin tx_restart_pattern                           1920          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1552          1          -    Covered              
        bin tx_zero                                       288          1          -    Covered              
        bin tx_seven_zeros                               2016          1          -    Covered              
        bin tx_serializing_address                       2304          1          -    Covered              
        bin tx_parity_calc                               1152          1          -    Covered              
        bin tx_one                                        288          1          -    Covered              
        bin tx_serializing_byte_port                     1152          1          -    Covered              
        bin tx_c_token_CRC                               1152          1          -    Covered              
        bin tx_value_CRC                                 1440          1          -    Covered              
        bin tx_exit_pattern                              1224          1          -    Covered              
        bin tx_restart_pattern                            720          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             36354          1          -    Covered              
        bin o_sclstall_en_1                              3456          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1920          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               720          1          -    Covered              
        bin o_stall_cycles_exit                          1224          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           38802          1          -    Covered              
        bin o_rx_en_negedge_1                            1008          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         39810          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                33849          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               23850          1          -    Covered              
        bin o_frmcnt_en_1                               15960          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           39810          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                             39810          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              39810          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              30738          1          -    Covered              
        bin o_regf_rd_en_1                               9072          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   5712          1          -    Covered              
        bin o_regf_addr_zeros                           19281          1          -    Covered              
        bin o_regf_addr_second_location                 10510          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   14784          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              39810          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        39810          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             39642          1          -    Covered              
        bin o_engine_done_1                               168          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      9077          1          -    Covered              
        bin tx_en_1                                     21107          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4591          1          -    Covered              
        bin tx_zero                                       120          1          -    Covered              
        bin tx_seven_zeros                               1680          1          -    Covered              
        bin tx_serializing_address                       1920          1          -    Covered              
        bin tx_parity_calc                                720          1          -    Covered              
        bin tx_one                                        360          1          -    Covered              
        bin tx_serializing_byte_port                      960          1          -    Covered              
        bin tx_c_token_CRC                                480          1          -    Covered              
        bin tx_value_CRC                                  600          1          -    Covered              
        bin tx_restart_pattern                           1200          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          5125          1          -    Covered              
        bin tx_zero                                       134          1          -    Covered              
        bin tx_seven_zeros                               1876          1          -    Covered              
        bin tx_serializing_address                       2144          1          -    Covered              
        bin tx_parity_calc                                804          1          -    Covered              
        bin tx_one                                        402          1          -    Covered              
        bin tx_serializing_byte_port                     1072          1          -    Covered              
        bin tx_c_token_CRC                                536          1          -    Covered              
        bin tx_value_CRC                                  670          1          -    Covered              
        bin tx_exit_pattern                              1139          1          -    Covered              
        bin tx_restart_pattern                            670          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26547          1          -    Covered              
        bin o_sclstall_en_1                              2688          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1200          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        670          1          -    Covered              
        bin o_stall_cycles_exit                          1139          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           22056          1          -    Covered              
        bin o_rx_en_negedge_1                            8128          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22818          1          -    Covered              
        bin rx_deserializing_byte                        4064          1          -    Covered              
        bin rx_parity_check                               508          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           16219          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               18031          1          -    Covered              
        bin o_frmcnt_en_1                               12153          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           30184          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 30184          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              26120          1          -    Covered              
        bin o_regf_wr_en                                 4064          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27898          1          -    Covered              
        bin o_regf_rd_en_1                               2286          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2032          1          -    Covered              
        bin o_regf_addr_second_location                  9867          1          -    Covered              
        bin o_regf_addr_zeros                           16096          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11176          1          -    Covered              
        bin target_address                              15554          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              30184          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        30184          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             30057          1          -    Covered              
        bin o_engine_done_1                               127          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      7971          1          -    Covered              
        bin tx_en_1                                     18058          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4589          1          -    Covered              
        bin tx_zero                                       120          1          -    Covered              
        bin tx_seven_zeros                               1680          1          -    Covered              
        bin tx_serializing_address                       1920          1          -    Covered              
        bin tx_parity_calc                                720          1          -    Covered              
        bin tx_one                                        360          1          -    Covered              
        bin tx_serializing_byte_port                      960          1          -    Covered              
        bin tx_c_token_CRC                                480          1          -    Covered              
        bin tx_value_CRC                                  600          1          -    Covered              
        bin tx_restart_pattern                           1200          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          3752          1          -    Covered              
        bin tx_zero                                        98          1          -    Covered              
        bin tx_seven_zeros                               1372          1          -    Covered              
        bin tx_serializing_address                       1568          1          -    Covered              
        bin tx_parity_calc                                588          1          -    Covered              
        bin tx_one                                        294          1          -    Covered              
        bin tx_serializing_byte_port                      784          1          -    Covered              
        bin tx_c_token_CRC                                392          1          -    Covered              
        bin tx_value_CRC                                  490          1          -    Covered              
        bin tx_exit_pattern                               833          1          -    Covered              
        bin tx_restart_pattern                            490          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             22778          1          -    Covered              
        bin o_sclstall_en_1                              2256          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1200          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        490          1          -    Covered              
        bin o_stall_cycles_exit                           833          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           19053          1          -    Covered              
        bin o_rx_en_negedge_1                            6976          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         19707          1          -    Covered              
        bin rx_deserializing_byte                        3488          1          -    Covered              
        bin rx_parity_check                               436          1          -    Covered              
        bin rx_check_c_token_CRC                          872          1          -    Covered              
        bin rx_check_value_CRC                           1090          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           14431          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               15658          1          -    Covered              
        bin o_frmcnt_en_1                               10371          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           26029          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 26029          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              22541          1          -    Covered              
        bin o_regf_wr_en                                 3488          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              24067          1          -    Covered              
        bin o_regf_rd_en_1                               1962          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   1744          1          -    Covered              
        bin o_regf_addr_second_location                  8158          1          -    Covered              
        bin o_regf_addr_zeros                           14292          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                    9592          1          -    Covered              
        bin target_address                              13455          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              26029          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        26029          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25920          1          -    Covered              
        bin o_engine_done_1                               109          1          -    Covered              
 TYPE /CCC_Handler_tb/GETSTATUS_Direct                100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETSTATUS_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      9056          1          -    Covered              
        bin tx_en_1                                     21130          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4364          1          -    Covered              
        bin tx_zero                                       114          1          -    Covered              
        bin tx_seven_zeros                               1596          1          -    Covered              
        bin tx_serializing_address                       1824          1          -    Covered              
        bin tx_parity_calc                                684          1          -    Covered              
        bin tx_one                                        342          1          -    Covered              
        bin tx_serializing_byte_port                      912          1          -    Covered              
        bin tx_c_token_CRC                                456          1          -    Covered              
        bin tx_value_CRC                                  570          1          -    Covered              
        bin tx_restart_pattern                           1140          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          5354          1          -    Covered              
        bin tx_zero                                       140          1          -    Covered              
        bin tx_seven_zeros                               1960          1          -    Covered              
        bin tx_serializing_address                       2240          1          -    Covered              
        bin tx_parity_calc                                840          1          -    Covered              
        bin tx_one                                        420          1          -    Covered              
        bin tx_serializing_byte_port                     1120          1          -    Covered              
        bin tx_c_token_CRC                                560          1          -    Covered              
        bin tx_value_CRC                                  700          1          -    Covered              
        bin tx_exit_pattern                              1190          1          -    Covered              
        bin tx_restart_pattern                            700          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26552          1          -    Covered              
        bin o_sclstall_en_1                              2706          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1140          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        700          1          -    Covered              
        bin o_stall_cycles_exit                          1190          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           22058          1          -    Covered              
        bin o_rx_en_negedge_1                            8128          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22820          1          -    Covered              
        bin rx_deserializing_byte                        4064          1          -    Covered              
        bin rx_parity_check                               508          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           16204          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               18012          1          -    Covered              
        bin o_frmcnt_en_1                               12174          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           30186          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 30186          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              26122          1          -    Covered              
        bin o_regf_wr_en                                 4064          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27900          1          -    Covered              
        bin o_regf_rd_en_1                               2286          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2032          1          -    Covered              
        bin o_regf_addr_second_location                  9574          1          -    Covered              
        bin o_regf_addr_zeros                           16160          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11176          1          -    Covered              
        bin target_address                              15600          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              30186          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        30186          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             30059          1          -    Covered              
        bin o_engine_done_1                               127          1          -    Covered              
 TYPE /CCC_Handler_tb/GETBCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETBCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      9227          1          -    Covered              
        bin tx_en_1                                     21402          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          5047          1          -    Covered              
        bin tx_zero                                       132          1          -    Covered              
        bin tx_seven_zeros                               1848          1          -    Covered              
        bin tx_serializing_address                       2112          1          -    Covered              
        bin tx_parity_calc                                792          1          -    Covered              
        bin tx_one                                        396          1          -    Covered              
        bin tx_serializing_byte_port                     1056          1          -    Covered              
        bin tx_c_token_CRC                                528          1          -    Covered              
        bin tx_value_CRC                                  660          1          -    Covered              
        bin tx_restart_pattern                           1320          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          4820          1          -    Covered              
        bin tx_zero                                       126          1          -    Covered              
        bin tx_seven_zeros                               1764          1          -    Covered              
        bin tx_serializing_address                       2016          1          -    Covered              
        bin tx_parity_calc                                756          1          -    Covered              
        bin tx_one                                        378          1          -    Covered              
        bin tx_serializing_byte_port                     1008          1          -    Covered              
        bin tx_c_token_CRC                                504          1          -    Covered              
        bin tx_value_CRC                                  630          1          -    Covered              
        bin tx_exit_pattern                              1071          1          -    Covered              
        bin tx_restart_pattern                            630          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26958          1          -    Covered              
        bin o_sclstall_en_1                              2700          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1320          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        630          1          -    Covered              
        bin o_stall_cycles_exit                          1071          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           22373          1          -    Covered              
        bin o_rx_en_negedge_1                            8256          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         23147          1          -    Covered              
        bin rx_deserializing_byte                        4128          1          -    Covered              
        bin rx_parity_check                               516          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           16833          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               18320          1          -    Covered              
        bin o_frmcnt_en_1                               12309          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           30629          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 30629          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              26501          1          -    Covered              
        bin o_regf_wr_en                                 4128          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              28307          1          -    Covered              
        bin o_regf_rd_en_1                               2322          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2193          1          -    Covered              
        bin o_regf_addr_second_location                  9672          1          -    Covered              
        bin o_regf_addr_zeros                           15887          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11352          1          -    Covered              
        bin target_address                              15767          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              22577          1          -    Covered              
        bin o_engine_odd_1                               8052          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        30629          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             30500          1          -    Covered              
        bin o_engine_done_1                               129          1          -    Covered              
 TYPE /CCC_Handler_tb/GETDCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                   104        104          -                      
    missing/total bins:                                     0        104          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                20         20          -                      
        missing/total bins:                                 0         20          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                22         22          -                      
        missing/total bins:                                 0         22          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETDCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      8846          1          -    Covered              
        bin tx_en_1                                     20424          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4749          1          -    Covered              
        bin tx_zero                                       124          1          -    Covered              
        bin tx_seven_zeros                               1736          1          -    Covered              
        bin tx_serializing_address                       1984          1          -    Covered              
        bin tx_parity_calc                                744          1          -    Covered              
        bin tx_one                                        372          1          -    Covered              
        bin tx_serializing_byte_port                      992          1          -    Covered              
        bin tx_c_token_CRC                                496          1          -    Covered              
        bin tx_value_CRC                                  620          1          -    Covered              
        bin tx_restart_pattern                           1240          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          4670          1          -    Covered              
        bin tx_zero                                       122          1          -    Covered              
        bin tx_seven_zeros                               1708          1          -    Covered              
        bin tx_serializing_address                       1952          1          -    Covered              
        bin tx_parity_calc                                732          1          -    Covered              
        bin tx_one                                        366          1          -    Covered              
        bin tx_serializing_byte_port                      976          1          -    Covered              
        bin tx_c_token_CRC                                488          1          -    Covered              
        bin tx_value_CRC                                  610          1          -    Covered              
        bin tx_exit_pattern                              1037          1          -    Covered              
        bin tx_restart_pattern                            610          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             25716          1          -    Covered              
        bin o_sclstall_en_1                              2580          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1240          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        610          1          -    Covered              
        bin o_stall_cycles_exit                          1037          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           21398          1          -    Covered              
        bin o_rx_en_negedge_1                            7872          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22136          1          -    Covered              
        bin rx_deserializing_byte                        3936          1          -    Covered              
        bin rx_parity_check                               492          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           15642          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               17527          1          -    Covered              
        bin o_frmcnt_en_1                               11743          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           29270          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 29270          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              25334          1          -    Covered              
        bin o_regf_wr_en                                 3936          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27056          1          -    Covered              
        bin o_regf_rd_en_1                               2214          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2091          1          -    Covered              
        bin o_regf_addr_second_location                  9168          1          -    Covered              
        bin o_regf_addr_zeros                           15450          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   10824          1          -    Covered              
        bin target_address                              15103          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              21586          1          -    Covered              
        bin o_engine_odd_1                               7684          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        29270          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             29147          1          -    Covered              
        bin o_engine_done_1                               123          1          -    Covered              
 Covergroup instance \/CCC_Handler_tb/GETPID_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      8846          1          -    Covered              
        bin tx_en_1                                     20424          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4749          1          -    Covered              
        bin tx_zero                                       124          1          -    Covered              
        bin tx_seven_zeros                               1736          1          -    Covered              
        bin tx_serializing_address                       1984          1          -    Covered              
        bin tx_parity_calc                                744          1          -    Covered              
        bin tx_one                                        372          1          -    Covered              
        bin tx_serializing_byte_port                      992          1          -    Covered              
        bin tx_c_token_CRC                                496          1          -    Covered              
        bin tx_value_CRC                                  620          1          -    Covered              
        bin tx_restart_pattern                           1240          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          4670          1          -    Covered              
        bin tx_zero                                       122          1          -    Covered              
        bin tx_seven_zeros                               1708          1          -    Covered              
        bin tx_serializing_address                       1952          1          -    Covered              
        bin tx_parity_calc                                732          1          -    Covered              
        bin tx_one                                        366          1          -    Covered              
        bin tx_serializing_byte_port                      976          1          -    Covered              
        bin tx_c_token_CRC                                488          1          -    Covered              
        bin tx_value_CRC                                  610          1          -    Covered              
        bin tx_exit_pattern                              1037          1          -    Covered              
        bin tx_restart_pattern                            610          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             25716          1          -    Covered              
        bin o_sclstall_en_1                              2580          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1240          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        610          1          -    Covered              
        bin o_stall_cycles_exit                          1037          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           21398          1          -    Covered              
        bin o_rx_en_negedge_1                            7872          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22136          1          -    Covered              
        bin rx_deserializing_byte                        3936          1          -    Covered              
        bin rx_parity_check                               492          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           15642          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               17527          1          -    Covered              
        bin o_frmcnt_en_1                               11743          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           29270          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 29270          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              25334          1          -    Covered              
        bin o_regf_wr_en                                 3936          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27056          1          -    Covered              
        bin o_regf_rd_en_1                               2214          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2091          1          -    Covered              
        bin o_regf_addr_second_location                  9168          1          -    Covered              
        bin o_regf_addr_zeros                           15450          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   10824          1          -    Covered              
        bin target_address                              15103          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              21586          1          -    Covered              
        bin o_engine_odd_1                               7684          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        29270          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             29147          1          -    Covered              
        bin o_engine_done_1                               123          1          -    Covered              

Directive Coverage:
    Directives                      24        24         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_rx_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4587)
                                                                               306 Covered   
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_rx_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4536)
                                                                               302 Covered   
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4483)
                                                                               306 Covered   
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4432)
                                                                               302 Covered   
/CCC_Handler_tb/cover__Direct_GETBCR_GETDCR_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4380)
                                                                                58 Covered   
/CCC_Handler_tb/cover__Direct_GETBCR_GETDCR_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4375)
                                                                                60 Covered   
/CCC_Handler_tb/cover__Direct_GETMWL_GETMRL_GETSTATUS_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4347)
                                                                                91 Covered   
/CCC_Handler_tb/cover__Direct_GETMWL_GETMRL_GETSTATUS_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4342)
                                                                                85 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4192)
                                                                               180 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4188)
                                                                               143 Covered   
/CCC_Handler_tb/cover__Direct_SETMWL_SETMRL_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4184)
                                                                                73 Covered   
/CCC_Handler_tb/cover__Direct_SETMWL_SETMRL_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4179)
                                                                                92 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4174)
                                                                                88 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4169)
                                                                                61 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3878)
                                                                                36 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3874)
                                                                                35 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3870)
                                                                               292 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3866)
                                                                               325 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3862)
                                                                                36 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3858)
                                                                                35 Covered   
/CCC_Handler_tb/cover__Broadcast_SETMWL_SETMRL_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3854)
                                                                                74 Covered   
/CCC_Handler_tb/cover__Broadcast_SETMWL_SETMRL_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3850)
                                                                                78 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3846)
                                                                                73 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3842)
                                                                                74 Covered   
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     32        23         9    71.87%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb --

  File CCC_Handler_tb_final.sv
-----------Focused Expression View (Bimodal)------------
Line       3248 Item    1  ((collected_cmd_wrd[16] ^ (collected_cmd_wrd[14] ^ collected_cmd_wrd[12])) ^ ((collected_cmd_wrd[10] ^ collected_cmd_wrd[8]) ^ (collected_cmd_wrd[6] ^ collected_cmd_wrd[4])))
Expression totals: 3 of 7 input terms covered = 42.85%

               Input Term   Covered  Reason for no coverage                  Hint
              -----------  --------  --------------------------------------  --------------
    collected_cmd_wrd[16]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
    collected_cmd_wrd[14]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
    collected_cmd_wrd[12]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
    collected_cmd_wrd[10]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     collected_cmd_wrd[8]         Y
     collected_cmd_wrd[6]         Y
     collected_cmd_wrd[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                 Non-masking condition(s)           

---------  ----------  ----------  --------------------       -------------------------          
 Row   1:           1           1  collected_cmd_wrd[16]_0    -                                  
 Row   2:           0           0  collected_cmd_wrd[16]_1    -                                  
 Row   3:           1           1  collected_cmd_wrd[14]_0    -                                  
 Row   4:           0           0  collected_cmd_wrd[14]_1    -                                  
 Row   5:           1           1  collected_cmd_wrd[12]_0    -                                  
 Row   6:           0           0  collected_cmd_wrd[12]_1    -                                  
 Row   7:           1           1  collected_cmd_wrd[10]_0    -                                  
 Row   8:           0           0  collected_cmd_wrd[10]_1    -                                  
 Row   9:           1           0  collected_cmd_wrd[8]_0     -                                  
Row   10:           0           1  collected_cmd_wrd[8]_1     -                                  
Row   11:           0           1  collected_cmd_wrd[6]_0     -                                  
Row   12:           1           1  collected_cmd_wrd[6]_1     -                                  
Row   13:           1           0  collected_cmd_wrd[4]_0     -                                  
Row   14:           1           1  collected_cmd_wrd[4]_1     -                                  

-----------Focused Expression View (Bimodal)------------
Line       3250 Item    1  ((i_regf_RnW_tb ^ (collected_cmd_wrd[9] ^ collected_cmd_wrd[7])) ^ (collected_cmd_wrd[5] ^ collected_cmd_wrd[3]))
Expression totals: 5 of 5 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage                  Hint
             -----------  --------  --------------------------------------  --------------
           i_regf_RnW_tb         Y
    collected_cmd_wrd[9]         Y
    collected_cmd_wrd[7]         Y
    collected_cmd_wrd[5]         Y
    collected_cmd_wrd[3]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                Non-masking condition(s)           

---------  ----------  ----------  --------------------      -------------------------          
 Row   1:           1           1  i_regf_RnW_tb_0           -                                  
 Row   2:           1           0  i_regf_RnW_tb_1           -                                  
 Row   3:           1           0  collected_cmd_wrd[9]_0    -                                  
 Row   4:           0           1  collected_cmd_wrd[9]_1    -                                  
 Row   5:           1           0  collected_cmd_wrd[7]_0    -                                  
 Row   6:           1           1  collected_cmd_wrd[7]_1    -                                  
 Row   7:           1           0  collected_cmd_wrd[5]_0    -                                  
 Row   8:           1           1  collected_cmd_wrd[5]_1    -                                  
 Row   9:           1           1  collected_cmd_wrd[3]_0    -                                  
Row   10:           0           1  collected_cmd_wrd[3]_1    -                                  

-----------Focused Expression View (Bimodal)------------
Line       3251 Item    1  ((collected_cmd_wrd[9] ^ collected_cmd_wrd[7]) ^ (collected_cmd_wrd[5] ^ collected_cmd_wrd[3]))
Expression totals: 4 of 4 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage                  Hint
             -----------  --------  --------------------------------------  --------------
    collected_cmd_wrd[9]         Y
    collected_cmd_wrd[7]         Y
    collected_cmd_wrd[5]         Y
    collected_cmd_wrd[3]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                Non-masking condition(s)           

---------  ----------  ----------  --------------------      -------------------------          
 Row   1:           1           0  collected_cmd_wrd[9]_0    -                                  
 Row   2:           0           1  collected_cmd_wrd[9]_1    -                                  
 Row   3:           0           1  collected_cmd_wrd[7]_0    -                                  
 Row   4:           1           1  collected_cmd_wrd[7]_1    -                                  
 Row   5:           0           1  collected_cmd_wrd[5]_0    -                                  
 Row   6:           1           1  collected_cmd_wrd[5]_1    -                                  
 Row   7:           1           1  collected_cmd_wrd[3]_0    -                                  
 Row   8:           0           1  collected_cmd_wrd[3]_1    -                                  

-----------Focused Expression View (Bimodal)------------
Line       3287 Item    1  (((collected_data_wrd[17] ^ collected_data_wrd[15]) ^ (collected_data_wrd[13] ^ collected_data_wrd[11])) ^ ((collected_data_wrd[9] ^ collected_data_wrd[7]) ^ (collected_data_wrd[5] ^ collected_data_wrd[3])))
Expression totals: 3 of 8 input terms covered = 37.50%

                Input Term   Covered  Reason for no coverage                  Hint
               -----------  --------  --------------------------------------  --------------
    collected_data_wrd[17]         Y
    collected_data_wrd[15]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
    collected_data_wrd[13]         Y
    collected_data_wrd[11]         Y
     collected_data_wrd[9]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     collected_data_wrd[7]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     collected_data_wrd[5]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     collected_data_wrd[3]         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target                  Non-masking condition(s)           

---------  ----------  ----------  --------------------        -------------------------          
 Row   1:           0           1  collected_data_wrd[17]_0    -                                  
 Row   2:           1           1  collected_data_wrd[17]_1    -                                  
 Row   3:           1           1  collected_data_wrd[15]_0    -                                  
 Row   4:           0           0  collected_data_wrd[15]_1    -                                  
 Row   5:           1           0  collected_data_wrd[13]_0    -                                  
 Row   6:           1           1  collected_data_wrd[13]_1    -                                  
 Row   7:           1           0  collected_data_wrd[11]_0    -                                  
 Row   8:           0           1  collected_data_wrd[11]_1    -                                  
 Row   9:           1           1  collected_data_wrd[9]_0     -                                  
Row   10:           0           0  collected_data_wrd[9]_1     -                                  
Row   11:           1           1  collected_data_wrd[7]_0     -                                  
Row   12:           0           0  collected_data_wrd[7]_1     -                                  
Row   13:           1           1  collected_data_wrd[5]_0     -                                  
Row   14:           0           0  collected_data_wrd[5]_1     -                                  
Row   15:           1           1  collected_data_wrd[3]_0     -                                  
Row   16:           0           0  collected_data_wrd[3]_1     -                                  

-----------Focused Expression View (Bimodal)------------
Line       3322 Item    1  (((correct_repeated_data_word[17] ^ correct_repeated_data_word[15]) ^ (correct_repeated_data_word[13] ^ correct_repeated_data_word[11])) ^ ((correct_repeated_data_word[9] ^ correct_repeated_data_word[7]) ^ (correct_repeated_data_word[5] ^ correct_repeated_data_word[3])))
Expression totals: 8 of 8 input terms covered = 100.00%

                        Input Term   Covered  Reason for no coverage                  Hint
                       -----------  --------  --------------------------------------  --------------
    correct_repeated_data_word[17]         Y
    correct_repeated_data_word[15]         Y
    correct_repeated_data_word[13]         Y
    correct_repeated_data_word[11]         Y
     correct_repeated_data_word[9]         Y
     correct_repeated_data_word[7]         Y
     correct_repeated_data_word[5]         Y
     correct_repeated_data_word[3]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                          Non-masking condition(s)           

---------  ----------  ----------  --------------------                -------------------------          
 Row   1:           1           0  correct_repeated_data_word[17]_0    -                                  
 Row   2:           0           1  correct_repeated_data_word[17]_1    -                                  
 Row   3:           1           1  correct_repeated_data_word[15]_0    -                                  
 Row   4:           0           1  correct_repeated_data_word[15]_1    -                                  
 Row   5:           1           0  correct_repeated_data_word[13]_0    -                                  
 Row   6:           0           1  correct_repeated_data_word[13]_1    -                                  
 Row   7:           1           0  correct_repeated_data_word[11]_0    -                                  
 Row   8:           0           1  correct_repeated_data_word[11]_1    -                                  
 Row   9:           1           1  correct_repeated_data_word[9]_0     -                                  
Row   10:           1           0  correct_repeated_data_word[9]_1     -                                  
Row   11:           1           1  correct_repeated_data_word[7]_0     -                                  
Row   12:           0           1  correct_repeated_data_word[7]_1     -                                  
Row   13:           1           1  correct_repeated_data_word[5]_0     -                                  
Row   14:           1           0  correct_repeated_data_word[5]_1     -                                  
Row   15:           1           1  correct_repeated_data_word[3]_0     -                                  
Row   16:           1           0  correct_repeated_data_word[3]_1     -                                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     168       168         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler_tb_final.sv
    3                                                module CCC_Handler_tb ();
    4                                                
    5                                                
    6                                                // 1-signal declaration 
    7                                                	
    8                                                	// common signals 
    9                                                	bit        i_sys_clk_tb , i_rst_n_tb  ;
    10                                               
    11                                               	///////////////////////// scl generation ///////////////////////////////
    12                                               	reg 	   i_scl_gen_stall_tb , i_sdr_ctrl_scl_idle_tb , i_timer_cas_tb , i_sdr_scl_gen_pp_od_tb ;
    13                                               	wire 	   scl_pos_edge_tb , scl_neg_edge_tb , o_scl_tb ;
    14                                               
    15                                               	////////////////////////// bits counter //////////////////////////////// 
    16                                               	reg  	   i_bitcnt_en_tb ;
    17                                               	wire [5:0] o_cnt_bit_count_tb ;
    18                                               	wire  	   o_bitcnt_err_rst_tb ;
    19                                               	/////////////////////////// CCC Handler /////////////////////////////
    20                                               	reg        i_engine_en_tb  ,i_sclstall_stall_done_tb  ;
    21                                               	wire       i_frmcnt_last_frame_tb ;
    22                                               	wire   	   o_frmcnt_Direct_Broadcast_n_tb ;
    23                                               	// related to tx
    24                                               	reg 	   i_tx_mode_done_tb ,o_tx_en_tb ;
    25                                               	reg  [3:0] o_tx_mode_tb ;
    26                                                	// related to rx
    27                                               	reg 	   i_rx_mode_done_tb ,i_rx_pre_tb ,i_rx_error_tb ,o_rx_en_tb ;
    28                                               	reg  [2:0] o_rx_mode_tb ;
    29                                               
    30                                               	// new /////
    31                                               	wire  en_mux ;
    32                                               	////////////
    33                                               	// related to CRC
    34                                               	logic        o_crc_en_rx_tx_mux_sel_tb;
    35                                               	logic        o_crc_data_rx_tx_valid_sel_tb;
    36                                               	logic        o_crc_data_tx_rx_mux_sel_tb;
    37                                               	logic        o_crc_last_byte_tx_rx_mux_sel_tb;
    38                                               
    39                                               	/////////////////////
    40                                               	// related to regfile 
    41                                               	bit i_regfile_clk_tb ;
    42                                               	wire [7:0]  i_rx_regfcrc_data_wr_tb ;
    43                                               	reg  [11:0] i_engine_configuration_tb ;
    44                                               	wire [3:0]  o_engine_TID_tb ;
    45                                               	wire [2:0]  o_engine_MODE_tb ;
    46                                               	wire        o_engine_CP_tb ;
    47                                               	wire [7:0]  i_regf_tx_parallel_data_tb ;
    48                                               
    49                                               	//////////////////////////////////////// for testing only /////////////////////////////////////////// 
    50                                               	reg 		  my_regf_wr_en_tb ;
    51                                               	reg  	 	  my_regf_wr_en_tb_selector ;
    52                                               	wire  	 	  my_regf_wr_en_tb_mux_out ;
    53                                               
    54                                               	reg  [7:0]   my_regf_data_wr_tb ;
    55                                               	reg 	 	  my_regf_data_wr_tb_selector ;
    56                                               	wire [7:0]	  my_regf_data_wr_tb_mux_out ;
    57                                               
    58                                               	reg  [11:0]  my_regf_addr_tb ;
    59                                               	reg 	 	  my_regf_addr_tb_selector ;
    60                                               	wire [11:0]  my_regf_addr_tb_mux_out ;
    61                                               
    62                                               
    63                                               
    64                                               	// frame counter 
    65                                               	wire  		 o_frcnt_toggle_tb ;
    66                                               
    67                                               	reg  	    i_regf_RnW_tb ,i_regf_TOC_tb , i_regf_WROC_tb , i_regf_DBP_tb , i_regf_SRE_tb ;
    68                                               	reg  [2:0]  i_regf_CMD_ATTR_tb ;
    69                                               	reg  [7:0]  i_regf_CMD_tb ;
    70                                               	reg  [4:0]  i_regf_DEV_INDEX_tb ;
    71                                               	reg  [2:0]  i_regf_DTT_tb ;
    72                                               	wire  	    o_regf_wr_en_tb , o_regf_rd_en_tb ;
    73                                               	wire [11:0] o_regf_addr_tb ; 	 	 	// this may be changed 
    74                                               	wire  	    o_engine_done_tb ;
    75                                               	wire [7:0]  o_txrx_addr_ccc_tb ;
    76                                               	wire   	    o_engine_odd_tb ;
    77                                               	wire [3:0]  o_regf_ERR_STATUS_tb ;
    78                                               
    79                                               	// related to scl staller 
    80                                               	wire 	   o_sclstall_en_tb ;
    81                                               	wire [4:0] i_stall_cycles ;
    82                                               	wire o_scl_stall_tb ; // mesh mohem at the moment
    83                                               
    84                                               
    85                                               	//related to frame counter
    86                                               	wire 	   o_frmcnt_en_tb ;
    87                                               	reg  [15:0]	i_regf_DATA_LEN_tb ;
    88                                               	wire    	i_fcnt_no_frms_tb ;
    89                                               	wire 	 	i_fcnt_en_tb ;
    90                                               	wire  	 	o_fcnt_last_frame_tb ;
    91                                               	///////////////// scl gen ////////////////////
    92                                               	reg i_sclgen_rst_n_tb ;
    93                                               
    94                                               
    95                                               	/// crc
    96                                               	reg        i_sdahnd_rx_sda_tb ;
    97                                               	wire [4:0] i_crc_value_tb ;
    98                                               	wire  	   i_crc_valid_tb ;
    99                                               	wire       o_crc_data_valid_tx_tb ;
    100                                              	wire       o_crc_data_valid_rx_tb ;
    101                                              	wire  	   o_ddrccc_error_done_tb ;
    102                                              	wire  	   o_crc_en_tb ;
    103                                              	wire 	   o_crc_last_byte_tx_tb ;
    104                                              	wire 	   o_crc_last_byte_rx_tb ; // to be connected
    105                                              
    106                                              	wire       o_sdahnd_serial_data_tb ;
    107                                                  wire [7:0] o_crc_parallel_data_tx_tb ;
    108                                                  //wire [7:0] o_crc_parallel_data_rx_tb ; already declared as : i_rx_regfcrc_data_wr_tb
    109                                              
    110                                                  // crc mux
    111                                              
    112                                                  wire 		mux1_out1 ;
    113                                                  wire 		mux1_out2 ;
    114                                                  wire 		mux1_out3 ;
    115                                                  wire [7:0]  mux8_out  ;
    116                                              
    117                                              
    118                                              
    119                                              
    120                                              // 2-clk generation 
    121                                              	
    122                                              	// system clk = 50 Mhz
    123                                              	parameter CLK_PERIOD = 20 ; 	 	 	 
    124             1                    4562451     	always #(CLK_PERIOD/2) i_sys_clk_tb = ~i_sys_clk_tb ;
    124             2                    4562450     
    125                                              
    126                                              	 
    127                                              	// regfile clk = 100 Mhz
    128                                              	parameter REGF_CLK_PERIOD = 10 ; 	 	 	 
    129             1                    9124902     	always #(REGF_CLK_PERIOD/2) i_regfile_clk_tb = ~i_regfile_clk_tb ;
    129             2                    9124901     
    130                                              
    131                                              
    132                                              	// scl ddr clk = 25 Mhz
    133                                              	parameter DDR_CLK_PERIOD = 40 ;
    134                                              	wire o_crc_rx_tx_mux_sel_ccc ;
    135                                              // 3-DUT instatiation 
    136                                              	
    137                                              
    138                                              	CCC_Handler CCC_Handler_dut (
    139                                              		.i_sys_clk	            (i_sys_clk_tb),
    140                                              		.i_sys_rst			    (i_rst_n_tb),
    141                                              		.i_engine_en 			(i_engine_en_tb),
    142                                              		.i_bitcnt_number		(o_cnt_bit_count_tb),
    143                                              		.i_tx_mode_done 		(i_tx_mode_done_tb),
    144                                              		.i_rx_mode_done 		(i_rx_mode_done_tb),
    145                                              		.i_rx_pre 				(i_rx_pre_tb),
    146                                              		.i_sclstall_stall_done  (i_sclstall_stall_done_tb),
    147                                              		.i_rx_error 	 	    (i_rx_error_tb),
    148                                              		.i_frmcnt_last_frame 	(i_frmcnt_last_frame_tb),
    149                                              
    150                                              		.i_i_regf_RnW       (i_regf_RnW_tb),
    151                                              		.i_i_regf_CMD_ATTR  (i_regf_CMD_ATTR_tb),
    152                                              		.i_i_regf_CMD       (i_regf_CMD_tb),
    153                                              		.i_i_regf_DEV_INDEX (i_regf_DEV_INDEX_tb),
    154                                              		.i_i_regf_TOC       (i_regf_TOC_tb),
    155                                              		.i_i_regf_WROC      (i_regf_WROC_tb),
    156                                              		.i_i_regf_DTT       (i_regf_DTT_tb),
    157                                              		.i_i_regf_DBP       (i_regf_DBP_tb),
    158                                              		.i_i_regf_SRE       (i_regf_SRE_tb),
    159                                              		//.i_regf_DATA_LENGTH(),
    160                                              		.o_sclstall_en(o_sclstall_en_tb),
    161                                              		.o_sclstall_code(i_stall_cycles),
    162                                              		.o_tx_en(o_tx_en_tb),
    163                                              		.o_tx_mode(o_tx_mode_tb),
    164                                              		.o_rx_en(o_rx_en_tb),
    165                                              		.o_rx_mode(o_rx_mode_tb),
    166                                              		.o_bitcnt_en(i_bitcnt_en_tb),
    167                                              		.o_bitcnt_err_rst(o_bitcnt_err_rst_tb),
    168                                              		.o_frmcnt_en(o_frmcnt_en_tb),
    169                                              		.o_sdahand_pp_od(i_sdr_scl_gen_pp_od_tb), 	 	 	 	 	 	  
    170                                              
    171                                              		.o_frmcnt_Direct_Broadcast_n(o_frmcnt_Direct_Broadcast_n_tb),
    172                                              
    173                                              		.o_regf_wr_en(o_regf_wr_en_tb),
    174                                              		.o_regf_rd_en(o_regf_rd_en_tb),
    175                                              		.o_regf_addr(o_regf_addr_tb),
    176                                              		.o_engine_done(o_engine_done_tb),
    177                                              		.o_txrx_addr_ccc(o_txrx_addr_ccc_tb),
    178                                              		.o_engine_odd(o_engine_odd_tb),
    179                                              		.o_regf_ERR_STATUS(o_regf_ERR_STATUS_tb),
    180                                              
    181                                              		.o_en_mux(en_mux) ,      // new
    182                                              		.o_crc_rx_tx_mux_sel_ccc(o_crc_rx_tx_mux_sel_ccc)
    183                                              		);
    184                                              
    185                                              
    186                                              	scl_generation scl_gen_dut (
    187                                              		.i_sdr_ctrl_clk      (i_sys_clk_tb),
    188                                              		.i_sdr_ctrl_rst_n 	 (i_sclgen_rst_n_tb),
    189                                              		.i_sdr_scl_gen_pp_od (i_sdr_scl_gen_pp_od_tb),
    190                                              		.i_scl_gen_stall  	 (i_scl_gen_stall_tb),
    191                                              		.i_sdr_ctrl_scl_idle (i_sdr_ctrl_scl_idle_tb),
    192                                              		.i_timer_cas         (i_timer_cas_tb),
    193                                              		.o_scl_pos_edge      (scl_pos_edge_tb),
    194                                              		.o_scl_neg_edge      (scl_neg_edge_tb),
    195                                              		.o_scl 	 			 (o_scl_tb)
    196                                              
    197                                              	);
    198                                              
    199                                              		
    200                                              
    201                                              
    202                                              		bits_counter bits_counter_dut (
    203                                              		.i_sys_clk       (i_sys_clk_tb),
    204                                              		.i_rst_n 	     (i_rst_n_tb),
    205                                              		.i_bitcnt_en     (i_bitcnt_en_tb),
    206                                              		.i_scl_pos_edge  (scl_pos_edge_tb),
    207                                              		.i_scl_neg_edge  (scl_neg_edge_tb),
    208                                              		.i_cccnt_err_rst (o_bitcnt_err_rst_tb),
    209                                              		.o_frcnt_toggle  (o_frcnt_toggle_tb),
    210                                              		.o_cnt_bit_count (o_cnt_bit_count_tb)
    211                                              		
    212                                              	);
    213                                              
    214                                              		
    215                                              		
    216                                              
    217                                              
    218                                              		frame_counter frame_counter_dut (
    219                                              		.i_fcnt_clk (i_sys_clk_tb),
    220                                              		.i_fcnt_rst_n (i_rst_n_tb),
    221                                              		.i_fcnt_en (o_frmcnt_en_tb),
    222                                              		.i_regf_CMD_ATTR (i_regf_CMD_ATTR_tb[0]),
    223                                              		.i_regf_DATA_LEN (i_regf_DATA_LEN_tb),
    224                                              		.i_regf_DTT (i_regf_DTT_tb),
    225                                              		.i_cnt_bit_count (o_cnt_bit_count_tb),
    226                                              		.i_bitcnt_toggle(o_frcnt_toggle_tb),
    227                                              		.o_cccnt_last_frame (i_frmcnt_last_frame_tb)	 	 		 	 
    228                                              
    229                                              	);
    230                                              		
    231                                              		 
    232                                              		 scl_staller scl_staller_dut (
    233                                              		 .i_stall_clk(i_sys_clk_tb), 
    234                                              		 .i_stall_rst_n(i_rst_n_tb),
    235                                              		 .i_stall_flag(o_sclstall_en_tb),
    236                                              		 .i_stall_cycles(i_stall_cycles),
    237                                              		 .o_stall_done(i_sclstall_stall_done_tb),
    238                                              		 .o_scl_stall(o_scl_stall_tb)
    239                                                  );
    240                                              
    241                                              
    242                                              		
    243                                              		 
    244                                              		 reg_file reg_file_dut (
    245                                              		.i_regf_clk(i_sys_clk_tb),
    246                                              		.i_regf_rst_n(i_rst_n_tb),
    247                                              		.i_regf_rd_en(o_regf_rd_en_tb),
    248                                              		.i_regf_wr_en(my_regf_wr_en_tb_mux_out), 	 	 	// muxed 
    249                                              		.i_regf_data_wr(my_regf_data_wr_tb_mux_out),        // muxed with rx 
    250                                              		.i_regf_addr(my_regf_addr_tb_mux_out),				// muxed 
    251                                              		.i_engine_configuration(i_engine_configuration_tb),
    252                                              
    253                                              		.o_frmcnt_data_len(i_regf_DATA_LEN_tb),
    254                                              		.o_cccnt_CMD_ATTR(i_regf_CMD_ATTR_tb),
    255                                              		.o_engine_TID(o_engine_TID_tb),
    256                                              		.o_ccc_CMD(i_regf_CMD_tb),
    257                                              		.o_cccnt_DEV_INDEX(i_regf_DEV_INDEX_tb),
    258                                              		.o_frmcnt_DTT(i_regf_DTT_tb),
    259                                              		.o_engine_MODE(o_engine_MODE_tb), // with engine 
    260                                              		.o_cccnt_RnW(i_regf_RnW_tb),
    261                                              		.o_cccnt_WROC(i_regf_WROC_tb),
    262                                              		.o_cccnt_TOC(i_regf_TOC_tb),
    263                                              		.o_cccnt_DBP(i_regf_DBP_tb),
    264                                              		.o_cccnt_SRE(i_regf_SRE_tb),
    265                                              		.o_engine_CP(o_engine_CP_tb),
    266                                              
    267                                              		.o_ser_rx_tx(),
    268                                              		.o_regf_data_rd(i_regf_tx_parallel_data_tb),
    269                                              		.o_regf_num_frames(),
    270                                              		.o_crh_CRHDLY(),
    271                                              		.o_crh_getstatus_data(),
    272                                              		.o_crh_CRCAP2(),
    273                                              		.o_crh_PRECR(),
    274                                              		.o_crh_cfg_reg(),
    275                                              		.o_crh_tgts_count(),
    276                                              		.o_regf_ibi_cfg(),
    277                                              		.o_regf_ibi_payload_size_reg(),
    278                                              		.o_i_ibi_tgt_address(),
    279                                              		.o_regf_hj_cfg(),
    280                                              		.o_regf_hj_support()
    281                                              
    282                                              		);
    283                                              
    284                                              	
    285                                              		mux  #(.WIDTH(1)) DUT6 (
    286                                              			.i_mux_one(my_regf_wr_en_tb),
    287                                              			.i_mux_zero(o_regf_wr_en_tb),
    288                                              			.i_selector(my_regf_wr_en_tb_selector),
    289                                              			.o_mux_out(my_regf_wr_en_tb_mux_out)
    290                                              			);
    291                                              
    292                                              		mux #(.WIDTH(8)) DUT7  (
    293                                              			.i_mux_one(my_regf_data_wr_tb),
    294                                              			.i_mux_zero(i_rx_regfcrc_data_wr_tb),
    295                                              			.i_selector(my_regf_data_wr_tb_selector),
    296                                              			.o_mux_out(my_regf_data_wr_tb_mux_out)
    297                                              			);
    298                                              
    299                                              		mux  #(.WIDTH(12)) DUT8 (
    300                                              			.i_mux_one(my_regf_addr_tb),
    301                                              			.i_mux_zero(o_regf_addr_tb),
    302                                              			.i_selector(my_regf_addr_tb_selector),
    303                                              			.o_mux_out(my_regf_addr_tb_mux_out)
    304                                              			);
    305                                              
    306                                              
    307                                              
    308                                              		RX rx_dut (
    309                                              		.i_sys_clk					(i_sys_clk_tb)				,
    310                                              		.i_sys_rst					(i_rst_n_tb)				,
    311                                              		.i_sclgen_scl				(o_scl_tb)					,
    312                                              		.i_sclgen_scl_pos_edge		(scl_pos_edge_tb)			,
    313                                              		.i_sclgen_scl_neg_edge		(scl_neg_edge_tb)			,
    314                                              		.i_ddrccc_rx_en				(o_rx_en_tb)				,
    315                                              		.i_sdahnd_rx_sda			(i_sdahnd_rx_sda_tb)		,
    316                                              		//.i_bitcnt_rx_bit_count 	(i_bitcnt_rx_bit_count_tb)	,
    317                                              		.i_ddrccc_rx_mode			(o_rx_mode_tb)				,
    318                                              		.i_crc_value				(i_crc_value_tb)			,
    319                                              		.i_crc_valid				(i_crc_valid_tb)			,
    320                                              			
    321                                              		.o_regfcrc_rx_data_out		(i_rx_regfcrc_data_wr_tb)			,
    322                                              		.o_ddrccc_rx_mode_done		(i_rx_mode_done_tb)			,
    323                                              		.o_ddrccc_pre				(i_rx_pre_tb)				,
    324                                              		.o_ddrccc_error				(i_rx_error_tb)				,
    325                                              		.o_crc_en					(crc_en_rx)                 , // 
    326                                              		.o_crc_data_valid           (o_crc_data_valid_rx_tb)    ,
    327                                              		.o_crc_last_byte 			(o_crc_last_byte_rx_tb)
    328                                              		//.o_ddrccc_error_done   	    (o_ddrccc_error_done_tb)      
    329                                              
    330                                              );
    331                                                  	
    332                                                  
    333                                              
    334                                                  	tx tx_dut (
    335                                              		.i_sys_clk 				 (i_sys_clk_tb),
    336                                              		.i_sys_rst 				 (i_rst_n_tb),
    337                                              
    338                                              		.i_ddrccc_tx_en 		 (o_tx_en_tb),
    339                                              		.i_sclgen_scl_pos_edge 	 (scl_pos_edge_tb),
    340                                              		.i_sclgen_scl_neg_edge 	 (scl_neg_edge_tb),
    341                                              		.i_ddrccc_tx_mode 		 (o_tx_mode_tb),
    342                                              
    343                                              		.i_regf_tx_parallel_data (i_regf_tx_parallel_data_tb),
    344                                              		.i_ddrccc_special_data 	 (o_txrx_addr_ccc_tb),
    345                                              		.i_crc_crc_value 		 (i_crc_value_tb),
    346                                              		.i_crc_data_valid  	  	 (i_crc_valid_tb), // new 
    347                                              		.i_regf_read_n_write_bit (i_regf_RnW_tb), // new
    348                                              		.o_sdahnd_serial_data 	 (o_sdahnd_serial_data_tb),
    349                                              		.o_ddrccc_mode_done 	 (i_tx_mode_done_tb),
    350                                              		.o_crc_parallel_data 	 (o_crc_parallel_data_tx_tb),
    351                                              		.o_crc_en 				 (crc_en_tx) ,
    352                                              		.o_crc_last_byte 		 (o_crc_last_byte_tx_tb), // new
    353                                              		.o_crc_data_valid 		 (o_crc_data_valid_tx_tb)	// new
    354                                              );
    355                                              
    356                                                  
    357                                              
    358                                              	crc crc_dut (
    359                                              	.i_sys_clk(i_sys_clk_tb),
    360                                                  .i_sys_rst(i_rst_n_tb),
    361                                                  .i_txrx_en(mux1_out1),
    362                                              	.i_txrx_data_valid(mux1_out3),
    363                                              	.i_txrx_last_byte(mux1_out2),
    364                                              	.i_txrx_data(mux8_out),
    365                                              	.o_txrx_crc_value(i_crc_value_tb),
    366                                              	.o_txrx_crc_valid (i_crc_valid_tb)
    367                                              
    368                                              );
    369                                              
    370                                              
    371                                              mux1      mux1_1 (
    372                                              	.en(o_crc_rx_tx_mux_sel_ccc),
    373                                              	.tx(crc_en_tx),
    374                                              	.rx(crc_en_rx),
    375                                              	.y(mux1_out1)
    376                                              	
    377                                              );
    378                                              
    379                                              mux1      mux1_2 (
    380                                              	.en(o_crc_rx_tx_mux_sel_ccc),
    381                                              	.tx(o_crc_last_byte_tx_tb),
    382                                              	.rx(o_crc_last_byte_rx_tb),
    383                                              	.y(mux1_out2)
    384                                              	
    385                                              );
    386                                              
    387                                              
    388                                              mux1      mux1_3 (
    389                                              	.en(o_crc_rx_tx_mux_sel_ccc),
    390                                              	.tx(o_crc_data_valid_tx_tb),
    391                                              	.rx(o_crc_data_valid_rx_tb),
    392                                              	.y(mux1_out3)
    393                                              	
    394                                              );
    395                                              
    396                                              
    397                                              mux8      mux1_8 (
    398                                              	.en(o_crc_rx_tx_mux_sel_ccc),
    399                                              	.tx(o_crc_parallel_data_tx_tb),
    400                                              	.rx(i_rx_regfcrc_data_wr_tb),
    401                                              	.y(mux8_out)
    402                                              	
    403                                              );
    404                                              
    405                                              
    406                                                  	// initialize the object with the default values in the class defined as bit >> 0
    407                                                  	configuration conf_obj ;
    408                                              
    409                                              
    410                                                  	// inputs to be randomized 
    411                                              
    412                                                  	//////////////////////// DWORD0  //////////////////////
    413                                                  	reg [2:0] RAND_CMD_ATTR      ;
    414                                                  	reg [3:0] RAND_TID           ;
    415                                               		reg [7:0] RAND_CMD           ;
    416                                               		reg 	  RAND_CP            ;
    417                                               		reg [4:0] RAND_DEV_INDEX     ;
    418                                               		reg [1:0] RAND_RESERVED      ;
    419                                               		reg [2:0] RAND_DTT           ; 	 	 // or {DBP,SRE,reserved}
    420                                               		reg [2:0] RAND_MODE          ;
    421                                               		reg  	  RAND_RnW           ;
    422                                               		reg   	  RAND_WROC          ;
    423                                               		reg 	  RAND_TOC           ;
    424                                              
    425                                                  	//////////////////////// DWORD1  //////////////////////
    426                                                  	reg [7:0] RAND_DEF_BYTE     ;
    427                                                  	reg [7:0] RAND_DATA_TWO     ;
    428                                                  	reg [7:0] RAND_DATA_THREE   ;
    429                                                  	reg [7:0] RAND_DATA_FOUR    ;
    430                                              
    431                                                  	/////////////////////// SDA Line //////////////////////
    432                                                  	//reg  	  RAND_SDA ;
    433                                              
    434                                                  	integer i ;
    435                                              
    436                                              	//----------------------------------- Functional Coverage -----------------------------------------//
    437                                              	//------------------------------------ FIRST GROUP ENEC_B -----------------------------------------//
    438                                              	// for every two rows in the excell sheet corresponds to a covergroup
    439                                              
    440                                              	covergroup ENEC_Broadcast @(posedge i_sys_clk_tb);
    441                                              		// coverpoint for operands 
    442                                              		o_tx_en : coverpoint o_tx_en_tb 
    443                                              		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 )
    444                                              		{
    445                                              			bins tx_en_0 = {0};
    446                                              			bins tx_en_1 = {1};
    447                                              		}
    448                                              
    449                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    450                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb) 
    451                                              		{
    452                                              			bins tx_special_preamble 	  = {special_preamble};
    453                                              			bins tx_zero 				  = {zero};
    454                                              			bins tx_seven_zeros 		  = {seven_zeros};
    455                                              			bins tx_serializing_address   = {serializing_address};
    456                                              			bins tx_parity_calc 		  = {parity_calc};
    457                                              			bins tx_one 	 			  = {one};
    458                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    459                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    460                                              			bins tx_value_CRC			  = {value_CRC};
    461                                              			bins tx_restart_pattern		  = {restart_pattern};
    462                                              			//illegal_bins tx_exit_pattern  = {exit_pattern};
    463                                              
    464                                              			// sequence bin to be added 
    465                                              		}
    466                                              
    467                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    468                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    469                                              		{
    470                                              			bins tx_special_preamble 	  = {special_preamble};
    471                                              			bins tx_zero 				  = {zero};
    472                                              			bins tx_seven_zeros 		  = {seven_zeros};
    473                                              			bins tx_serializing_address   = {serializing_address};
    474                                              			bins tx_parity_calc 		  = {parity_calc};
    475                                              			bins tx_one 	 			  = {one};
    476                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    477                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    478                                              			bins tx_value_CRC			  = {value_CRC};
    479                                              			bins tx_exit_pattern		  = {exit_pattern};
    480                                              			//illegal_bins tx_restart_pattern  = {restart_pattern};
    481                                              
    482                                              			// sequence bin to be added 
    483                                              		}
    484                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    485                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    486                                              		{
    487                                              			bins o_sclstall_en_0 = {0};
    488                                              			bins o_sclstall_en_1 = {1};
    489                                              		}
    490                                              
    491                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    492                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    493                                              		{
    494                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    495                                              			//illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    496                                              		}
    497                                              
    498                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    499                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    500                                              		{
    501                                              			//illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    502                                              			bins o_stall_cycles_exit = {exit_pattern_stall};
    503                                              		}
    504                                              
    505                                              
    506                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    507                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    508                                              		{
    509                                              			bins o_rx_en_negedge_0 = {0};
    510                                              			bins o_rx_en_negedge_1 = {1};
    511                                              		}
    512                                              
    513                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    514                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    515                                              		{
    516                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    517                                              		}
    518                                              
    519                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    520                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    521                                              		{
    522                                              			bins first_rx_pre = {0};
    523                                              			bins second_rx_pre = {1};
    524                                              		}
    525                                              
    526                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    527                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    528                                              		{
    529                                              			bins o_frmcnt_en_0 = {0};
    530                                              			bins o_frmcnt_en_1 = {1};
    531                                              		}
    532                                              
    533                                              		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    534                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    535                                              		{
    536                                              			//bins o_sdahand_pp_od_0 = {0};
    537                                              			bins o_sdahand_pp_od_1 = {1};
    538                                              		}
    539                                              
    540                                              		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    541                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    542                                              		{
    543                                              			bins o_frmcnt_Broadcast = {0};
    544                                              			illegal_bins o_frmcnt_Direct = {1};
    545                                              		}
    546                                              
    547                                              		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    548                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    549                                              		{
    550                                              			bins o_regf_wr_en_n = {0};
    551                                              			illegal_bins o_regf_wr_en = {1};
    552                                              		}
    553                                              
    554                                              		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    555                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    556                                              		{
    557                                              			bins o_regf_rd_en_0 = {0};
    558                                              			bins o_regf_rd_en_1 = {1};
    559                                              		}
    560                                              
    561                                              		o_regf_addr : coverpoint o_regf_addr_tb iff (
    562                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    563                                              		{
    564                                              			bins o_regf_addr_first_location = {first_location + 4};
    565                                              			bins o_regf_addr_zeros = {first_location - 1};
    566                                              			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    567                                              			//illegal_bins other_addresses = default ;
    568                                              		}
    569                                              
    570                                              		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    571                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1)
    572                                              		{
    573                                              			bins CCC_value = {ENEC_B};
    574                                              			//ignore_bins others = default ;
    575                                              		}
    576                                              
    577                                              		o_engine_odd : coverpoint o_engine_odd_tb iff (
    578                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    579                                              		{
    580                                              			bins o_engine_odd_0 = {0};
    581                                              			bins o_engine_odd_1 = {1};
    582                                              		}
    583                                              
    584                                              		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    585                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    586                                              		{
    587                                              			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    588                                              			bins others = default ;
    589                                              		}
    590                                              
    591                                              		o_engine_done : coverpoint o_engine_done_tb iff (
    592                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    593                                              		{
    594                                              			bins o_engine_done_0 = {0};
    595                                              			bins o_engine_done_1 = {1};
    596                                              		}
    597                                              
    598                                              	endgroup
    599                                              
    600                                              
    601             1                          1     		ENEC_Broadcast  ENEC_Broadcast_instance = new();
    602                                              		
    603                                              
    604                                              
    605                                              
    606                                              	//-------------------------------------------- SECOND GROUP DISEC_B---------------------------------------//
    607                                              
    608                                              	covergroup DISEC_Broadcast @(negedge i_sys_clk_tb);
    609                                              		// coverpoint for operands 
    610                                              		o_tx_en : coverpoint o_tx_en_tb iff (
    611                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 ) 
    612                                              		{
    613                                              			bins tx_en_0 = {0};
    614                                              			bins tx_en_1 = {1};
    615                                              		}
    616                                              
    617                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    618                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 0 && i_engine_en_tb ) 
    619                                              		{
    620                                              			bins tx_special_preamble 	  = {special_preamble};
    621                                              			bins tx_zero 				  = {zero};
    622                                              			bins tx_seven_zeros 		  = {seven_zeros};
    623                                              			bins tx_serializing_address   = {serializing_address};
    624                                              			bins tx_parity_calc 		  = {parity_calc};
    625                                              			bins tx_one 	 			  = {one};
    626                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    627                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    628                                              			bins tx_value_CRC			  = {value_CRC};
    629                                              			bins tx_restart_pattern		  = {restart_pattern};
    630                                              			//illegal_bins tx_exit_pattern  = {exit_pattern};
    631                                              
    632                                              			// sequence bin to be added 
    633                                              		}
    634                                              
    635                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    636                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 1 && i_engine_en_tb ) 
    637                                              		{
    638                                              			bins tx_special_preamble 	  = {special_preamble};
    639                                              			bins tx_zero 				  = {zero};
    640                                              			bins tx_seven_zeros 		  = {seven_zeros};
    641                                              			bins tx_serializing_address   = {serializing_address};
    642                                              			bins tx_parity_calc 		  = {parity_calc};
    643                                              			bins tx_one 	 			  = {one};
    644                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    645                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    646                                              			bins tx_value_CRC			  = {value_CRC};
    647                                              			bins tx_exit_pattern		  = {exit_pattern};
    648                                              			//illegal_bins tx_restart_pattern  = {restart_pattern};
    649                                              
    650                                              		}
    651                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    652                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    653                                              		{
    654                                              			bins o_sclstall_en_0 = {0};
    655                                              			bins o_sclstall_en_1 = {1};
    656                                              		}
    657                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    658                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 0 && i_engine_en_tb) 
    659                                              		{
    660                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    661                                              			//illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    662                                              		}
    663                                              
    664                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    665                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 1 && i_engine_en_tb) 
    666                                              		{
    667                                              			//illegal_bins o_stall_cycles_restart = {restart_pattern_stall};  // as long as broadcast
    668                                              			bins o_stall_cycles_exit    = {exit_pattern_stall};
    669                                              		}
    670                                              
    671                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    672                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    673                                              		{
    674                                              			bins o_rx_en_negedge_0 = {0};
    675                                              			bins o_rx_en_negedge_1 = {1};
    676                                              		}
    677                                              
    678                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    679                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    680                                              		{
    681                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    682                                              		}
    683                                              
    684                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    685                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    686                                              		{
    687                                              			bins first_rx_pre = {0};
    688                                              			bins second_rx_pre = {1};
    689                                              		}
    690                                              
    691                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    692                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    693                                              		{
    694                                              			bins o_frmcnt_en_0 = {0};
    695                                              			bins o_frmcnt_en_1 = {1};
    696                                              		}
    697                                              
    698                                              		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    699                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    700                                              		{
    701                                              			//bins o_sdahand_pp_od_0 = {0};
    702                                              			bins o_sdahand_pp_od_1 = {1};
    703                                              		}
    704                                              
    705                                              		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    706                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    707                                              		{
    708                                              			bins o_frmcnt_Broadcast  = {0};
    709                                              			illegal_bins o_frmcnt_Direct = {1};
    710                                              		}
    711                                              
    712                                              		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    713                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    714                                              		{
    715                                              			bins o_regf_wr_en_n = {0};
    716                                              			illegal_bins o_regf_wr_en = {1};
    717                                              		}
    718                                              
    719                                              		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    720                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    721                                              		{
    722                                              			bins o_regf_rd_en_0 = {0};
    723                                              			bins o_regf_rd_en_1 = {1};
    724                                              		}
    725                                              
    726                                              		o_regf_addr : coverpoint o_regf_addr_tb iff (
    727                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    728                                              		{
    729                                              			bins o_regf_addr_first_location = {first_location + 4};
    730                                              			bins o_regf_addr_zeros = {first_location-1};
    731                                              			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    732                                              			//illegal_bins other_addresses = default ;
    733                                              		}
    734                                              
    735                                              		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    736                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    737                                              		{
    738                                              			bins CCC_value = {DISEC_B};
    739                                              			//ignore_bins others = default ;
    740                                              		}
    741                                              
    742                                              		o_engine_odd : coverpoint o_engine_odd_tb iff (
    743                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    744                                              		{
    745                                              			bins o_engine_odd_0 = {0};
    746                                              			bins o_engine_odd_1 = {1};
    747                                              		}
    748                                              
    749                                              		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    750                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    751                                              		{
    752                                              			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    753                                              			bins others = default ;
    754                                              		}
    755                                              		o_engine_done : coverpoint o_engine_done_tb iff (
    756                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    757                                              		{
    758                                              			bins o_engine_done_0 = {0};
    759                                              			bins o_engine_done_1 = {1};
    760                                              		}
    761                                              
    762                                              	endgroup
    763                                              
    764             1                          1     	DISEC_Broadcast  DISEC_Broadcast_instance = new();
    765                                              
    766                                              
    767                                              
    768                                              
    769                                              	//------------------------------------ Third GROUP SETMWL_B -----------------------------------------//
    770                                              	// for every two rows in the excell sheet corresponds to a covergroup
    771                                              
    772                                              	covergroup SETMWL_Broadcast @(posedge i_sys_clk_tb);
    773                                              		// coverpoint for operands 
    774                                              		o_tx_en : coverpoint o_tx_en_tb 
    775                                              		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 )
    776                                              		{
    777                                              			bins tx_en_0 = {0};
    778                                              			bins tx_en_1 = {1};
    779                                              		}
    780                                              
    781                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    782                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    783                                              		{
    784                                              			bins tx_special_preamble 	  = {special_preamble};
    785                                              			bins tx_zero 				  = {zero};
    786                                              			bins tx_seven_zeros 		  = {seven_zeros};
    787                                              			bins tx_serializing_address   = {serializing_address};
    788                                              			bins tx_parity_calc 		  = {parity_calc};
    789                                              			bins tx_one 	 			  = {one};
    790                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    791                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    792                                              			bins tx_value_CRC			  = {value_CRC};
    793                                              			bins tx_restart_pattern		  = {restart_pattern};
    794                                              			illegal_bins tx_exit_pattern  = {exit_pattern};
    795                                              
    796                                              		}
    797                                              
    798                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    799                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    800                                              		{
    801                                              			bins tx_special_preamble 	  = {special_preamble};
    802                                              			bins tx_zero 				  = {zero};
    803                                              			bins tx_seven_zeros 		  = {seven_zeros};
    804                                              			bins tx_serializing_address   = {serializing_address};
    805                                              			bins tx_parity_calc 		  = {parity_calc};
    806                                              			bins tx_one 	 			  = {one};
    807                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    808                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    809                                              			bins tx_value_CRC			  = {value_CRC};
    810                                              			bins tx_exit_pattern		  = {exit_pattern};
    811                                              			illegal_bins tx_restart_pattern  = {restart_pattern};
    812                                              
    813                                              		}
    814                                              
    815                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    816                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    817                                              		{
    818                                              			bins o_sclstall_en_0 = {0};
    819                                              			bins o_sclstall_en_1 = {1};
    820                                              		}
    821                                              
    822                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    823                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    824                                              		{
    825                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    826                                              			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    827                                              		}
    828                                              
    829                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    830                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    831                                              		{
    832                                              			illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    833                                              			bins o_stall_cycles_exit = {exit_pattern_stall};
    834                                              		}
    835                                              
    836                                              
    837                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    838                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    839                                              		{
    840                                              			bins o_rx_en_negedge_0 = {0};
    841                                              			bins o_rx_en_negedge_1 = {1};
    842                                              		}
    843                                              
    844                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    845                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    846                                              		{
    847                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    848                                              		}
    849                                              
    850                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    851                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    852                                              		{
    853                                              			bins first_rx_pre = {0};
    854                                              			bins second_rx_pre = {1};
    855                                              		}
    856                                              
    857                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    858                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    859                                              		{
    860                                              			bins o_frmcnt_en_0 = {0};
    861                                              			bins o_frmcnt_en_1 = {1};
    862                                              		}
    863                                              
    864                                              		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    865                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    866                                              		{
    867                                              			//bins o_sdahand_pp_od_0 = {0};
    868                                              			bins o_sdahand_pp_od_1 = {1};
    869                                              		}
    870                                              
    871                                              		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    872                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    873                                              		{
    874                                              			bins o_frmcnt_Broadcast = {0};
    875                                              			illegal_bins o_frmcnt_Direct = {1};
    876                                              		}
    877                                              
    878                                              		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    879                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    880                                              		{
    881                                              			bins o_regf_wr_en_n = {0};
    882                                              			illegal_bins o_regf_wr_en = {1};
    883                                              		}
    884                                              
    885                                              		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    886                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    887                                              		{
    888                                              			bins o_regf_rd_en_0 = {0};
    889                                              			bins o_regf_rd_en_1 = {1};
    890                                              		}
    891                                              
    892                                              		o_regf_addr : coverpoint o_regf_addr_tb iff (
    893                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    894                                              		{
    895                                              			bins o_regf_addr_first_location  = {first_location + 4};
    896                                              			bins o_regf_addr_second_location = {first_location + 5};
    897                                              			bins o_regf_addr_zeros = {first_location - 1};
    898                                              			//illegal_bins other_addresses = default ;
    899                                              		}
    900                                              
    901                                              		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    902                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2)
    903                                              		{
    904                                              			bins CCC_value = {SETMWL_B};
    905                                              			//ignore_bins others = default ;
    906                                              		}
    907                                              
    908                                              		o_engine_odd : coverpoint o_engine_odd_tb iff (
    909                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    910                                              		{
    911                                              			bins o_engine_odd_0 = {0};
    912                                              			illegal_bins o_engine_odd_1 = {1};
    913                                              		}
    914                                              
    915                                              		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    916                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    917                                              		{
    918                                              			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    919                                              			bins others = default ;
    920                                              		}
    921                                              
    922                                              		o_engine_done : coverpoint o_engine_done_tb iff (
    923                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    924                                              		{
    925                                              			bins o_engine_done_0 = {0};
    926                                              			bins o_engine_done_1 = {1};
    927                                              		}
    928                                              
    929                                              	endgroup
    930                                              
    931                                              
    932             1                          1     		SETMWL_Broadcast  SETMWL_Broadcast_instance = new();
    933                                              		
    934                                              
    935                                              
    936                                              	//------------------------------------ fourth GROUP SETMWL_B -----------------------------------------//
    937                                              	// for every two rows in the excell sheet corresponds to a covergroup
    938                                              
    939                                              	covergroup SETMRL_Broadcast @(posedge i_sys_clk_tb);
    940                                              		// coverpoint for operands 
    941                                              		o_tx_en : coverpoint o_tx_en_tb 
    942                                              		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 )
    943                                              		{
    944                                              			bins tx_en_0 = {0};
    945                                              			bins tx_en_1 = {1};
    946                                              		}
    947                                              
    948                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    949                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    950                                              		{
    951                                              			bins tx_special_preamble 	  = {special_preamble};
    952                                              			bins tx_zero 				  = {zero};
    953                                              			bins tx_seven_zeros 		  = {seven_zeros};
    954                                              			bins tx_serializing_address   = {serializing_address};
    955                                              			bins tx_parity_calc 		  = {parity_calc};
    956                                              			bins tx_one 	 			  = {one};
    957                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    958                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    959                                              			bins tx_value_CRC			  = {value_CRC};
    960                                              			bins tx_restart_pattern		  = {restart_pattern};
    961                                              			illegal_bins tx_exit_pattern  = {exit_pattern};
    962                                              
    963                                              		}
    964                                              
    965                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    966                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    967                                              		{
    968                                              			bins tx_special_preamble 	  = {special_preamble};
    969                                              			bins tx_zero 				  = {zero};
    970                                              			bins tx_seven_zeros 		  = {seven_zeros};
    971                                              			bins tx_serializing_address   = {serializing_address};
    972                                              			bins tx_parity_calc 		  = {parity_calc};
    973                                              			bins tx_one 	 			  = {one};
    974                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    975                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    976                                              			bins tx_value_CRC			  = {value_CRC};
    977                                              			bins tx_exit_pattern		  = {exit_pattern};
    978                                              			illegal_bins tx_restart_pattern  = {restart_pattern};
    979                                              
    980                                              		}
    981                                              
    982                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    983                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    984                                              		{
    985                                              			bins o_sclstall_en_0 = {0};
    986                                              			bins o_sclstall_en_1 = {1};
    987                                              		}
    988                                              
    989                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    990                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    991                                              		{
    992                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    993                                              			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    994                                              		}
    995                                              
    996                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    997                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    998                                              		{
    999                                              			illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    1000                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1001                                             		}
    1002                                             
    1003                                             
    1004                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1005                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1006                                             		{
    1007                                             			bins o_rx_en_negedge_0 = {0};
    1008                                             			bins o_rx_en_negedge_1 = {1};
    1009                                             		}
    1010                                             
    1011                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1012                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1013                                             		{
    1014                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1015                                             		}
    1016                                             
    1017                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1018                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1019                                             		{
    1020                                             			bins first_rx_pre = {0};
    1021                                             			bins second_rx_pre = {1};
    1022                                             		}
    1023                                             
    1024                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1025                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1026                                             		{
    1027                                             			bins o_frmcnt_en_0 = {0};
    1028                                             			bins o_frmcnt_en_1 = {1};
    1029                                             		}
    1030                                             
    1031                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1032                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1033                                             		{
    1034                                             			//bins o_sdahand_pp_od_0 = {0};
    1035                                             			bins o_sdahand_pp_od_1 = {1};
    1036                                             		}
    1037                                             
    1038                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1039                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1040                                             		{
    1041                                             			bins o_frmcnt_Broadcast = {0};
    1042                                             			illegal_bins o_frmcnt_Direct = {1};
    1043                                             		}
    1044                                             
    1045                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1046                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1047                                             		{
    1048                                             			bins o_regf_wr_en_n = {0};
    1049                                             			illegal_bins o_regf_wr_en = {1};
    1050                                             		}
    1051                                             
    1052                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1053                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1054                                             		{
    1055                                             			bins o_regf_rd_en_0 = {0};
    1056                                             			bins o_regf_rd_en_1 = {1};
    1057                                             		}
    1058                                             
    1059                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1060                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    1061                                             		{
    1062                                             			bins o_regf_addr_first_location  = {first_location + 4};
    1063                                             			bins o_regf_addr_second_location = {first_location + 5};
    1064                                             			bins o_regf_addr_zeros = {first_location - 1};
    1065                                             			//illegal_bins other_addresses = default ;
    1066                                             		}
    1067                                             
    1068                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1069                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2)
    1070                                             		{
    1071                                             			bins CCC_value = {SETMRL_B};
    1072                                             			//ignore_bins others = default ;
    1073                                             		}
    1074                                             
    1075                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1076                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1077                                             		{
    1078                                             			bins o_engine_odd_0 = {0};
    1079                                             			illegal_bins o_engine_odd_1 = {1};
    1080                                             		}
    1081                                             
    1082                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1083                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1084                                             		{
    1085                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1086                                             			bins others = default ;
    1087                                             		}
    1088                                             
    1089                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1090                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1091                                             		{
    1092                                             			bins o_engine_done_0 = {0};
    1093                                             			bins o_engine_done_1 = {1};
    1094                                             		}
    1095                                             
    1096                                             	endgroup
    1097                                             
    1098                                             
    1099            1                          1     		SETMRL_Broadcast  SETMRL_Broadcast_instance = new();
    1100                                             		
    1101                                             
    1102                                             
    1103                                             	//------------------------------------ fifth GROUP Dummy_B -----------------------------------------//
    1104                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1105                                             
    1106                                             	covergroup Dummy_Broadcast @(posedge i_sys_clk_tb);
    1107                                             		// coverpoint for operands 
    1108                                             		o_tx_en : coverpoint o_tx_en_tb 
    1109                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 )
    1110                                             		{
    1111                                             			bins tx_en_0 = {0};
    1112                                             			bins tx_en_1 = {1};
    1113                                             		}
    1114                                             
    1115                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1116                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && !i_regf_TOC_tb && i_engine_en_tb) 
    1117                                             		{
    1118                                             			bins tx_special_preamble 	  = {special_preamble};
    1119                                             			bins tx_zero 				  = {zero};
    1120                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1121                                             			bins tx_serializing_address   = {serializing_address};
    1122                                             			bins tx_parity_calc 		  = {parity_calc};
    1123                                             			bins tx_one 	 			  = {one};
    1124                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1125                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1126                                             			bins tx_value_CRC			  = {value_CRC};
    1127                                             			bins tx_restart_pattern		  = {restart_pattern};
    1128                                             			//illegal_bins tx_exit_pattern  = {exit_pattern};
    1129                                             
    1130                                             			// sequence bin to be added 
    1131                                             		}
    1132                                             
    1133                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1134                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_regf_TOC_tb && i_engine_en_tb)
    1135                                             		{
    1136                                             			bins tx_special_preamble 	  = {special_preamble};
    1137                                             			bins tx_zero 				  = {zero};
    1138                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1139                                             			bins tx_serializing_address   = {serializing_address};
    1140                                             			bins tx_parity_calc 		  = {parity_calc};
    1141                                             			bins tx_one 	 			  = {one};
    1142                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1143                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1144                                             			bins tx_value_CRC			  = {value_CRC};
    1145                                             			bins tx_exit_pattern		  = {exit_pattern};
    1146                                             			//illegal_bins tx_restart_pattern  = {restart_pattern};
    1147                                             
    1148                                             			// sequence bin to be added 
    1149                                             		}
    1150                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1151                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1152                                             		{
    1153                                             			bins o_sclstall_en_0 = {0};
    1154                                             			bins o_sclstall_en_1 = {1};
    1155                                             		}
    1156                                             
    1157                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1158                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    1159                                             		{
    1160                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1161                                             			//illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1162                                             		}
    1163                                             
    1164                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1165                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    1166                                             		{
    1167                                             			//illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    1168                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1169                                             		}
    1170                                             
    1171                                             
    1172                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1173                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1174                                             		{
    1175                                             			bins o_rx_en_negedge_0 = {0};
    1176                                             			bins o_rx_en_negedge_1 = {1};
    1177                                             		}
    1178                                             
    1179                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1180                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1181                                             		{
    1182                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1183                                             		}
    1184                                             
    1185                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1186                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1187                                             		{
    1188                                             			bins first_rx_pre = {0};
    1189                                             			illegal_bins second_rx_pre = {1};
    1190                                             		}
    1191                                             
    1192                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1193                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1194                                             		{
    1195                                             			bins o_frmcnt_en_0 = {0};
    1196                                             			bins o_frmcnt_en_1 = {1};
    1197                                             		}
    1198                                             
    1199                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1200                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1201                                             		{
    1202                                             			//bins o_sdahand_pp_od_0 = {0};
    1203                                             			bins o_sdahand_pp_od_1 = {1};
    1204                                             		}
    1205                                             
    1206                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1207                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1208                                             		{
    1209                                             			bins o_frmcnt_Broadcast = {0};
    1210                                             			illegal_bins o_frmcnt_Direct = {1};
    1211                                             		}
    1212                                             
    1213                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1214                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1215                                             		{
    1216                                             			bins o_regf_wr_en_n = {0};
    1217                                             			illegal_bins o_regf_wr_en = {1};
    1218                                             		}
    1219                                             
    1220                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1221                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1222                                             		{
    1223                                             			bins o_regf_rd_en_0 = {0};
    1224                                             			bins o_regf_rd_en_1 = {1};
    1225                                             		}
    1226                                             
    1227                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1228                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_engine_en_tb) 
    1229                                             		{
    1230                                             			bins o_regf_addr_zeros = {first_location - 1};
    1231                                             			ignore_bins last_addres_of_prev_cmd = {first_location  } ;
    1232                                             			//illegal_bins other_addresses = default ;
    1233                                             		}
    1234                                             
    1235                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1236                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_engine_en_tb)
    1237                                             		{
    1238                                             			bins CCC_value = {Dummy_B};
    1239                                             			//illegal_bins others = default ;
    1240                                             		}
    1241                                             
    1242                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1243                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1244                                             		{
    1245                                             			bins o_engine_odd_0 = {0};
    1246                                             			bins o_engine_odd_1 = {1};
    1247                                             		}
    1248                                             
    1249                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1250                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1251                                             		{
    1252                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1253                                             			bins others = default ;
    1254                                             		}
    1255                                             
    1256                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1257                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1258                                             		{
    1259                                             			bins o_engine_done_0 = {0};
    1260                                             			bins o_engine_done_1 = {1};
    1261                                             		}
    1262                                             
    1263                                             	endgroup
    1264                                             
    1265                                             
    1266            1                          1     		Dummy_Broadcast  Dummy_Broadcast_instance = new();
    1267                                             
    1268                                             /////////////////////////////////////////////////////////////////////////////////////////////////////
    1269                                             ////////////////////////////////////////// DIRECT ///////////////////////////////////////////////////
    1270                                             /////////////////////////////////////////////////////////////////////////////////////////////////////
    1271                                             
    1272                                             //------------------------------------ fifth GROUP ENEC_D -----------------------------------------//
    1273                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1274                                             
    1275                                             	covergroup ENEC_Direct @(posedge i_sys_clk_tb);
    1276                                             		// coverpoint for operands 
    1277                                             		o_tx_en : coverpoint o_tx_en_tb 
    1278                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 )
    1279                                             		{
    1280                                             			bins tx_en_0 = {0};
    1281                                             			bins tx_en_1 = {1};
    1282                                             		}
    1283                                             
    1284                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1285                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb) 
    1286                                             		{
    1287                                             			bins tx_special_preamble 	  = {special_preamble};
    1288                                             			bins tx_zero 				  = {zero};
    1289                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1290                                             			bins tx_serializing_address   = {serializing_address};
    1291                                             			bins tx_parity_calc 		  = {parity_calc};
    1292                                             			bins tx_one 	 			  = {one};
    1293                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1294                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1295                                             			bins tx_value_CRC			  = {value_CRC};
    1296                                             			bins tx_restart_pattern		  = {restart_pattern};
    1297                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1298                                             		}
    1299                                             
    1300                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1301                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1302                                             		{
    1303                                             			bins tx_special_preamble 	  = {special_preamble};
    1304                                             			bins tx_zero 				  = {zero};
    1305                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1306                                             			bins tx_serializing_address   = {serializing_address};
    1307                                             			bins tx_parity_calc 		  = {parity_calc};
    1308                                             			bins tx_one 	 			  = {one};
    1309                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1310                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1311                                             			bins tx_value_CRC			  = {value_CRC};
    1312                                             			bins tx_exit_pattern		  = {exit_pattern};
    1313                                             			bins tx_restart_pattern       = {restart_pattern};
    1314                                             		}
    1315                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1316                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1317                                             		{
    1318                                             			bins o_sclstall_en_0 = {0};
    1319                                             			bins o_sclstall_en_1 = {1};
    1320                                             		}
    1321                                             
    1322                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1323                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb)
    1324                                             		{
    1325                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1326                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1327                                             		}
    1328                                             
    1329                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1330                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1331                                             		{
    1332                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1333                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1334                                             		}
    1335                                             
    1336                                             
    1337                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1338                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1339                                             		{
    1340                                             			bins o_rx_en_negedge_0 = {0};
    1341                                             			bins o_rx_en_negedge_1 = {1};
    1342                                             		}
    1343                                             
    1344                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1345                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1346                                             		{
    1347                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1348                                             			//ignore_bins other_modes_rx = {default} ;
    1349                                             		}
    1350                                             
    1351                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1352                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1353                                             		{
    1354                                             			bins first_rx_pre = {0};
    1355                                             			//bins second_rx_pre = {1};
    1356                                             		}
    1357                                             
    1358                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1359                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1360                                             		{
    1361                                             			bins o_frmcnt_en_0 = {0};
    1362                                             			bins o_frmcnt_en_1 = {1};
    1363                                             		}
    1364                                             
    1365                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1366                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1367                                             		{
    1368                                             			//bins o_sdahand_pp_od_0 = {0};
    1369                                             			bins o_sdahand_pp_od_1 = {1};
    1370                                             		}
    1371                                             
    1372                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1373                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1374                                             		{
    1375                                             			bins o_frmcnt_Broadcast = {1};
    1376                                             			illegal_bins o_frmcnt_Direct = {0};
    1377                                             		}
    1378                                             
    1379                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1380                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1381                                             		{
    1382                                             			bins o_regf_wr_en_n = {0};
    1383                                             			illegal_bins o_regf_wr_en = {1};
    1384                                             		}
    1385                                             
    1386                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1387                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1388                                             		{
    1389                                             			bins o_regf_rd_en_0 = {0};
    1390                                             			bins o_regf_rd_en_1 = {1};
    1391                                             		}
    1392                                             
    1393                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1394                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    1395                                             		{
    1396                                             			bins o_regf_addr_first_location = {first_location + 4};
    1397                                             			bins o_regf_addr_zeros = {first_location - 1};
    1398                                             			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    1399                                             			//illegal_bins other_addresses = default ;
    1400                                             		}
    1401                                             
    1402                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1403                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1)
    1404                                             		{
    1405                                             			bins CCC_value = {ENEC_D};
    1406                                             			//ignore_bins others = default ;
    1407                                             		}
    1408                                             
    1409                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1410                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1411                                             		{
    1412                                             			bins o_engine_odd_0 = {0};
    1413                                             			bins o_engine_odd_1 = {1};
    1414                                             		}
    1415                                             
    1416                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1417                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1418                                             		{
    1419                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1420                                             			bins others = default ;
    1421                                             		}
    1422                                             
    1423                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1424                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1425                                             		{
    1426                                             			bins o_engine_done_0 = {0};
    1427                                             			bins o_engine_done_1 = {1};
    1428                                             		}
    1429                                             
    1430                                             	endgroup
    1431                                             
    1432                                             
    1433            1                          1     		ENEC_Direct  ENENEC_Direct_instance = new();
    1434                                             		
    1435                                             
    1436                                             
    1437                                             //------------------------------------ sixth GROUP DISEC_D -----------------------------------------//
    1438                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1439                                             
    1440                                             	covergroup DISEC_Direct @(posedge i_sys_clk_tb);
    1441                                             		// coverpoint for operands 
    1442                                             		o_tx_en : coverpoint o_tx_en_tb 
    1443                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 )
    1444                                             		{
    1445                                             			bins tx_en_0 = {0};
    1446                                             			bins tx_en_1 = {1};
    1447                                             		}
    1448                                             
    1449                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1450                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb) 
    1451                                             		{
    1452                                             			bins tx_special_preamble 	  = {special_preamble};
    1453                                             			bins tx_zero 				  = {zero};
    1454                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1455                                             			bins tx_serializing_address   = {serializing_address};
    1456                                             			bins tx_parity_calc 		  = {parity_calc};
    1457                                             			bins tx_one 	 			  = {one};
    1458                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1459                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1460                                             			bins tx_value_CRC			  = {value_CRC};
    1461                                             			bins tx_restart_pattern		  = {restart_pattern};
    1462                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1463                                             		}
    1464                                             
    1465                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1466                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1467                                             		{
    1468                                             			bins tx_special_preamble 	  = {special_preamble};
    1469                                             			bins tx_zero 				  = {zero};
    1470                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1471                                             			bins tx_serializing_address   = {serializing_address};
    1472                                             			bins tx_parity_calc 		  = {parity_calc};
    1473                                             			bins tx_one 	 			  = {one};
    1474                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1475                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1476                                             			bins tx_value_CRC			  = {value_CRC};
    1477                                             			bins tx_exit_pattern		  = {exit_pattern};
    1478                                             			bins tx_restart_pattern       = {restart_pattern};
    1479                                             		}
    1480                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1481                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1482                                             		{
    1483                                             			bins o_sclstall_en_0 = {0};
    1484                                             			bins o_sclstall_en_1 = {1};
    1485                                             		}
    1486                                             
    1487                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1488                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb)
    1489                                             		{
    1490                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1491                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1492                                             		}
    1493                                             
    1494                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1495                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1496                                             		{
    1497                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1498                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1499                                             		}
    1500                                             
    1501                                             
    1502                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1503                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1504                                             		{
    1505                                             			bins o_rx_en_negedge_0 = {0};
    1506                                             			bins o_rx_en_negedge_1 = {1};
    1507                                             		}
    1508                                             
    1509                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1510                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1511                                             		{
    1512                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1513                                             			//ignore_bins other_modes_rx = {default} ;
    1514                                             		}
    1515                                             
    1516                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1517                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1518                                             		{
    1519                                             			bins first_rx_pre = {0};
    1520                                             			//bins second_rx_pre = {1};
    1521                                             		}
    1522                                             
    1523                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1524                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1525                                             		{
    1526                                             			bins o_frmcnt_en_0 = {0};
    1527                                             			bins o_frmcnt_en_1 = {1};
    1528                                             		}
    1529                                             
    1530                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1531                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1532                                             		{
    1533                                             			//bins o_sdahand_pp_od_0 = {0};
    1534                                             			bins o_sdahand_pp_od_1 = {1};
    1535                                             		}
    1536                                             
    1537                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1538                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1539                                             		{
    1540                                             			bins o_frmcnt_Direct = {1};
    1541                                             			illegal_bins o_frmcnt_Broadcast = {0};
    1542                                             		}
    1543                                             
    1544                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1545                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1546                                             		{
    1547                                             			bins o_regf_wr_en_n = {0};
    1548                                             			illegal_bins o_regf_wr_en = {1};
    1549                                             		}
    1550                                             
    1551                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1552                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1553                                             		{
    1554                                             			bins o_regf_rd_en_0 = {0};
    1555                                             			bins o_regf_rd_en_1 = {1};
    1556                                             		}
    1557                                             
    1558                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1559                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    1560                                             		{
    1561                                             			bins o_regf_addr_first_location = {first_location + 4};
    1562                                             			bins o_regf_addr_zeros = {first_location - 1};
    1563                                             			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    1564                                             			//illegal_bins other_addresses = default ;
    1565                                             		}
    1566                                             
    1567                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1568                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1)
    1569                                             		{
    1570                                             			bins CCC_value = {DISEC_D};
    1571                                             			//ignore_bins others = default ;
    1572                                             		}
    1573                                             
    1574                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1575                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1576                                             		{
    1577                                             			bins o_engine_odd_0 = {0};
    1578                                             			bins o_engine_odd_1 = {1};
    1579                                             		}
    1580                                             
    1581                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1582                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1583                                             		{
    1584                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1585                                             			bins others = default ;
    1586                                             		}
    1587                                             
    1588                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1589                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1590                                             		{
    1591                                             			bins o_engine_done_0 = {0};
    1592                                             			bins o_engine_done_1 = {1};
    1593                                             		}
    1594                                             
    1595                                             	endgroup
    1596                                             
    1597                                             
    1598            1                          1     		DISEC_Direct  DISEC_Direct_instance = new();
    1599                                             		
    1600                                             
    1601                                             
    1602                                             
    1603                                             
    1604                                             
    1605                                             
    1606                                             //------------------------------------ seventh GROUP SETMWL_D  -----------------------------------------//
    1607                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1608                                             
    1609                                             	covergroup SETMWL_Direct @(posedge i_sys_clk_tb);
    1610                                             		// coverpoint for operands 
    1611                                             		o_tx_en : coverpoint o_tx_en_tb 
    1612                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2)
    1613                                             		{
    1614                                             			bins tx_en_0 = {0};
    1615                                             			bins tx_en_1 = {1};
    1616                                             		}
    1617                                             
    1618                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1619                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    1620                                             		{
    1621                                             			bins tx_special_preamble 	  = {special_preamble};
    1622                                             			bins tx_zero 				  = {zero};
    1623                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1624                                             			bins tx_serializing_address   = {serializing_address};
    1625                                             			bins tx_parity_calc 		  = {parity_calc};
    1626                                             			bins tx_one 	 			  = {one};
    1627                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1628                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1629                                             			bins tx_value_CRC			  = {value_CRC};
    1630                                             			bins tx_restart_pattern		  = {restart_pattern};
    1631                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1632                                             		}
    1633                                             
    1634                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1635                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1636                                             		{
    1637                                             			bins tx_special_preamble 	  = {special_preamble};
    1638                                             			bins tx_zero 				  = {zero};
    1639                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1640                                             			bins tx_serializing_address   = {serializing_address};
    1641                                             			bins tx_parity_calc 		  = {parity_calc};
    1642                                             			bins tx_one 	 			  = {one};
    1643                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1644                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1645                                             			bins tx_value_CRC			  = {value_CRC};
    1646                                             			bins tx_exit_pattern		  = {exit_pattern};
    1647                                             			bins tx_restart_pattern       = {restart_pattern};
    1648                                             		}
    1649                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1650                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1651                                             		{
    1652                                             			bins o_sclstall_en_0 = {0};
    1653                                             			bins o_sclstall_en_1 = {1};
    1654                                             		}
    1655                                             
    1656                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1657                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb)
    1658                                             		{
    1659                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1660                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1661                                             		}
    1662                                             
    1663                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1664                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1665                                             		{
    1666                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1667                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1668                                             		}
    1669                                             
    1670                                             
    1671                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1672                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1673                                             		{
    1674                                             			bins o_rx_en_negedge_0 = {0};
    1675                                             			bins o_rx_en_negedge_1 = {1};
    1676                                             		}
    1677                                             
    1678                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1679                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1680                                             		{
    1681                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1682                                             			//ignore_bins other_modes_rx = {default} ;
    1683                                             		}
    1684                                             
    1685                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1686                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1687                                             		{
    1688                                             			bins first_rx_pre  = {0};
    1689                                             			//bins second_rx_pre = {1};
    1690                                             		}
    1691                                             
    1692                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1693                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1694                                             		{
    1695                                             			bins o_frmcnt_en_0 = {0};
    1696                                             			bins o_frmcnt_en_1 = {1};
    1697                                             		}
    1698                                             
    1699                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1700                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1701                                             		{
    1702                                             			//bins o_sdahand_pp_od_0 = {0};
    1703                                             			bins o_sdahand_pp_od_1 = {1};
    1704                                             		}
    1705                                             
    1706                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1707                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1708                                             		{
    1709                                             			bins o_frmcnt_Direct = {1};
    1710                                             			illegal_bins o_frmcnt_Broadcast = {0};
    1711                                             		}
    1712                                             
    1713                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1714                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1715                                             		{
    1716                                             			bins o_regf_wr_en_n = {0};
    1717                                             			illegal_bins o_regf_wr_en = {1};
    1718                                             		}
    1719                                             
    1720                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1721                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1722                                             		{
    1723                                             			bins o_regf_rd_en_0 = {0};
    1724                                             			bins o_regf_rd_en_1 = {1};
    1725                                             		}
    1726                                             
    1727                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1728                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    1729                                             		{
    1730                                             			bins o_regf_addr_first_location = {first_location + 4};
    1731                                             			bins o_regf_addr_zeros = {first_location - 1};
    1732                                             			bins o_regf_addr_second_location = {first_location + 5} ;
    1733                                             			//illegal_bins other_addresses = default ;
    1734                                             		}
    1735                                             
    1736                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1737                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2)
    1738                                             		{
    1739                                             			bins CCC_value = {SETMWL_D};
    1740                                             			//ignore_bins others = default ;
    1741                                             		}
    1742                                             
    1743                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1744                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1745                                             		{
    1746                                             			bins o_engine_odd_0 = {0};
    1747                                             			illegal_bins o_engine_odd_1 = {1};
    1748                                             		}
    1749                                             
    1750                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1751                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1752                                             		{
    1753                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1754                                             			bins others = default ;
    1755                                             		}
    1756                                             
    1757                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1758                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1759                                             		{
    1760                                             			bins o_engine_done_0 = {0};
    1761                                             			bins o_engine_done_1 = {1};
    1762                                             		}
    1763                                             
    1764                                             	endgroup
    1765                                             
    1766                                             
    1767            1                          1     		SETMWL_Direct  SETMWL_Direct_instance = new();
    1768                                             		
    1769                                             
    1770                                             
    1771                                             //------------------------------------ eighth GROUP SETMRL_D  -----------------------------------------//
    1772                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1773                                             
    1774                                             	covergroup SETMRL_Direct @(posedge i_sys_clk_tb);
    1775                                             		// coverpoint for operands 
    1776                                             		o_tx_en : coverpoint o_tx_en_tb 
    1777                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2)
    1778                                             		{
    1779                                             			bins tx_en_0 = {0};
    1780                                             			bins tx_en_1 = {1};
    1781                                             		}
    1782                                             
    1783                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1784                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    1785                                             		{
    1786                                             			bins tx_special_preamble 	  = {special_preamble};
    1787                                             			bins tx_zero 				  = {zero};
    1788                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1789                                             			bins tx_serializing_address   = {serializing_address};
    1790                                             			bins tx_parity_calc 		  = {parity_calc};
    1791                                             			bins tx_one 	 			  = {one};
    1792                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1793                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1794                                             			bins tx_value_CRC			  = {value_CRC};
    1795                                             			bins tx_restart_pattern		  = {restart_pattern};
    1796                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1797                                             		}
    1798                                             
    1799                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1800                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1801                                             		{
    1802                                             			bins tx_special_preamble 	  = {special_preamble};
    1803                                             			bins tx_zero 				  = {zero};
    1804                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1805                                             			bins tx_serializing_address   = {serializing_address};
    1806                                             			bins tx_parity_calc 		  = {parity_calc};
    1807                                             			bins tx_one 	 			  = {one};
    1808                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1809                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1810                                             			bins tx_value_CRC			  = {value_CRC};
    1811                                             			bins tx_exit_pattern		  = {exit_pattern};
    1812                                             			bins tx_restart_pattern       = {restart_pattern};
    1813                                             		}
    1814                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1815                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1816                                             		{
    1817                                             			bins o_sclstall_en_0 = {0};
    1818                                             			bins o_sclstall_en_1 = {1};
    1819                                             		}
    1820                                             
    1821                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1822                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb)
    1823                                             		{
    1824                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1825                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1826                                             		}
    1827                                             
    1828                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1829                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1830                                             		{
    1831                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1832                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1833                                             		}
    1834                                             
    1835                                             
    1836                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1837                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1838                                             		{
    1839                                             			bins o_rx_en_negedge_0 = {0};
    1840                                             			bins o_rx_en_negedge_1 = {1};
    1841                                             		}
    1842                                             
    1843                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1844                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1845                                             		{
    1846                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1847                                             			//ignore_bins other_modes_rx = {default} ;
    1848                                             		}
    1849                                             
    1850                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1851                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1852                                             		{
    1853                                             			bins first_rx_pre  = {0};
    1854                                             			//bins second_rx_pre = {1};
    1855                                             		}
    1856                                             
    1857                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1858                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1859                                             		{
    1860                                             			bins o_frmcnt_en_0 = {0};
    1861                                             			bins o_frmcnt_en_1 = {1};
    1862                                             		}
    1863                                             
    1864                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1865                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1866                                             		{
    1867                                             			//bins o_sdahand_pp_od_0 = {0};
    1868                                             			bins o_sdahand_pp_od_1 = {1};
    1869                                             		}
    1870                                             
    1871                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1872                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1873                                             		{
    1874                                             			bins o_frmcnt_Direct = {1};
    1875                                             			illegal_bins o_frmcnt_Broadcast = {0};
    1876                                             		}
    1877                                             
    1878                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1879                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1880                                             		{
    1881                                             			bins o_regf_wr_en_n = {0};
    1882                                             			illegal_bins o_regf_wr_en = {1};
    1883                                             		}
    1884                                             
    1885                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1886                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1887                                             		{
    1888                                             			bins o_regf_rd_en_0 = {0};
    1889                                             			bins o_regf_rd_en_1 = {1};
    1890                                             		}
    1891                                             
    1892                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1893                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    1894                                             		{
    1895                                             			bins o_regf_addr_first_location = {first_location + 4};
    1896                                             			bins o_regf_addr_zeros = {first_location - 1};
    1897                                             			bins o_regf_addr_second_location = {first_location + 5} ;
    1898                                             			//illegal_bins other_addresses = default ;
    1899                                             		}
    1900                                             
    1901                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1902                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2)
    1903                                             		{
    1904                                             			bins CCC_value = {SETMRL_D};
    1905                                             			//ignore_bins others = default ;
    1906                                             		}
    1907                                             
    1908                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1909                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1910                                             		{
    1911                                             			bins o_engine_odd_0 = {0};
    1912                                             			illegal_bins o_engine_odd_1 = {1};
    1913                                             		}
    1914                                             
    1915                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1916                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1917                                             		{
    1918                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1919                                             			bins others = default ;
    1920                                             		}
    1921                                             
    1922                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1923                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1924                                             		{
    1925                                             			bins o_engine_done_0 = {0};
    1926                                             			bins o_engine_done_1 = {1};
    1927                                             		}
    1928                                             
    1929                                             	endgroup
    1930                                             
    1931                                             
    1932            1                          1     		SETMRL_Direct  SETMRL_Direct_instance = new();
    1933                                             
    1934                                             //////////////////////////////////////////////////////// DIRECT GET /////////////////////////////////////////////////
    1935                                             
    1936                                             	//----------------------------------------------- ninth GROUP GETMWL_D ----------------------------------------//
    1937                                             
    1938                                             	covergroup GETMWL_Direct @(negedge i_sys_clk_tb);
    1939                                             		// coverpoint for operands 
    1940                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    1941                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 2) 
    1942                                             		{
    1943                                             			bins tx_en_0 = {0};
    1944                                             			bins tx_en_1 = {1};
    1945                                             		}
    1946                                             
    1947                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1948                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && !i_regf_TOC_tb && i_engine_en_tb) 
    1949                                             		{
    1950                                             			bins tx_special_preamble 	  = {special_preamble};
    1951                                             			bins tx_zero 				  = {zero};
    1952                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1953                                             			bins tx_serializing_address   = {serializing_address};
    1954                                             			bins tx_parity_calc 		  = {parity_calc};
    1955                                             			bins tx_one 	 			  = {one};
    1956                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1957                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1958                                             			bins tx_value_CRC			  = {value_CRC};
    1959                                             			bins tx_restart_pattern		  = {restart_pattern};
    1960                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    1961                                             		}
    1962                                             
    1963                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1964                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_regf_TOC_tb && i_engine_en_tb ) 
    1965                                             		{
    1966                                             			bins tx_special_preamble 	  = {special_preamble};
    1967                                             			bins tx_zero 				  = {zero};
    1968                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1969                                             			bins tx_serializing_address   = {serializing_address};
    1970                                             			bins tx_parity_calc 		  = {parity_calc};
    1971                                             			bins tx_one 	 			  = {one};
    1972                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1973                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1974                                             			bins tx_value_CRC			  = {value_CRC};
    1975                                             			bins tx_exit_pattern		  = {exit_pattern};
    1976                                             			bins tx_restart_pattern       = {restart_pattern};
    1977                                             		}
    1978                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1979                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    1980                                             		{
    1981                                             			bins o_sclstall_en_0 = {0};
    1982                                             			bins o_sclstall_en_1 = {1};
    1983                                             		}
    1984                                             
    1985                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1986                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    1987                                             		{
    1988                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1989                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1990                                             		}
    1991                                             
    1992                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1993                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    1994                                             		{
    1995                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1996                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1997                                             		}
    1998                                             
    1999                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2000                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2001                                             		{
    2002                                             			bins o_rx_en_negedge_0 = {0};
    2003                                             			bins o_rx_en_negedge_1 = {1};
    2004                                             		}
    2005                                             
    2006                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2007                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2008                                             		{
    2009                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2010                                             			bins rx_deserializing_byte = {deserializing_byte};
    2011                                             			bins rx_parity_check       = {parity_check};
    2012                                             			//bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2013                                             			//bins rx_check_value_CRC    = {check_value_CRC};
    2014                                             		}
    2015                                             
    2016                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2017                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2018                                             		{
    2019                                             			bins first_word_rx_pre = {0};
    2020                                             			//illegal_bins second_word_rx_pre = {1};
    2021                                             		}
    2022                                             
    2023                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2024                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2)
    2025                                             		{
    2026                                             			bins o_frmcnt_en_0 = {0};
    2027                                             			bins o_frmcnt_en_1 = {1};
    2028                                             		}
    2029                                             
    2030                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2031                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2032                                             		{
    2033                                             			//bins o_sdahand_pp_od_0 = {0};
    2034                                             			bins o_sdahand_pp_od_1 = {1};
    2035                                             		}
    2036                                             
    2037                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2038                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2039                                             		{
    2040                                             			bins Direct_flag = {1};
    2041                                             			illegal_bins Broadcast_flag = {0};
    2042                                             		}
    2043                                             
    2044                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2045                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2046                                             		{
    2047                                             			bins o_regf_wr_en_n = {0};
    2048                                             			bins o_regf_wr_en = {1};
    2049                                             		}
    2050                                             
    2051                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2052                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2053                                             		{
    2054                                             			bins o_regf_rd_en_0 = {0};
    2055                                             			bins o_regf_rd_en_1 = {1};
    2056                                             		}
    2057                                             
    2058                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2059                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2060                                             		{
    2061                                             			bins o_regf_addr_first_location = {first_location + 8};
    2062                                             			bins o_regf_addr_second_location = {first_location + 9};
    2063                                             			bins o_regf_addr_zeros = {first_location-1};
    2064                                             			//illegal_bins other_addresses = default ;
    2065                                             		}
    2066                                             
    2067                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2068                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2069                                             		{
    2070                                             			bins CCC_value = {GETMWL_D};
    2071                                             			bins target_address = {[9:40]};
    2072                                             			//illegal_bins others = default ;
    2073                                             		}
    2074                                             
    2075                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2076                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2077                                             		{
    2078                                             			bins o_engine_odd_0 = {0};
    2079                                             			illegal_bins o_engine_odd_1 = {1};
    2080                                             		}
    2081                                             
    2082                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2083                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2084                                             		{
    2085                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2086                                             			//illegal_bins others = default ;
    2087                                             		}
    2088                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2089                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2090                                             		{
    2091                                             			bins o_engine_done_0 = {0};
    2092                                             			bins o_engine_done_1 = {1};
    2093                                             		}
    2094                                             
    2095                                             	endgroup
    2096                                             
    2097            1                          1     	GETMWL_Direct  GETMWL_Direct_instance = new();
    2098                                             
    2099                                             
    2100                                             
    2101                                             
    2102                                             
    2103                                             
    2104                                             //----------------------------------------------- tenth GROUP GETMRL_D ----------------------------------------//
    2105                                             
    2106                                             	covergroup GETMRL_Direct @(negedge i_sys_clk_tb);
    2107                                             		// coverpoint for operands 
    2108                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2109                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 2) 
    2110                                             		{
    2111                                             			bins tx_en_0 = {0};
    2112                                             			bins tx_en_1 = {1};
    2113                                             		}
    2114                                             
    2115                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2116                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && !i_regf_TOC_tb && i_engine_en_tb) 
    2117                                             		{
    2118                                             			bins tx_special_preamble 	  = {special_preamble};
    2119                                             			bins tx_zero 				  = {zero};
    2120                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2121                                             			bins tx_serializing_address   = {serializing_address};
    2122                                             			bins tx_parity_calc 		  = {parity_calc};
    2123                                             			bins tx_one 	 			  = {one};
    2124                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2125                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2126                                             			bins tx_value_CRC			  = {value_CRC};
    2127                                             			bins tx_restart_pattern		  = {restart_pattern};
    2128                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2129                                             		}
    2130                                             
    2131                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2132                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_regf_TOC_tb && i_engine_en_tb ) 
    2133                                             		{
    2134                                             			bins tx_special_preamble 	  = {special_preamble};
    2135                                             			bins tx_zero 				  = {zero};
    2136                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2137                                             			bins tx_serializing_address   = {serializing_address};
    2138                                             			bins tx_parity_calc 		  = {parity_calc};
    2139                                             			bins tx_one 	 			  = {one};
    2140                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2141                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2142                                             			bins tx_value_CRC			  = {value_CRC};
    2143                                             			bins tx_exit_pattern		  = {exit_pattern};
    2144                                             			bins tx_restart_pattern       = {restart_pattern};
    2145                                             		}
    2146                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2147                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2148                                             		{
    2149                                             			bins o_sclstall_en_0 = {0};
    2150                                             			bins o_sclstall_en_1 = {1};
    2151                                             		}
    2152                                             
    2153                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2154                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2155                                             		{
    2156                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2157                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2158                                             		}
    2159                                             
    2160                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2161                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2162                                             		{
    2163                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2164                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2165                                             		}
    2166                                             
    2167                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2168                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2169                                             		{
    2170                                             			bins o_rx_en_negedge_0 = {0};
    2171                                             			bins o_rx_en_negedge_1 = {1};
    2172                                             		}
    2173                                             
    2174                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2175                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2176                                             		{
    2177                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2178                                             			bins rx_deserializing_byte = {deserializing_byte};
    2179                                             			bins rx_parity_check       = {parity_check};
    2180                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2181                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2182                                             		}
    2183                                             
    2184                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2185                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2186                                             		{
    2187                                             			bins first_word_rx_pre = {0};
    2188                                             			//illegal_bins second_word_rx_pre = {1};
    2189                                             		}
    2190                                             
    2191                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2192                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2)
    2193                                             		{
    2194                                             			bins o_frmcnt_en_0 = {0};
    2195                                             			bins o_frmcnt_en_1 = {1};
    2196                                             		}
    2197                                             
    2198                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2199                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2200                                             		{
    2201                                             			//bins o_sdahand_pp_od_0 = {0};
    2202                                             			bins o_sdahand_pp_od_1 = {1};
    2203                                             		}
    2204                                             
    2205                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2206                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2207                                             		{
    2208                                             			bins Direct_flag = {1};
    2209                                             			illegal_bins Broadcast_flag = {0};
    2210                                             		}
    2211                                             
    2212                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2213                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2214                                             		{
    2215                                             			bins o_regf_wr_en_n = {0};
    2216                                             			bins o_regf_wr_en = {1};
    2217                                             		}
    2218                                             
    2219                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2220                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2221                                             		{
    2222                                             			bins o_regf_rd_en_0 = {0};
    2223                                             			bins o_regf_rd_en_1 = {1};
    2224                                             		}
    2225                                             
    2226                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2227                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2228                                             		{
    2229                                             			bins o_regf_addr_first_location = {first_location + 8};
    2230                                             			bins o_regf_addr_second_location = {first_location + 9};
    2231                                             			bins o_regf_addr_zeros = {first_location-1};
    2232                                             			//illegal_bins other_addresses = default ;
    2233                                             		}
    2234                                             
    2235                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2236                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2237                                             		{
    2238                                             			bins CCC_value = {GETMRL_D};
    2239                                             			bins target_address = {[9:40]};
    2240                                             			//illegal_bins others = default ;
    2241                                             		}
    2242                                             
    2243                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2244                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2245                                             		{
    2246                                             			bins o_engine_odd_0 = {0};
    2247                                             			illegal_bins o_engine_odd_1 = {1};
    2248                                             		}
    2249                                             
    2250                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2251                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2252                                             		{
    2253                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2254                                             			//illegal_bins others = default ;
    2255                                             		}
    2256                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2257                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2258                                             		{
    2259                                             			bins o_engine_done_0 = {0};
    2260                                             			bins o_engine_done_1 = {1};
    2261                                             		}
    2262                                             
    2263                                             	endgroup
    2264                                             
    2265            1                          1     	GETMRL_Direct  GETMRL_Direct_instance = new();
    2266                                             
    2267                                             
    2268                                             
    2269                                             
    2270                                             	//----------------------------------------------- eleventh GROUP GETSTATUS_D ----------------------------------------//
    2271                                             
    2272                                             	covergroup GETSTATUS_Direct @(negedge i_sys_clk_tb);
    2273                                             		// coverpoint for operands 
    2274                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2275                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 2) 
    2276                                             		{
    2277                                             			bins tx_en_0 = {0};
    2278                                             			bins tx_en_1 = {1};
    2279                                             		}
    2280                                             
    2281                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2282                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && !i_regf_TOC_tb && i_engine_en_tb) 
    2283                                             		{
    2284                                             			bins tx_special_preamble 	  = {special_preamble};
    2285                                             			bins tx_zero 				  = {zero};
    2286                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2287                                             			bins tx_serializing_address   = {serializing_address};
    2288                                             			bins tx_parity_calc 		  = {parity_calc};
    2289                                             			bins tx_one 	 			  = {one};
    2290                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2291                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2292                                             			bins tx_value_CRC			  = {value_CRC};
    2293                                             			bins tx_restart_pattern		  = {restart_pattern};
    2294                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2295                                             		}
    2296                                             
    2297                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2298                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_regf_TOC_tb && i_engine_en_tb ) 
    2299                                             		{
    2300                                             			bins tx_special_preamble 	  = {special_preamble};
    2301                                             			bins tx_zero 				  = {zero};
    2302                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2303                                             			bins tx_serializing_address   = {serializing_address};
    2304                                             			bins tx_parity_calc 		  = {parity_calc};
    2305                                             			bins tx_one 	 			  = {one};
    2306                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2307                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2308                                             			bins tx_value_CRC			  = {value_CRC};
    2309                                             			bins tx_exit_pattern		  = {exit_pattern};
    2310                                             			bins tx_restart_pattern       = {restart_pattern};
    2311                                             		}
    2312                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2313                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2314                                             		{
    2315                                             			bins o_sclstall_en_0 = {0};
    2316                                             			bins o_sclstall_en_1 = {1};
    2317                                             		}
    2318                                             
    2319                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2320                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2321                                             		{
    2322                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2323                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2324                                             		}
    2325                                             
    2326                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2327                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2328                                             		{
    2329                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2330                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2331                                             		}
    2332                                             
    2333                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2334                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2335                                             		{
    2336                                             			bins o_rx_en_negedge_0 = {0};
    2337                                             			bins o_rx_en_negedge_1 = {1};
    2338                                             		}
    2339                                             
    2340                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2341                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2342                                             		{
    2343                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2344                                             			bins rx_deserializing_byte = {deserializing_byte};
    2345                                             			bins rx_parity_check       = {parity_check};
    2346                                             			//bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2347                                             			//bins rx_check_value_CRC    = {check_value_CRC};
    2348                                             		}
    2349                                             
    2350                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2351                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2352                                             		{
    2353                                             			bins first_word_rx_pre = {0};
    2354                                             			//illegal_bins second_word_rx_pre = {1};
    2355                                             		}
    2356                                             
    2357                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2358                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2)
    2359                                             		{
    2360                                             			bins o_frmcnt_en_0 = {0};
    2361                                             			bins o_frmcnt_en_1 = {1};
    2362                                             		}
    2363                                             
    2364                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2365                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2366                                             		{
    2367                                             			//bins o_sdahand_pp_od_0 = {0};
    2368                                             			bins o_sdahand_pp_od_1 = {1};
    2369                                             		}
    2370                                             
    2371                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2372                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2373                                             		{
    2374                                             			bins Direct_flag = {1};
    2375                                             			illegal_bins Broadcast_flag = {0};
    2376                                             		}
    2377                                             
    2378                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2379                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2380                                             		{
    2381                                             			bins o_regf_wr_en_n = {0};
    2382                                             			bins o_regf_wr_en = {1};
    2383                                             		}
    2384                                             
    2385                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2386                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2387                                             		{
    2388                                             			bins o_regf_rd_en_0 = {0};
    2389                                             			bins o_regf_rd_en_1 = {1};
    2390                                             		}
    2391                                             
    2392                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2393                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2394                                             		{
    2395                                             			bins o_regf_addr_first_location = {first_location + 8};
    2396                                             			bins o_regf_addr_second_location = {first_location + 9};
    2397                                             			bins o_regf_addr_zeros = {first_location-1};
    2398                                             			//illegal_bins other_addresses = default ;
    2399                                             		}
    2400                                             
    2401                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2402                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2403                                             		{
    2404                                             			bins CCC_value = {GETSTATUS_D};
    2405                                             			bins target_address = {[9:40]};
    2406                                             			//illegal_bins others = default ;
    2407                                             		}
    2408                                             
    2409                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2410                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2411                                             		{
    2412                                             			bins o_engine_odd_0 = {0};
    2413                                             			illegal_bins o_engine_odd_1 = {1};
    2414                                             		}
    2415                                             
    2416                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2417                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2418                                             		{
    2419                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2420                                             			//illegal_bins others = default ;
    2421                                             		}
    2422                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2423                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2424                                             		{
    2425                                             			bins o_engine_done_0 = {0};
    2426                                             			bins o_engine_done_1 = {1};
    2427                                             		}
    2428                                             
    2429                                             	endgroup
    2430                                             
    2431            1                          1     	GETSTATUS_Direct  GETSTATUS_Direct_instance = new();
    2432                                             
    2433                                             
    2434                                             	//----------------------------------------------- twelvth GROUP GETBCR_D ----------------------------------------//
    2435                                             
    2436                                             	covergroup GETBCR_Direct @(negedge i_sys_clk_tb);
    2437                                             		// coverpoint for operands 
    2438                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2439                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 1) 
    2440                                             		{
    2441                                             			bins tx_en_0 = {0};
    2442                                             			bins tx_en_1 = {1};
    2443                                             		}
    2444                                             
    2445                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2446                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && !i_regf_TOC_tb && i_engine_en_tb) 
    2447                                             		{
    2448                                             			bins tx_special_preamble 	  = {special_preamble};
    2449                                             			bins tx_zero 				  = {zero};
    2450                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2451                                             			bins tx_serializing_address   = {serializing_address};
    2452                                             			bins tx_parity_calc 		  = {parity_calc};
    2453                                             			bins tx_one 	 			  = {one};
    2454                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2455                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2456                                             			bins tx_value_CRC			  = {value_CRC};
    2457                                             			bins tx_restart_pattern		  = {restart_pattern};
    2458                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2459                                             		}
    2460                                             
    2461                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2462                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_regf_TOC_tb && i_engine_en_tb ) 
    2463                                             		{
    2464                                             			bins tx_special_preamble 	  = {special_preamble};
    2465                                             			bins tx_zero 				  = {zero};
    2466                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2467                                             			bins tx_serializing_address   = {serializing_address};
    2468                                             			bins tx_parity_calc 		  = {parity_calc};
    2469                                             			bins tx_one 	 			  = {one};
    2470                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2471                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2472                                             			bins tx_value_CRC			  = {value_CRC};
    2473                                             			bins tx_exit_pattern		  = {exit_pattern};
    2474                                             			bins tx_restart_pattern       = {restart_pattern};
    2475                                             		}
    2476                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2477                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2478                                             		{
    2479                                             			bins o_sclstall_en_0 = {0};
    2480                                             			bins o_sclstall_en_1 = {1};
    2481                                             		}
    2482                                             
    2483                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2484                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2485                                             		{
    2486                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2487                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2488                                             		}
    2489                                             
    2490                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2491                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2492                                             		{
    2493                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2494                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2495                                             		}
    2496                                             
    2497                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2498                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2499                                             		{
    2500                                             			bins o_rx_en_negedge_0 = {0};
    2501                                             			bins o_rx_en_negedge_1 = {1};
    2502                                             		}
    2503                                             
    2504                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2505                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2506                                             		{
    2507                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2508                                             			bins rx_deserializing_byte = {deserializing_byte};
    2509                                             			bins rx_parity_check       = {parity_check};
    2510                                             			//bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2511                                             			//bins rx_check_value_CRC    = {check_value_CRC};
    2512                                             		}
    2513                                             
    2514                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2515                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2516                                             		{
    2517                                             			bins first_word_rx_pre = {0};
    2518                                             			//illegal_bins second_word_rx_pre = {1};
    2519                                             		}
    2520                                             
    2521                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2522                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1)
    2523                                             		{
    2524                                             			bins o_frmcnt_en_0 = {0};
    2525                                             			bins o_frmcnt_en_1 = {1};
    2526                                             		}
    2527                                             
    2528                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2529                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2530                                             		{
    2531                                             			//bins o_sdahand_pp_od_0 = {0};
    2532                                             			bins o_sdahand_pp_od_1 = {1};
    2533                                             		}
    2534                                             
    2535                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2536                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2537                                             		{
    2538                                             			bins Direct_flag = {1};
    2539                                             			illegal_bins Broadcast_flag = {0};
    2540                                             		}
    2541                                             
    2542                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2543                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2544                                             		{
    2545                                             			bins o_regf_wr_en_n = {0};
    2546                                             			bins o_regf_wr_en = {1};
    2547                                             		}
    2548                                             
    2549                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2550                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2551                                             		{
    2552                                             			bins o_regf_rd_en_0 = {0};
    2553                                             			bins o_regf_rd_en_1 = {1};
    2554                                             		}
    2555                                             
    2556                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2557                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2558                                             		{
    2559                                             			bins o_regf_addr_first_location = {first_location + 8};
    2560                                             			bins o_regf_addr_second_location = {first_location + 9};
    2561                                             			bins o_regf_addr_zeros = {first_location-1};
    2562                                             			//illegal_bins other_addresses = default ;
    2563                                             		}
    2564                                             
    2565                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2566                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2567                                             		{
    2568                                             			bins CCC_value = {GETBCR_D};
    2569                                             			bins target_address = {[9:40]};
    2570                                             			//illegal_bins others = default ;
    2571                                             		}
    2572                                             
    2573                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2574                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2575                                             		{
    2576                                             			bins o_engine_odd_0 = {0};
    2577                                             			bins o_engine_odd_1 = {1};
    2578                                             		}
    2579                                             
    2580                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2581                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2582                                             		{
    2583                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2584                                             			//illegal_bins others = default ;
    2585                                             		}
    2586                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2587                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2588                                             		{
    2589                                             			bins o_engine_done_0 = {0};
    2590                                             			bins o_engine_done_1 = {1};
    2591                                             		}
    2592                                             
    2593                                             	endgroup
    2594                                             
    2595            1                          1     	GETBCR_Direct  GETBCR_Direct_instance = new();
    2596                                             
    2597                                             
    2598                                             
    2599                                             
    2600                                             	//----------------------------------------------- thirteenth GROUP GETDCR_D ----------------------------------------//
    2601                                             
    2602                                             	covergroup GETDCR_Direct @(negedge i_sys_clk_tb);
    2603                                             		// coverpoint for operands 
    2604                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2605                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 1) 
    2606                                             		{
    2607                                             			bins tx_en_0 = {0};
    2608                                             			bins tx_en_1 = {1};
    2609                                             		}
    2610                                             
    2611                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2612                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && !i_regf_TOC_tb && i_engine_en_tb) 
    2613                                             		{
    2614                                             			bins tx_special_preamble 	  = {special_preamble};
    2615                                             			bins tx_zero 				  = {zero};
    2616                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2617                                             			bins tx_serializing_address   = {serializing_address};
    2618                                             			bins tx_parity_calc 		  = {parity_calc};
    2619                                             			bins tx_one 	 			  = {one};
    2620                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2621                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2622                                             			bins tx_value_CRC			  = {value_CRC};
    2623                                             			bins tx_restart_pattern		  = {restart_pattern};
    2624                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2625                                             		}
    2626                                             
    2627                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2628                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_regf_TOC_tb && i_engine_en_tb ) 
    2629                                             		{
    2630                                             			bins tx_special_preamble 	  = {special_preamble};
    2631                                             			bins tx_zero 				  = {zero};
    2632                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2633                                             			bins tx_serializing_address   = {serializing_address};
    2634                                             			bins tx_parity_calc 		  = {parity_calc};
    2635                                             			bins tx_one 	 			  = {one};
    2636                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2637                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2638                                             			bins tx_value_CRC			  = {value_CRC};
    2639                                             			bins tx_exit_pattern		  = {exit_pattern};
    2640                                             			bins tx_restart_pattern       = {restart_pattern};
    2641                                             		}
    2642                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2643                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2644                                             		{
    2645                                             			bins o_sclstall_en_0 = {0};
    2646                                             			bins o_sclstall_en_1 = {1};
    2647                                             		}
    2648                                             
    2649                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2650                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2651                                             		{
    2652                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2653                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2654                                             		}
    2655                                             
    2656                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2657                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2658                                             		{
    2659                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2660                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2661                                             		}
    2662                                             
    2663                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2664                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2665                                             		{
    2666                                             			bins o_rx_en_negedge_0 = {0};
    2667                                             			bins o_rx_en_negedge_1 = {1};
    2668                                             		}
    2669                                             
    2670                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2671                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2672                                             		{
    2673                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2674                                             			bins rx_deserializing_byte = {deserializing_byte};
    2675                                             			bins rx_parity_check       = {parity_check};
    2676                                             			//bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2677                                             			//bins rx_check_value_CRC    = {check_value_CRC};
    2678                                             		}
    2679                                             
    2680                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2681                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2682                                             		{
    2683                                             			bins first_word_rx_pre = {0};
    2684                                             			//illegal_bins second_word_rx_pre = {1};
    2685                                             		}
    2686                                             
    2687                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2688                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1)
    2689                                             		{
    2690                                             			bins o_frmcnt_en_0 = {0};
    2691                                             			bins o_frmcnt_en_1 = {1};
    2692                                             		}
    2693                                             
    2694                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2695                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2696                                             		{
    2697                                             			//bins o_sdahand_pp_od_0 = {0};
    2698                                             			bins o_sdahand_pp_od_1 = {1};
    2699                                             		}
    2700                                             
    2701                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2702                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2703                                             		{
    2704                                             			bins Direct_flag = {1};
    2705                                             			illegal_bins Broadcast_flag = {0};
    2706                                             		}
    2707                                             
    2708                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2709                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2710                                             		{
    2711                                             			bins o_regf_wr_en_n = {0};
    2712                                             			bins o_regf_wr_en = {1};
    2713                                             		}
    2714                                             
    2715                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2716                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2717                                             		{
    2718                                             			bins o_regf_rd_en_0 = {0};
    2719                                             			bins o_regf_rd_en_1 = {1};
    2720                                             		}
    2721                                             
    2722                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2723                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2724                                             		{
    2725                                             			bins o_regf_addr_first_location  = {first_location + 8 };
    2726                                             			bins o_regf_addr_second_location = {first_location + 9 };
    2727                                             
    2728                                             			bins o_regf_addr_zeros = {first_location-1};
    2729                                             			//illegal_bins other_addresses = default ;
    2730                                             		}
    2731                                             
    2732                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2733                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2734                                             		{
    2735                                             			bins CCC_value = {GETDCR_D};
    2736                                             			bins target_address = {[9:40]};
    2737                                             			//illegal_bins others = default ;
    2738                                             		}
    2739                                             
    2740                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2741                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2742                                             		{
    2743                                             			bins o_engine_odd_0 = {0};
    2744                                             			bins o_engine_odd_1 = {1};
    2745                                             		}
    2746                                             
    2747                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2748                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2749                                             		{
    2750                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2751                                             			//illegal_bins others = default ;
    2752                                             		}
    2753                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2754                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2755                                             		{
    2756                                             			bins o_engine_done_0 = {0};
    2757                                             			bins o_engine_done_1 = {1};
    2758                                             		}
    2759                                             
    2760                                             	endgroup
    2761                                             
    2762            1                          1     	GETDCR_Direct  GETDCR_Direct_instance = new();
    2763                                             
    2764                                             //----------------------------------------------- thirteenth GROUP GETDCR_D ----------------------------------------//
    2765                                             
    2766                                             	covergroup GETPID_Direct @(negedge i_sys_clk_tb);
    2767                                             		// coverpoint for operands 
    2768                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2769                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 6) 
    2770                                             		{
    2771                                             			bins tx_en_0 = {0};
    2772                                             			bins tx_en_1 = {1};
    2773                                             		}
    2774                                             
    2775                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2776                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && !i_regf_TOC_tb && i_engine_en_tb) 
    2777                                             		{
    2778                                             			bins tx_special_preamble 	  = {special_preamble};
    2779                                             			bins tx_zero 				  = {zero};
    2780                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2781                                             			bins tx_serializing_address   = {serializing_address};
    2782                                             			bins tx_parity_calc 		  = {parity_calc};
    2783                                             			bins tx_one 	 			  = {one};
    2784                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2785                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2786                                             			bins tx_value_CRC			  = {value_CRC};
    2787                                             			bins tx_restart_pattern		  = {restart_pattern};
    2788                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2789                                             		}
    2790                                             
    2791                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2792                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_regf_TOC_tb && i_engine_en_tb ) 
    2793                                             		{
    2794                                             			bins tx_special_preamble 	  = {special_preamble};
    2795                                             			bins tx_zero 				  = {zero};
    2796                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2797                                             			bins tx_serializing_address   = {serializing_address};
    2798                                             			bins tx_parity_calc 		  = {parity_calc};
    2799                                             			bins tx_one 	 			  = {one};
    2800                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2801                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2802                                             			bins tx_value_CRC			  = {value_CRC};
    2803                                             			bins tx_exit_pattern		  = {exit_pattern};
    2804                                             			bins tx_restart_pattern       = {restart_pattern};
    2805                                             		}
    2806                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2807                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_engine_en_tb)
    2808                                             		{
    2809                                             			bins o_sclstall_en_0 = {0};
    2810                                             			bins o_sclstall_en_1 = {1};
    2811                                             		}
    2812                                             
    2813                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2814                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_engine_en_tb)
    2815                                             		{
    2816                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2817                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2818                                             		}
    2819                                             
    2820                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2821                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_engine_en_tb)
    2822                                             		{
    2823                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2824                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2825                                             		}
    2826                                             
    2827                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2828                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6) 
    2829                                             		{
    2830                                             			bins o_rx_en_negedge_0 = {0};
    2831                                             			bins o_rx_en_negedge_1 = {1};
    2832                                             		}
    2833                                             
    2834                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2835                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6)
    2836                                             		{
    2837                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2838                                             			bins rx_deserializing_byte = {deserializing_byte};
    2839                                             			bins rx_parity_check       = {parity_check};
    2840                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2841                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2842                                             		}
    2843                                             
    2844                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2845                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6)
    2846                                             		{
    2847                                             			bins first_word_rx_pre = {0};
    2848                                             			//bins second_word_rx_pre = {1};
    2849                                             		}
    2850                                             
    2851                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2852                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6)
    2853                                             		{
    2854                                             			bins o_frmcnt_en_0 = {0};
    2855                                             			bins o_frmcnt_en_1 = {1};
    2856                                             		}
    2857                                             
    2858                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2859                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2860                                             		{
    2861                                             			//bins o_sdahand_pp_od_0 = {0};
    2862                                             			bins o_sdahand_pp_od_1 = {1};
    2863                                             		}
    2864                                             
    2865                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2866                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2867                                             		{
    2868                                             			bins Direct_flag = {1};
    2869                                             			illegal_bins Broadcast_flag = {0};
    2870                                             		}
    2871                                             
    2872                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2873                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2874                                             		{
    2875                                             			bins o_regf_wr_en_n = {0};
    2876                                             			bins o_regf_wr_en = {1};
    2877                                             		}
    2878                                             
    2879                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2880                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2881                                             		{
    2882                                             			bins o_regf_rd_en_0 = {0};
    2883                                             			bins o_regf_rd_en_1 = {1};
    2884                                             		}
    2885                                             
    2886                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2887                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2888                                             		{
    2889                                             			bins o_regf_addr_first_location  = {first_location + 8 };
    2890                                             			bins o_regf_addr_second_location = {first_location + 9 };
    2891                                             
    2892                                             			bins o_regf_addr_zeros = {first_location-1};
    2893                                             			//illegal_bins other_addresses = default ;
    2894                                             		}
    2895                                             
    2896                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2897                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2898                                             		{
    2899                                             			bins CCC_value = {GETPID_D};
    2900                                             			bins target_address = {[9:40]};
    2901                                             			//illegal_bins others = default ;
    2902                                             		}
    2903                                             
    2904                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2905                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2906                                             		{
    2907                                             			bins o_engine_odd_0 = {0};
    2908                                             			//bins o_engine_odd_1 = {1};
    2909                                             		}
    2910                                             
    2911                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2912                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6)
    2913                                             		{
    2914                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2915                                             			//illegal_bins others = default ;
    2916                                             		}
    2917                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2918                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6) 
    2919                                             		{
    2920                                             			bins o_engine_done_0 = {0};
    2921                                             			bins o_engine_done_1 = {1};
    2922                                             		}
    2923                                             
    2924                                             	endgroup
    2925                                             
    2926            1                          1     	GETDCR_Direct  GETPID_Direct_instance = new();
    2927                                             
    2928                                             // 4-initial block 
    2929                                             /* IMPORTANT NOTES :
    2930                                             		1- (General) when driving input to the block which is considered as output of other block u must drive it at posedge not at negdge .
    2931                                             		2- (specifically for our system) : to predict the time to set the tx mode done u count like that >>
    2932                                             				(no. of SCL_DDR clk cycle - 1) + 1 sys clk  
    2933                                             */
    2934                                             
    2935                                             	initial begin 
    2936                                             		// time zero .. these are all signal to be driven in the test bench 
    2937            1                          1     		i_sclgen_rst_n_tb 	   = 1'b1 ;
    2938            1                          1     		i_scl_gen_stall_tb     = 1'b0 ;
    2939            1                          1     		i_sdr_ctrl_scl_idle_tb = 1'b0 ;
    2940            1                          1     		i_timer_cas_tb 	 	   = 1'b0 ;
    2941            1                          1     		i_engine_en_tb         = 1'b0 ;
    2942                                             		
    2943                                             		//i_rst_n_tb        = 1'b0 ; // asserted 
    2944            1                          1     		#(CLK_PERIOD) i_sclgen_rst_n_tb = 1'b0 ;
    2944            2                          1     
    2945            1                          1     		#(CLK_PERIOD) i_sclgen_rst_n_tb = 1'b1 ;
    2945            2                          1     
    2946            1                          1     		#(5*CLK_PERIOD) ;
    2947                                             
    2948            1                          1     		system_reset(); 
    2949            1                          1     		i_engine_configuration_tb = 12'd1000 ;
    2950                                             		
    2951            1                          1     		#(5*CLK_PERIOD);
    2952                                             		
    2953                                             
    2954                                             		// allocation of the object 
    2955            1                          1     		conf_obj = new();
    2956                                             
    2957            1                          1     		for (i=0 ; i<10000 ; i++) begin
    2957            2                      10000     
    2958                                             
    2959                                             			assert(conf_obj.randomize());  // "lw feh moshkla fel constrains edeny error" deh lazmet el word assert
    2960                                             			
    2961                                             
    2962            1                      10000     			RAND_CMD_ATTR  = conf_obj.RAND_CMD_ATTR  ;
    2963            1                      10000     			RAND_TID       = conf_obj.RAND_TID       ;
    2964            1                      10000     			RAND_CMD       = conf_obj.RAND_CMD       ;
    2965            1                      10000     			RAND_CP        = conf_obj.RAND_CP        ;
    2966            1                      10000     			RAND_DEV_INDEX = conf_obj.RAND_DEV_INDEX ;
    2967            1                      10000     			RAND_RESERVED  = conf_obj.RAND_RESERVED  ;
    2968            1                      10000     			RAND_DTT       = conf_obj.RAND_DTT       ;
    2969            1                      10000     			RAND_MODE      = conf_obj.RAND_MODE      ;
    2970            1                      10000     			RAND_RnW       = conf_obj.RAND_RnW       ;
    2971            1                      10000     			RAND_WROC      = conf_obj.RAND_WROC      ;
    2972            1                      10000     			RAND_TOC       = conf_obj.RAND_TOC       ;
    2973                                             
    2974            1                      10000     			RAND_DEF_BYTE   = conf_obj.RAND_DEF_BYTE  ;
    2975            1                      10000     			RAND_DATA_TWO   = conf_obj.RAND_DATA_TWO  ;
    2976            1                      10000     			RAND_DATA_THREE = conf_obj.RAND_DATA_THREE; 
    2977            1                      10000     			RAND_DATA_FOUR  = conf_obj.RAND_DATA_FOUR ; 
    2978                                             			
    2979            1                      10000     			i_engine_en_tb = 1'b0 ;
    2980            1                      10000     			switch_muxes (configuration_mux);
    2981            1                      10000     			input_configuration ();
    2982            1                      10000     			switch_muxes (Design_mux);
    2983            1                      10000     			i_engine_en_tb = 1'b1 ;
    2984                                             
    2985            1                      10000     			@(posedge o_engine_done_tb);
    2986            1                      10000     			$display("this is testcase no. %d",i,$time);
    2987            1                      10000     			#(2*CLK_PERIOD) ;
    2988                                             		end			
    2989            1                          1     		$stop ;
    2990                                             	end
    2991                                             
    2992                                             
    2993                                             
    2994                                             	// deserialization checking 
    2995                                             
    2996            1                     233406     	always @(CCC_Handler_dut.current_state) begin 
    2997                                             		if (i_engine_en_tb && CCC_Handler_dut.current_state == RNW) begin 
    2998            1                      16639     			#(CLK_PERIOD) ;
    2999            1                      16639     			check_cmd_word();
    3000                                             		end 
    3001                                             	end 
    3002                                             
    3003            1                     269962     	always @(CCC_Handler_dut.current_state) begin 
    3004                                             		if (i_engine_en_tb && CCC_Handler_dut.current_state == CCC_BYTE) begin 
    3005            1                      10000     			#(CLK_PERIOD) ;
    3006            1                      10000     			check_first_data_word();
    3007                                             		end 
    3008                                             	end
    3009                                             
    3010            1                     279550     	always @(CCC_Handler_dut.current_state) begin 
    3011                                             		if (!i_regf_RnW_tb && i_engine_en_tb && CCC_Handler_dut.current_state == FIRST_DATA_BYTE) begin 
    3012            1                       6804     			#(CLK_PERIOD) ;
    3013            1                       6804     			check_repeated_data_word();
    3014                                             		end 
    3015                                             	end
    3016                                             
    3017                                             
    3018                                             
    3019                                             /*
    3020                                             		// for second preamble and read data 
    3021                                             //////////////////////////////////////////////  Broadcast driver /////////////////////////////////
    3022                                             // backup works 100 % el7amdulelah 
    3023                                             // for second preamble and read data 
    3024                                             int cycle_count ;
    3025                                             		 // Simulation logic to create the desired pattern (Broadcast)
    3026                                                 initial begin	 		
    3027                                                 	for (i=0 ; i<100 ; i++) begin
    3028                                                 		#(2*CLK_PERIOD); // One clock cycle delay	
    3029                                                 		wait(i_engine_en_tb);
    3030                                                 		@(negedge scl_neg_edge_tb or  negedge scl_pos_edge_tb)
    3031                                                     		// Step 1: Randomize for 44 cycles
    3032                                                     		cycle_count = 37;
    3033                                                     		while (cycle_count > 0) begin
    3034                                                     		    i_sdahnd_rx_sda_tb = $random();
    3035                                                     		    #(CLK_PERIOD); // One clock cycle delay
    3036                                                     		    cycle_count--;
    3037                                                     		end
    3038                                                     		
    3039                                                     		// Step 2: Hold at zero for 4 cycles
    3040                                                     		i_sdahnd_rx_sda_tb = 0;
    3041                                                     		repeat (7) begin
    3042                                                     		#(CLK_PERIOD); // One clock cycle delay
    3043                                                     		end
    3044                                                     
    3045                                                     		// Step 3: Randomize for 38 cycles
    3046                                                     		cycle_count = 37;
    3047                                                     		while (cycle_count > 0) begin
    3048                                                     		    i_sdahnd_rx_sda_tb =  $random();
    3049                                                     		   	#(CLK_PERIOD); // One clock cycle delay
    3050                                                    		 		cycle_count--;
    3051                                                     		end
    3052                                                     
    3053                                                     		// Step 4: Hold at one for 4 cycles
    3054                                                     		i_sdahnd_rx_sda_tb = 1;
    3055                                                     		repeat (4) begin
    3056                                                     		    #(CLK_PERIOD); // One clock cycle delay
    3057                                                     		end
    3058                                                     		
    3059                                                     		// Step 5: Randomize until engine_done is set to 1
    3060                                             				i_sdahnd_rx_sda_tb = $random();
    3061                                             				#(2*CLK_PERIOD); // One clock cycle delay
    3062                                             				wait (o_engine_done_tb) #(2*CLK_PERIOD);
    3063                                             				continue ;
    3064                                             				  
    3065                                                 	end 
    3066                                                 end
    3067                                             */
    3068                                             
    3069                                             
    3070                                             
    3071                                             /*
    3072                                             //////////////////////////////////////////////  Direct set driver /////////////////////////////////
    3073                                             
    3074                                             	initial begin 
    3075                                             		forever #(2*CLK_PERIOD) begin  
    3076                                             			@(negedge scl_neg_edge_tb or  negedge scl_pos_edge_tb) i_sdahnd_rx_sda_tb = 0 ;
    3077                                             		end
    3078                                             	end 
    3079                                             */
    3080                                             
    3081                                             
    3082                                             /*
    3083                                             //////////////////////////////////////////////  Direct Get driver /////////////////////////////////
    3084                                             // backup works 100 % el7amdulelah 
    3085                                             // for second preamble and read data 
    3086                                             int cycle_count ;
    3087                                             		 // Simulation logic to create the desired pattern (Broadcast)
    3088                                                 initial begin	 		
    3089                                                 	for (i=0 ; i<100 ; i++) begin
    3090                                                 		#(2*CLK_PERIOD); // One clock cycle delay	
    3091                                                 		wait(i_engine_en_tb);
    3092                                                 		@(negedge scl_neg_edge_tb or  negedge scl_pos_edge_tb)
    3093                                                     		// Step 1: Randomize for 44 cycles
    3094                                                     		cycle_count = 37;
    3095                                                     		while (cycle_count > 0) begin
    3096                                                     		    i_sdahnd_rx_sda_tb = $random();
    3097                                                     		    #(CLK_PERIOD); // One clock cycle delay
    3098                                                     		    cycle_count--;
    3099                                                     		end
    3100                                                     		
    3101                                                     		// Step 2: Hold at zero for 4 cycles
    3102                                                     		i_sdahnd_rx_sda_tb = 0;
    3103                                                     		repeat (12) begin
    3104                                                     		#(CLK_PERIOD); // One clock cycle delay
    3105                                                     		end
    3106                                                     		i_sdahnd_rx_sda_tb = 0;
    3107                                                     		//wait (i_sclstall_stall_done_tb) ;
    3108                                                     		@(negedge o_crc_en_tb) ;
    3109                                                     		#(3*CLK_PERIOD) ;
    3110                                             
    3111                                                     		//CRC Preamble 
    3112                                                     		i_sdahnd_rx_sda_tb = 1;
    3113                                                     		#(2*CLK_PERIOD) ;
    3114                                                     		i_sdahnd_rx_sda_tb = 0;
    3115                                                     		#(2*CLK_PERIOD) ;
    3116                                             
    3117                                                     		// C token 1100
    3118                                                     		i_sdahnd_rx_sda_tb = 1;
    3119                                                     		#(4*CLK_PERIOD) ;
    3120                                                     		i_sdahnd_rx_sda_tb = 0;
    3121                                                     		#(4*CLK_PERIOD) ;
    3122                                             
    3123                                             				wait (o_engine_done_tb) #(2*CLK_PERIOD);
    3124                                             				continue ;
    3125                                             				  
    3126                                                 	end 
    3127                                                 end
    3128                                             */
    3129                                             
    3130                                             /*
    3131                                             //////////////////////////////////////////////  General driver /////////////////////////////////
    3132                                             
    3133                                             	initial begin 
    3134                                             		forever #(2*CLK_PERIOD) begin  
    3135                                             			@(negedge scl_neg_edge_tb or negedge scl_pos_edge_tb) i_sdahnd_rx_sda_tb = $random() ;
    3136                                             		end
    3137                                             	end 
    3138                                             
    3139                                             
    3140                                             
    3141                                             ///////////////////////////////////////////////////// TASKS ///////////////////////////////////////
    3142                                             */
    3143                                             //////////////////////////////////////////////  General driver /////////////////////////////////
    3144                                             
    3145                                             	initial begin 
    3146            1                          1     		forever #(2*CLK_PERIOD) begin 
    3146            2                    1119871     
    3147                                             
    3148                                             			if (CCC_Handler_dut.current_state == PRE_FIRST_DATA_TWO) begin 
    3149            1                      16639     				@(negedge scl_neg_edge_tb or negedge scl_pos_edge_tb) ;
    3150            1                      16639     				i_sdahnd_rx_sda_tb = 1'b0 ;
    3151            1                      16639     				#(2*CLK_PERIOD) ;
    3152            1                      16639     				i_sdahnd_rx_sda_tb = 1'bz ;
    3153                                             			end
    3154                                             			else if (!RAND_RnW && CCC_Handler_dut.current_state == PRE_DATA_TWO) begin 
    3155            1                       4103     				@(negedge scl_neg_edge_tb or negedge scl_pos_edge_tb) ;
    3156            1                       4103     				i_sdahnd_rx_sda_tb = 1'b1 ;
    3157            1                       4103     				#(2*CLK_PERIOD) ;
    3158            1                       4103     				i_sdahnd_rx_sda_tb = 1'bz ;
    3159                                             			end
    3160                                             		end
    3161                                             	end 
    3162                                             
    3163                                             
    3164                                             	task system_reset ;
    3165                                             		begin 
    3166            1                          1     			@(negedge i_sys_clk_tb)
    3167            1                          1     			i_rst_n_tb = 1'b0 ;
    3168            1                          1     			#(CLK_PERIOD) i_rst_n_tb = 1'b1 ;
    3168            2                          1     
    3169                                             		end 
    3170                                             	endtask
    3171                                             
    3172                                             	task switch_muxes(input selector);
    3173                                             		begin 
    3174            1                      20000     			my_regf_wr_en_tb_selector    = selector ;
    3175            1                      20000     			my_regf_data_wr_tb_selector  = selector ;
    3176            1                      20000     			my_regf_addr_tb_selector     = selector ;
    3177                                             		end 
    3178                                             	endtask 
    3179                                             
    3180                                             	task input_configuration ();
    3181                                             		begin 
    3182                                             			// Randmoized DWORD 0
    3183            1                      10000     			@(negedge i_sys_clk_tb) ;
    3184            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3185            1                      10000     			my_regf_data_wr_tb = { RAND_CMD[0] , RAND_TID , RAND_CMD_ATTR } ;
    3186            1                      10000     			my_regf_addr_tb    = config_location ;
    3187                                             
    3188            1                      10000     			#(CLK_PERIOD) ;
    3189            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3190            1                      10000     			my_regf_data_wr_tb = { RAND_CP , RAND_CMD[7:1] } ;
    3191            1                      10000     			my_regf_addr_tb    = config_location + 1 ;
    3192                                             
    3193            1                      10000     			#(CLK_PERIOD) ;
    3194            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3195            1                      10000     			my_regf_data_wr_tb = { RAND_DTT[0] , RAND_RESERVED , RAND_DEV_INDEX } ;
    3196            1                      10000     			my_regf_addr_tb    = config_location + 2 ;
    3197                                             
    3198            1                      10000     			#(CLK_PERIOD) ;
    3199            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3200            1                      10000     			my_regf_data_wr_tb = { RAND_TOC , RAND_WROC , RAND_RnW , RAND_MODE , RAND_DTT[2:1]} ;
    3201            1                      10000     			my_regf_addr_tb    = config_location + 3 ;
    3202                                             
    3203                                             
    3204                                             
    3205                                             
    3206                                             			// Randmoized DWORD 1
    3207            1                      10000     			#(CLK_PERIOD) ;
    3208            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3209            1                      10000     			my_regf_data_wr_tb = RAND_DEF_BYTE  ;
    3210            1                      10000     			my_regf_addr_tb    = config_location + 4 ;
    3211                                             
    3212            1                      10000     			#(CLK_PERIOD) ;
    3213            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3214            1                      10000     			my_regf_data_wr_tb = RAND_DATA_TWO ;
    3215            1                      10000     			my_regf_addr_tb    = config_location + 5 ;
    3216                                             
    3217            1                      10000     			#(CLK_PERIOD) ;
    3218            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3219            1                      10000     			my_regf_data_wr_tb = RAND_DATA_THREE ;
    3220            1                      10000     			my_regf_addr_tb    = config_location + 6 ;
    3221                                             
    3222            1                      10000     			#(CLK_PERIOD) ;
    3223            1                      10000     			my_regf_wr_en_tb   = 1'b1 ;
    3224            1                      10000     			my_regf_data_wr_tb = RAND_DATA_FOUR ;
    3225            1                      10000     			my_regf_addr_tb    = config_location + 7 ;
    3226                                             
    3227                                             
    3228            1                      10000     			#(CLK_PERIOD) ;
    3229                                             
    3230                                             		end 
    3231                                             	endtask 
    3232                                             
    3233                                             	task check_cmd_word (); 
    3234                                             		begin 
    3235                                             			logic [17:0] collected_cmd_wrd ;
    3236                                             			bit 	     parity_adj_7e ,parity_adj ,P1_cmd_sel ,P1_cmd_ind ,P0_cmdword ;
    3237                                             			bit   [17:0] correct_first_cmd_word , correct_cmd_word ;
    3238                                             			int 		 o ;
    3239                                             
    3240            1                      16639     			for ( o = 0 ; o < 'd18 ; o++ ) begin 
    3240            2                     299502     
    3241                                             
    3242            1                     299502     			@ (posedge scl_pos_edge_tb or posedge scl_neg_edge_tb ) ;
    3243                                             
    3244            1                     299502     				collected_cmd_wrd['d17- o] = o_sdahnd_serial_data_tb ;
    3245                                             
    3246                                             				//$display("nvlaue of SDA line is  %b : %t",o_sdahnd_serial_data_tb,$time);
    3247                                             
    3248            1                     299502     				parity_adj    = collected_cmd_wrd[16] ^ collected_cmd_wrd[14] ^ collected_cmd_wrd[12] ^ collected_cmd_wrd[10] ^ collected_cmd_wrd[8] ^ collected_cmd_wrd[6] ^ collected_cmd_wrd[4]  ;
    3249                                             				//P1_cmdword    = i_regf_RnW_tb ^ collected_cmd_wrd[9] ^ collected_cmd_wrd[7] ^ collected_cmd_wrd[5] ^ collected_cmd_wrd[3] ; // index is shifted by 2 as this is the 18 bit word (data + parity)
    3250            1                     299502     				P1_cmd_sel    = i_regf_RnW_tb ^ collected_cmd_wrd[9] ^ collected_cmd_wrd[7] ^ collected_cmd_wrd[5] ^ collected_cmd_wrd[3] ; // index is shifted by 2 as this is the 18 bit word (data + parity)
    3251            1                     299502     				P1_cmd_ind 	  = 1'b0 		  ^ collected_cmd_wrd[9] ^ collected_cmd_wrd[7] ^ collected_cmd_wrd[5] ^ collected_cmd_wrd[3] ; // index is shifted by 2 as this is the 18 bit word (data + parity)
    3252            1                     299502     				P0_cmdword    =  1 ;
    3253            1                     299502     				correct_first_cmd_word = {1'b0 		    , 7'd0 , 7'h7E 					 , parity_adj , P1_cmd_ind , P0_cmdword } ;
    3254            1                     299502     				correct_cmd_word 	   = {i_regf_RnW_tb , 7'd0 , o_txrx_addr_ccc_tb[6:0] , parity_adj , P1_cmd_sel , P0_cmdword } ;
    3255                                             
    3256            1                     299502     				# (2*CLK_PERIOD) ;
    3257                                             				if (o == 'd17) begin 
    3258                                             					if (CCC_Handler_dut.first_time || !CCC_Handler_dut.Direct_Broadcast_n_del) begin  // this is a 7E cmd word
    3259                                             						assert (correct_first_cmd_word == collected_cmd_wrd) $display("first command word is PERFECTOO: %t" ,$time);
    3260                                             						else $display("first command word is WRONG: %t" ,$time);
    3261                                             					end 
    3262                                             					else begin 	// this is an address word  
    3263                                             						assert (correct_cmd_word == collected_cmd_wrd) $display("first command word is PERFECTOO: %t" ,$time);
    3264                                             						else $display("first command word is WRONG: %t" ,$time);
    3265                                             					end 
    3266                                             				end  
    3267                                             			end 
    3268                                             		end  
    3269                                             	endtask 
    3270                                             
    3271                                             
    3272                                             	task check_first_data_word (); 
    3273                                             		begin 
    3274                                             			logic [17:0] collected_data_wrd ;
    3275                                             			bit 	     P1 ,P0 ;
    3276                                             			bit   [17:0] correct_first_data_word  ;
    3277                                             			int 		 o ;
    3278                                             
    3279            1                      10000     			for ( o = 0 ; o < 'd18 ; o++ ) begin 
    3279            2                     180000     
    3280                                             
    3281            1                     180000     			@ (posedge scl_pos_edge_tb or posedge scl_neg_edge_tb ) ;
    3282                                             
    3283            1                     180000     				collected_data_wrd['d17- o] = o_sdahnd_serial_data_tb ;
    3284                                             
    3285                                             				//$display("vlaue of SDA line is  %b : %t",o_sdahnd_serial_data_tb,$time);
    3286                                             
    3287            1                     180000     				P1 = collected_data_wrd[17] ^ collected_data_wrd[15] ^ collected_data_wrd[13] ^ collected_data_wrd[11] ^ collected_data_wrd[9] ^
    3288                                             				 	 collected_data_wrd[7] ^ collected_data_wrd[5] ^ collected_data_wrd[3] ;
    3289                                             
    3290            1                     180000     				P0 = collected_data_wrd[16] ^ collected_data_wrd[14] ^ collected_data_wrd[12] ^ collected_data_wrd[10] ^ collected_data_wrd[8] ^
    3291                                             					 collected_data_wrd[6] ^ collected_data_wrd[4] ^ collected_data_wrd[2] ^ 1 ; 
    3292                                             
    3293            1                     180000     				correct_first_data_word = { o_txrx_addr_ccc_tb , 8'd0 ,  P1 , P0 } ;
    3294                                             
    3295            1                     180000     				# (2*CLK_PERIOD) ;
    3296                                             				if (o == 'd17) begin 
    3297                                             					assert (correct_first_data_word == collected_data_wrd) $display("first data word is PERFECTOO: %t" ,$time);
    3298                                             					else $display("first data word is WRONG: %t" ,$time);
    3299                                             				end  
    3300                                             			end 
    3301                                             		end  
    3302                                             	endtask 
    3303                                             
    3304                                             
    3305                                             
    3306                                             	task check_repeated_data_word (); 
    3307                                             		begin 
    3308                                             			logic [17:0] collected_data_wrd ;
    3309                                             			bit 	     P1 ,P0 ;
    3310                                             			bit   [17:0] correct_repeated_data_word  ;
    3311                                             			int 		 o ;
    3312                                             			bit   [7:0] tmp_D1 , tmp_D0 ;
    3313                                             
    3314            1                       6804     			for ( o = 0 ; o < 'd18 ; o++ ) begin 
    3314            2                     122472     
    3315                                             
    3316            1                     122472     			@ (posedge scl_pos_edge_tb or posedge scl_neg_edge_tb ) ;
    3317                                             
    3318            1                     122472     				collected_data_wrd['d17- o] = o_sdahnd_serial_data_tb ;
    3319                                             
    3320                                             				//$display("vlaue of SDA line is  %b : %t",o_sdahnd_serial_data_tb,$time);
    3321                                             
    3322            1                     122472     				P1 = correct_repeated_data_word[17] ^ correct_repeated_data_word[15] ^ correct_repeated_data_word[13] ^ correct_repeated_data_word[11] ^ correct_repeated_data_word[9] ^
    3323                                             				 	 correct_repeated_data_word[7] ^ correct_repeated_data_word[5] ^ correct_repeated_data_word[3] ;
    3324                                             
    3325            1                     122472     				P0 = correct_repeated_data_word[16] ^ correct_repeated_data_word[14] ^ correct_repeated_data_word[12] ^ correct_repeated_data_word[10] ^ correct_repeated_data_word[8] ^
    3326                                             					 correct_repeated_data_word[6] ^ correct_repeated_data_word[4] ^ correct_repeated_data_word[2] ^ 1 ; 
    3327                                             
    3328                                             				if (o == 'd3) begin                            // any arbitrary value btn 0 -> 7
    3329            1                       6804     					tmp_D1 = i_regf_tx_parallel_data_tb ; 
    3330                                             				end
    3331                                             	
    3332                                             				if (o == 'd10) begin 	 	 	 	 	 	   // any arbitrary value btn 8 -> 15
    3333            1                       6804     					tmp_D0 = i_regf_tx_parallel_data_tb ;
    3334                                             				end 
    3335                                             
    3336            1                     122472     				correct_repeated_data_word = { tmp_D1 , tmp_D0 , P1 , P0 };
    3337                                             
    3338            1                     122472     				# (2*CLK_PERIOD) ;
    3339                                             				if (o == 'd17) begin 
    3340            1                       6804     					correct_repeated_data_word = { tmp_D1 , tmp_D0 , P1 , P0 };
    3341                                             					assert (correct_repeated_data_word == collected_data_wrd) $display("repeated data word is PERFECTOO: %t" ,$time);
    3342                                             					else $display("repeated data word is WRONG: %t" ,$time);
    3343                                             				end  
    3344                                             			end 
    3345                                             		end  
    3346                                             	endtask 
    3347                                             
    3348                                             
    3349                                             
    3350                                             
    3351                                             
    3352                                             	reg [28:0] read_vector_2_1 = 29'b0000_0000_0000_0000_01_01_1100_00001 ;
    3353                                             	reg [28:0] read_vector_2_2 = 29'b1111_1111_1111_1111_01_01_1100_01010 ;
    3354                                             	reg [28:0] read_vector_2_3 = 29'b1010_1010_1010_1010_01_01_1100_10000 ;
    3355                                             	reg [28:0] read_vector_2_4 = 29'b1111_0000_1111_0000_01_01_1100_11001 ;
    3356                                             	reg [49:0] read_vector_4_1 = 50'b0000_0000_1000_0001_10_1zz_0011_1111_1111_1111_10_01_1100_10100 ;
    3357                                             	reg [70:0] read_vector_6_1 = 71'b1010_1010_1010_1010_01_1zz_1111_1111_1111_1110_00_1zz_0000_0010_1111_0000_11_01_1100_01100 ;
    3358                                             	reg [70:0] read_vector_6_2 = 71'b0000_1111_0000_1000_11_1zz_1111_1111_0000_0000_01_1zz_0011_1100_0000_1111_01_01_1100_10001 ;
    3359                                             
    3360            1                     290831     	always @(CCC_Handler_dut.next_state) begin 
    3361                                             		if ( (RAND_RnW == 1 ) && (RAND_CMD_ATTR == 'd0) && ({RAND_DATA_FOUR,RAND_DATA_THREE} == 'd2 || {RAND_DATA_FOUR,RAND_DATA_THREE} == 'd1 ) && (i_engine_en_tb && CCC_Handler_dut.next_state == FIRST_DATA_BYTE)) begin 
    3362            1                       1522     			Drive_repeated_data_word_2();
    3363                                             		end 
    3364                                             	end
    3365                                             
    3366                                             
    3367            1                     282154     	always @(CCC_Handler_dut.next_state) begin 
    3368                                             		if ( (RAND_RnW == 1 ) && (RAND_CMD_ATTR == 'd0) && ({RAND_DATA_FOUR,RAND_DATA_THREE} == 'd3 || {RAND_DATA_FOUR,RAND_DATA_THREE} == 'd4 ) && (i_engine_en_tb && CCC_Handler_dut.next_state == FIRST_DATA_BYTE) ) begin 
    3369            1                       1619     			Drive_repeated_data_word_4();
    3370                                             		end 
    3371                                             	end
    3372                                             /*
    3373                                             	always @(DUT.CCC_Handler.next_state or DUT.DDR_NT.next_state) begin 
    3374                                             		if ( (DUT.cccnt_RnW == 1 ) && (RAND_CMD_ATTR == 'd0) && ({RAND_DATA_FOUR,RAND_DATA_THREE} == 'd6 ) && ((DUT.CCC_Handler.i_engine_en && DUT.CCC_Handler.next_state == FIRST_DATA_BYTE) || (DUT.DDR_NT.i_engine_en && DUT.DDR_NT.next_state == first_data_byte))) begin 
    3375                                             			Drive_repeated_data_word_6();
    3376                                             		end 
    3377                                             	end
    3378                                             */
    3379                                             
    3380                                             	task Drive_repeated_data_word_2 (); // check read commands
    3381                                             		begin 
    3382                                             			int 		 o ; // counter
    3383            1                       1522     			#(CLK_PERIOD);
    3384            1                       1522     			for ( o = 0 ; o < 'd29 ; o++ ) begin 
    3384            2                      44138     
    3385                                             
    3386            1                      44138     				@ (negedge scl_neg_edge_tb or negedge scl_pos_edge_tb ) ;
    3387            1                      44138     				i_sdahnd_rx_sda_tb = read_vector_2_2[28 - o];
    3388            1                      44138     				# (2*CLK_PERIOD) ;
    3389                                              
    3390                                             			end
    3391            1                       1522     			i_sdahnd_rx_sda_tb = 1'bz ;
    3392            1                       1522     			# (2*CLK_PERIOD) ;
    3393                                             
    3394                                             			if (RAND_TOC) begin 
    3395                                             				assert (CCC_Handler_dut.current_state == EXIT_PATTERN) $display("READ data word TOC = 1 is CORRECT : %0t" ,$time);
    3396                                             				else 												   $display("READ data word TOC = 1 is WRONG   : %0t" ,$time);
    3397                                             			end 
    3398                                             			else if (!RAND_TOC) begin 
    3399                                             				assert (CCC_Handler_dut.current_state == RESTART_PATTERN) $display("READ data word TOC = 0 is CORRECT : %0t" ,$time);
    3400                                             				else 												   	  $display("READ data word TOC = 0 is WRONG   : %0t" ,$time);
    3401                                             			end 
    3402                                             		end  
    3403                                             	endtask 
    3404                                             
    3405                                             
    3406                                             	task Drive_repeated_data_word_4 (); // check read commands
    3407                                             		begin 
    3408                                             			int 		 o ; // counter
    3409            1                       1619     			#(CLK_PERIOD);
    3410            1                       1619     			for ( o = 0 ; o < 'd50 ; o++ ) begin 
    3410            2                      80950     
    3411                                             
    3412            1                      80950     				@ (negedge scl_neg_edge_tb or negedge scl_pos_edge_tb ) ;
    3413            1                      80950     				i_sdahnd_rx_sda_tb = read_vector_4_1[49 - o];
    3414            1                      80950     				# (2*CLK_PERIOD) ;
    3415                                              
    3416                                             			end
    3417            1                       1619     			i_sdahnd_rx_sda_tb = 1'bz ;
    3418            1                       1619     			# (2*CLK_PERIOD) ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        668       427       241    63.92%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     RAND_CMD[0-4]           1           1      100.00 
                                     RAND_CMD[5-6]           0           0        0.00 
                                       RAND_CMD[7]           1           1      100.00 
                                  RAND_CMD_ATTR[0]           1           1      100.00 
                                RAND_CMD_ATTR[1-2]           0           0        0.00 
                                           RAND_CP           0           0        0.00 
                               RAND_DATA_FOUR[0-7]           0           0        0.00 
                              RAND_DATA_THREE[0-2]           1           1      100.00 
                              RAND_DATA_THREE[3-7]           0           0        0.00 
                                RAND_DATA_TWO[0-7]           1           1      100.00 
                                RAND_DEF_BYTE[0-7]           1           1      100.00 
                               RAND_DEV_INDEX[0-4]           1           1      100.00 
                                     RAND_DTT[0-1]           1           1      100.00 
                                       RAND_DTT[2]           0           0        0.00 
                                    RAND_MODE[0-2]           0           0        0.00 
                                RAND_RESERVED[0-1]           1           1      100.00 
                                          RAND_RnW           1           1      100.00 
                                     RAND_TID[0-3]           1           1      100.00 
                                          RAND_TOC           1           1      100.00 
                                         RAND_WROC           1           1      100.00 
                                         crc_en_rx           1           1      100.00 
                                         crc_en_tx           1           1      100.00 
                                            en_mux           0           0        0.00 
                                           i[0-12]           1           1      100.00 
                                             i[13]           0           1       50.00 
                                          i[14-31]           0           0        0.00 
                                    i_bitcnt_en_tb           1           1      100.00 
                                    i_crc_valid_tb           0           1       50.00 
                               i_crc_value_tb[0-4]           0           1       50.00 
                   i_engine_configuration_tb[0-11]           0           0        0.00 
                                    i_engine_en_tb           1           1      100.00 
                                      i_fcnt_en_tb           0           0        0.00 
                                 i_fcnt_no_frms_tb           0           0        0.00 
                            i_frmcnt_last_frame_tb           1           1      100.00 
                             i_regf_CMD_ATTR_tb[0]           1           1      100.00 
                           i_regf_CMD_ATTR_tb[1-2]           0           0        0.00 
                                i_regf_CMD_tb[0-4]           1           1      100.00 
                                i_regf_CMD_tb[5-6]           0           0        0.00 
                                  i_regf_CMD_tb[7]           1           1      100.00 
                           i_regf_DATA_LEN_tb[0-2]           1           1      100.00 
                          i_regf_DATA_LEN_tb[3-15]           0           0        0.00 
                                     i_regf_DBP_tb           0           0        0.00 
                          i_regf_DEV_INDEX_tb[0-4]           1           1      100.00 
                                i_regf_DTT_tb[0-1]           1           1      100.00 
                                  i_regf_DTT_tb[2]           0           0        0.00 
                                     i_regf_RnW_tb           1           1      100.00 
                                     i_regf_SRE_tb           1           1      100.00 
                                     i_regf_TOC_tb           1           1      100.00 
                                    i_regf_WROC_tb           1           1      100.00 
                   i_regf_tx_parallel_data_tb[0-7]           1           1      100.00 
                                  i_regfile_clk_tb           1           1      100.00 
                                        i_rst_n_tb           0           1       50.00 
                                     i_rx_error_tb           1           1      100.00 
                                 i_rx_mode_done_tb           1           1      100.00 
                                       i_rx_pre_tb           1           1      100.00 
                      i_rx_regfcrc_data_wr_tb[0-7]           1           1      100.00 
                                i_scl_gen_stall_tb           0           0        0.00 
                                 i_sclgen_rst_n_tb           1           1      100.00 
                          i_sclstall_stall_done_tb           1           1      100.00 
                                i_sdahnd_rx_sda_tb           1           1      100.00 
                            i_sdr_ctrl_scl_idle_tb           0           0        0.00 
                            i_sdr_scl_gen_pp_od_tb           0           0        0.00 
                               i_stall_cycles[0-3]           1           1      100.00 
                                 i_stall_cycles[4]           0           0        0.00 
                                      i_sys_clk_tb           1           1      100.00 
                                    i_timer_cas_tb           0           0        0.00 
                                 i_tx_mode_done_tb           1           1      100.00 
                                         mux1_out1           1           1      100.00 
                                         mux1_out2           1           1      100.00 
                                         mux1_out3           0           0        0.00 
                                     mux8_out[0-7]           1           1      100.00 
                              my_regf_addr_tb[0-2]           1           1      100.00 
                             my_regf_addr_tb[3-11]           0           0        0.00 
                      my_regf_addr_tb_mux_out[0-4]           1           1      100.00 
                     my_regf_addr_tb_mux_out[5-11]           0           0        0.00 
                          my_regf_addr_tb_selector           1           1      100.00 
                           my_regf_data_wr_tb[0-7]           1           1      100.00 
                   my_regf_data_wr_tb_mux_out[0-7]           1           1      100.00 
                       my_regf_data_wr_tb_selector           1           1      100.00 
                                  my_regf_wr_en_tb           0           0        0.00 
                          my_regf_wr_en_tb_mux_out           1           1      100.00 
                         my_regf_wr_en_tb_selector           1           1      100.00 
                               o_bitcnt_err_rst_tb           1           1      100.00 
                           o_cnt_bit_count_tb[0-5]           1           1      100.00 
                     o_crc_data_rx_tx_valid_sel_tb           0           0        0.00 
                       o_crc_data_tx_rx_mux_sel_tb           0           0        0.00 
                            o_crc_data_valid_rx_tb           1           1      100.00 
                            o_crc_data_valid_tx_tb           1           1      100.00 
                         o_crc_en_rx_tx_mux_sel_tb           0           0        0.00 
                                       o_crc_en_tb           0           0        0.00 
                             o_crc_last_byte_rx_tb           1           1      100.00 
                  o_crc_last_byte_tx_rx_mux_sel_tb           0           0        0.00 
                             o_crc_last_byte_tx_tb           1           1      100.00 
                    o_crc_parallel_data_tx_tb[0-7]           1           1      100.00 
                           o_crc_rx_tx_mux_sel_ccc           1           1      100.00 
                            o_ddrccc_error_done_tb           0           0        0.00 
                                    o_engine_CP_tb           0           1       50.00 
                               o_engine_MODE_tb[0]           0           0        0.00 
                             o_engine_MODE_tb[1-2]           0           1       50.00 
                              o_engine_TID_tb[0-3]           1           1      100.00 
                                  o_engine_done_tb           1           1      100.00 
                                   o_engine_odd_tb           1           1      100.00 
                              o_fcnt_last_frame_tb           0           0        0.00 
                                 o_frcnt_toggle_tb           1           1      100.00 
                    o_frmcnt_Direct_Broadcast_n_tb           1           1      100.00 
                                    o_frmcnt_en_tb           1           1      100.00 
                           o_regf_ERR_STATUS_tb[0]           0           0        0.00 
                           o_regf_ERR_STATUS_tb[1]           1           1      100.00 
                         o_regf_ERR_STATUS_tb[2-3]           0           0        0.00 
                               o_regf_addr_tb[0-4]           1           1      100.00 
                              o_regf_addr_tb[5-11]           0           0        0.00 
                                   o_regf_rd_en_tb           1           1      100.00 
                                   o_regf_wr_en_tb           1           1      100.00 
                                        o_rx_en_tb           1           1      100.00 
                                 o_rx_mode_tb[0-2]           1           1      100.00 
                                    o_scl_stall_tb           1           1      100.00 
                                          o_scl_tb           1           1      100.00 
                                  o_sclstall_en_tb           1           1      100.00 
                           o_sdahnd_serial_data_tb           1           1      100.00 
                                        o_tx_en_tb           1           1      100.00 
                                 o_tx_mode_tb[0-3]           1           1      100.00 
                           o_txrx_addr_ccc_tb[0-7]           1           1      100.00 
                                   scl_neg_edge_tb           1           1      100.00 
                                   scl_pos_edge_tb           1           1      100.00 

Total Node Count     =        334 
Toggled Node Count   =        208 
Untoggled Node Count =        126 

Toggle Coverage      =      63.92% (427 of 668 bins)

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /CCC_Handler_tb/ENEC_Broadcast                  100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1987          1          -    Covered              
        bin tx_en_1                                     23994          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1123          1          -    Covered              
        bin tx_zero                                       166          1          -    Covered              
        bin tx_seven_zeros                               1162          1          -    Covered              
        bin tx_serializing_address                       1328          1          -    Covered              
        bin tx_parity_calc                                996          1          -    Covered              
        bin tx_one                                        332          1          -    Covered              
        bin tx_serializing_byte_port                     1328          1          -    Covered              
        bin tx_c_token_CRC                                664          1          -    Covered              
        bin tx_value_CRC                                  830          1          -    Covered              
        bin tx_restart_pattern                            830          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1001          1          -    Covered              
        bin tx_zero                                       148          1          -    Covered              
        bin tx_seven_zeros                               1036          1          -    Covered              
        bin tx_serializing_address                       1184          1          -    Covered              
        bin tx_parity_calc                                888          1          -    Covered              
        bin tx_one                                        296          1          -    Covered              
        bin tx_serializing_byte_port                     1184          1          -    Covered              
        bin tx_c_token_CRC                                592          1          -    Covered              
        bin tx_value_CRC                                  740          1          -    Covered              
        bin tx_exit_pattern                              1258          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             24124          1          -    Covered              
        bin o_sclstall_en_1                              1857          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        830          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                          1258          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           25039          1          -    Covered              
        bin o_rx_en_negedge_1                             942          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         25981          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 8676          1          -    Covered              
        bin second_rx_pre                               14174          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               11019          1          -    Covered              
        bin o_frmcnt_en_1                               14962          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           25981          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          25981          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              25981          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              17503          1          -    Covered              
        bin o_regf_rd_en_1                               8478          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd               1357                     -    Occurred             
        bin o_regf_addr_first_location                   5338          1          -    Covered              
        bin o_regf_addr_zeros                           15243          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   18363          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              17299          1          -    Covered              
        bin o_engine_odd_1                               8682          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        25981          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25824          1          -    Covered              
        bin o_engine_done_1                               157          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2320          1          -    Covered              
        bin tx_en_1                                     26043          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1165          1          -    Covered              
        bin tx_zero                                       160          1          -    Covered              
        bin tx_seven_zeros                               1120          1          -    Covered              
        bin tx_serializing_address                       1280          1          -    Covered              
        bin tx_parity_calc                                960          1          -    Covered              
        bin tx_one                                        320          1          -    Covered              
        bin tx_serializing_byte_port                     1280          1          -    Covered              
        bin tx_c_token_CRC                                640          1          -    Covered              
        bin tx_value_CRC                                  800          1          -    Covered              
        bin tx_restart_pattern                            800          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1327          1          -    Covered              
        bin tx_zero                                       182          1          -    Covered              
        bin tx_seven_zeros                               1274          1          -    Covered              
        bin tx_serializing_address                       1456          1          -    Covered              
        bin tx_parity_calc                               1092          1          -    Covered              
        bin tx_one                                        364          1          -    Covered              
        bin tx_serializing_byte_port                     1456          1          -    Covered              
        bin tx_c_token_CRC                                728          1          -    Covered              
        bin tx_value_CRC                                  910          1          -    Covered              
        bin tx_exit_pattern                              1547          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26278          1          -    Covered              
        bin o_sclstall_en_1                              2085          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        800          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                          1547          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           27337          1          -    Covered              
        bin o_rx_en_negedge_1                            1026          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         28363          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 9148          1          -    Covered              
        bin second_rx_pre                               15758          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               11994          1          -    Covered              
        bin o_frmcnt_en_1                               16369          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           28363          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          28363          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              28363          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              19129          1          -    Covered              
        bin o_regf_rd_en_1                               9234          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                982                     -    Occurred             
        bin o_regf_addr_first_location                   5814          1          -    Covered              
        bin o_regf_addr_zeros                           17292          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   20048          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              18834          1          -    Covered              
        bin o_engine_odd_1                               9529          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        28363          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25824          1          -    Covered              
        bin o_engine_done_1                               157          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1980          1          -    Covered              
        bin tx_en_1                                     23825          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1170          1          -    Covered              
        bin tx_zero                                       172          1          -    Covered              
        bin tx_seven_zeros                               1204          1          -    Covered              
        bin tx_serializing_address                       1376          1          -    Covered              
        bin tx_parity_calc                               1032          1          -    Covered              
        bin tx_one                                        344          1          -    Covered              
        bin tx_serializing_byte_port                     1376          1          -    Covered              
        bin tx_c_token_CRC                                688          1          -    Covered              
        bin tx_value_CRC                                  860          1          -    Covered              
        bin tx_restart_pattern                            860          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                           949          1          -    Covered              
        bin tx_zero                                       140          1          -    Covered              
        bin tx_seven_zeros                                980          1          -    Covered              
        bin tx_serializing_address                       1120          1          -    Covered              
        bin tx_parity_calc                                840          1          -    Covered              
        bin tx_one                                        280          1          -    Covered              
        bin tx_serializing_byte_port                     1120          1          -    Covered              
        bin tx_c_token_CRC                                560          1          -    Covered              
        bin tx_value_CRC                                  700          1          -    Covered              
        bin tx_exit_pattern                              1190          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             23981          1          -    Covered              
        bin o_sclstall_en_1                              1824          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                        860          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                          1190          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           24869          1          -    Covered              
        bin o_rx_en_negedge_1                             936          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         25805          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 8344          1          -    Covered              
        bin second_rx_pre                               14542          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               10963          1          -    Covered              
        bin o_frmcnt_en_1                               14842          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           25805          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          25805          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              25805          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              17381          1          -    Covered              
        bin o_regf_rd_en_1                               8424          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   5304          1          -    Covered              
        bin o_regf_addr_second_location                 10232          1          -    Covered              
        bin o_regf_addr_zeros                            6434          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   18390          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              25805          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        25805          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25649          1          -    Covered              
        bin o_engine_done_1                               156          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2036          1          -    Covered              
        bin tx_en_1                                     25338          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1230          1          -    Covered              
        bin tx_zero                                       182          1          -    Covered              
        bin tx_seven_zeros                               1274          1          -    Covered              
        bin tx_serializing_address                       1456          1          -    Covered              
        bin tx_parity_calc                               1092          1          -    Covered              
        bin tx_one                                        364          1          -    Covered              
        bin tx_serializing_byte_port                     1456          1          -    Covered              
        bin tx_c_token_CRC                                728          1          -    Covered              
        bin tx_value_CRC                                  910          1          -    Covered              
        bin tx_restart_pattern                            910          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                          1007          1          -    Covered              
        bin tx_zero                                       150          1          -    Covered              
        bin tx_seven_zeros                               1050          1          -    Covered              
        bin tx_serializing_address                       1200          1          -    Covered              
        bin tx_parity_calc                                900          1          -    Covered              
        bin tx_one                                        300          1          -    Covered              
        bin tx_serializing_byte_port                     1200          1          -    Covered              
        bin tx_c_token_CRC                                600          1          -    Covered              
        bin tx_value_CRC                                  750          1          -    Covered              
        bin tx_exit_pattern                              1275          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             25430          1          -    Covered              
        bin o_sclstall_en_1                              1944          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                        910          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                          1275          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           26378          1          -    Covered              
        bin o_rx_en_negedge_1                             996          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         27374          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                 8599          1          -    Covered              
        bin second_rx_pre                               15251          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               11577          1          -    Covered              
        bin o_frmcnt_en_1                               15797          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           27374          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          27374          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              27374          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              18410          1          -    Covered              
        bin o_regf_rd_en_1                               8964          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   5644          1          -    Covered              
        bin o_regf_addr_second_location                 10383          1          -    Covered              
        bin o_regf_addr_zeros                            6956          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   19518          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              27374          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        27374          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             27208          1          -    Covered              
        bin o_engine_done_1                               166          1          -    Covered              
 TYPE /CCC_Handler_tb/Dummy_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/Dummy_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1617          1          -    Covered              
        bin tx_en_1                                     17617          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                           853          1          -    Covered              
        bin tx_zero                                       148          1          -    Covered              
        bin tx_seven_zeros                               1036          1          -    Covered              
        bin tx_serializing_address                       1184          1          -    Covered              
        bin tx_parity_calc                                592          1          -    Covered              
        bin tx_one                                        148          1          -    Covered              
        bin tx_serializing_byte_port                     1184          1          -    Covered              
        bin tx_c_token_CRC                                592          1          -    Covered              
        bin tx_value_CRC                                  740          1          -    Covered              
        bin tx_restart_pattern                            740          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                           912          1          -    Covered              
        bin tx_zero                                       158          1          -    Covered              
        bin tx_seven_zeros                               1106          1          -    Covered              
        bin tx_serializing_address                       1264          1          -    Covered              
        bin tx_parity_calc                                632          1          -    Covered              
        bin tx_one                                        158          1          -    Covered              
        bin tx_serializing_byte_port                     1264          1          -    Covered              
        bin tx_c_token_CRC                                632          1          -    Covered              
        bin tx_value_CRC                                  790          1          -    Covered              
        bin tx_exit_pattern                              1343          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             17383          1          -    Covered              
        bin o_sclstall_en_1                              1851          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        740          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                          1343          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           18775          1          -    Covered              
        bin o_rx_en_negedge_1                             459          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         19234          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_rx_pre                        2262                     -    Occurred             
        bin first_rx_pre                                14260          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               10725          1          -    Covered              
        bin o_frmcnt_en_1                                8509          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           19234          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          19234          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              19234          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              16174          1          -    Covered              
        bin o_regf_rd_en_1                               3060          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                  0                     -    ZERO                 
        bin o_regf_addr_zeros                           12011          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11337          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              12856          1          -    Covered              
        bin o_engine_odd_1                               6378          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        19234          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             19081          1          -    Covered              
        bin o_engine_done_1                               153          1          -    Covered              
 TYPE /CCC_Handler_tb/ENEC_Direct                     100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENENEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      1969          1          -    Covered              
        bin tx_en_1                                     35117          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1668          1          -    Covered              
        bin tx_zero                                       308          1          -    Covered              
        bin tx_seven_zeros                               2156          1          -    Covered              
        bin tx_serializing_address                       2464          1          -    Covered              
        bin tx_parity_calc                               1232          1          -    Covered              
        bin tx_one                                        308          1          -    Covered              
        bin tx_serializing_byte_port                     1232          1          -    Covered              
        bin tx_c_token_CRC                               1232          1          -    Covered              
        bin tx_value_CRC                                 1540          1          -    Covered              
        bin tx_restart_pattern                           1540          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1696          1          -    Covered              
        bin tx_zero                                       316          1          -    Covered              
        bin tx_seven_zeros                               2212          1          -    Covered              
        bin tx_serializing_address                       2528          1          -    Covered              
        bin tx_parity_calc                               1264          1          -    Covered              
        bin tx_one                                        316          1          -    Covered              
        bin tx_serializing_byte_port                     1264          1          -    Covered              
        bin tx_c_token_CRC                               1264          1          -    Covered              
        bin tx_value_CRC                                 1580          1          -    Covered              
        bin tx_exit_pattern                              1343          1          -    Covered              
        bin tx_restart_pattern                            790          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             33804          1          -    Covered              
        bin o_sclstall_en_1                              3282          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1540          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               790          1          -    Covered              
        bin o_stall_cycles_exit                          1343          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           36150          1          -    Covered              
        bin o_rx_en_negedge_1                             936          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         37086          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                31989          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               22181          1          -    Covered              
        bin o_frmcnt_en_1                               14905          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           37086          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                          37086          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              37086          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              28662          1          -    Covered              
        bin o_regf_rd_en_1                               8424          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                849                     -    Occurred             
        bin o_regf_addr_first_location                   5304          1          -    Covered              
        bin o_regf_addr_zeros                           26941          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   13728          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              28421          1          -    Covered              
        bin o_engine_odd_1                               8665          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        37086          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             36930          1          -    Covered              
        bin o_engine_done_1                               156          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Direct                    100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2170          1          -    Covered              
        bin tx_en_1                                     38941          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1835          1          -    Covered              
        bin tx_zero                                       340          1          -    Covered              
        bin tx_seven_zeros                               2380          1          -    Covered              
        bin tx_serializing_address                       2720          1          -    Covered              
        bin tx_parity_calc                               1360          1          -    Covered              
        bin tx_one                                        340          1          -    Covered              
        bin tx_serializing_byte_port                     1360          1          -    Covered              
        bin tx_c_token_CRC                               1360          1          -    Covered              
        bin tx_value_CRC                                 1700          1          -    Covered              
        bin tx_restart_pattern                           1700          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1890          1          -    Covered              
        bin tx_zero                                       352          1          -    Covered              
        bin tx_seven_zeros                               2464          1          -    Covered              
        bin tx_serializing_address                       2816          1          -    Covered              
        bin tx_parity_calc                               1408          1          -    Covered              
        bin tx_one                                        352          1          -    Covered              
        bin tx_serializing_byte_port                     1408          1          -    Covered              
        bin tx_c_token_CRC                               1408          1          -    Covered              
        bin tx_value_CRC                                 1760          1          -    Covered              
        bin tx_exit_pattern                              1496          1          -    Covered              
        bin tx_restart_pattern                            880          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             37469          1          -    Covered              
        bin o_sclstall_en_1                              3642          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1700          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               880          1          -    Covered              
        bin o_stall_cycles_exit                          1496          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           40073          1          -    Covered              
        bin o_rx_en_negedge_1                            1038          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         41111          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                35068          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               24579          1          -    Covered              
        bin o_frmcnt_en_1                               16532          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           41111          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                             41111          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              41111          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              31769          1          -    Covered              
        bin o_regf_rd_en_1                               9342          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd                892                     -    Occurred             
        bin o_regf_addr_first_location                   5882          1          -    Covered              
        bin o_regf_addr_zeros                           30213          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   15224          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              31499          1          -    Covered              
        bin o_engine_odd_1                               9612          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        41111          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             40938          1          -    Covered              
        bin o_engine_done_1                               173          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2187          1          -    Covered              
        bin tx_en_1                                     40281          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          1883          1          -    Covered              
        bin tx_zero                                       352          1          -    Covered              
        bin tx_seven_zeros                               2464          1          -    Covered              
        bin tx_serializing_address                       2816          1          -    Covered              
        bin tx_parity_calc                               1408          1          -    Covered              
        bin tx_one                                        352          1          -    Covered              
        bin tx_serializing_byte_port                     1408          1          -    Covered              
        bin tx_c_token_CRC                               1408          1          -    Covered              
        bin tx_value_CRC                                 1760          1          -    Covered              
        bin tx_restart_pattern                           1760          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1961          1          -    Covered              
        bin tx_zero                                       364          1          -    Covered              
        bin tx_seven_zeros                               2548          1          -    Covered              
        bin tx_serializing_address                       2912          1          -    Covered              
        bin tx_parity_calc                               1456          1          -    Covered              
        bin tx_one                                        364          1          -    Covered              
        bin tx_serializing_byte_port                     1456          1          -    Covered              
        bin tx_c_token_CRC                               1456          1          -    Covered              
        bin tx_value_CRC                                 1820          1          -    Covered              
        bin tx_exit_pattern                              1547          1          -    Covered              
        bin tx_restart_pattern                            910          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             38700          1          -    Covered              
        bin o_sclstall_en_1                              3768          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1760          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               910          1          -    Covered              
        bin o_stall_cycles_exit                          1547          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           41394          1          -    Covered              
        bin o_rx_en_negedge_1                            1074          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         42468          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                35905          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               25363          1          -    Covered              
        bin o_frmcnt_en_1                               17105          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           42468          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                             42468          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              42468          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              32802          1          -    Covered              
        bin o_regf_rd_en_1                               9666          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   6086          1          -    Covered              
        bin o_regf_addr_zeros                           20740          1          -    Covered              
        bin o_regf_addr_second_location                 11321          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   15752          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              42468          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        42468          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             42289          1          -    Covered              
        bin o_engine_done_1                               179          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      2081          1          -    Covered              
        bin tx_en_1                                     37729          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          2073          1          -    Covered              
        bin tx_zero                                       384          1          -    Covered              
        bin tx_seven_zeros                               2688          1          -    Covered              
        bin tx_serializing_address                       3072          1          -    Covered              
        bin tx_parity_calc                               1536          1          -    Covered              
        bin tx_one                                        384          1          -    Covered              
        bin tx_serializing_byte_port                     1536          1          -    Covered              
        bin tx_c_token_CRC                               1536          1          -    Covered              
        bin tx_value_CRC                                 1920          1          -    Covered              
        bin tx_restart_pattern                           1920          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          1552          1          -    Covered              
        bin tx_zero                                       288          1          -    Covered              
        bin tx_seven_zeros                               2016          1          -    Covered              
        bin tx_serializing_address                       2304          1          -    Covered              
        bin tx_parity_calc                               1152          1          -    Covered              
        bin tx_one                                        288          1          -    Covered              
        bin tx_serializing_byte_port                     1152          1          -    Covered              
        bin tx_c_token_CRC                               1152          1          -    Covered              
        bin tx_value_CRC                                 1440          1          -    Covered              
        bin tx_exit_pattern                              1224          1          -    Covered              
        bin tx_restart_pattern                            720          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             36354          1          -    Covered              
        bin o_sclstall_en_1                              3456          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1920          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart               720          1          -    Covered              
        bin o_stall_cycles_exit                          1224          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           38802          1          -    Covered              
        bin o_rx_en_negedge_1                            1008          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         39810          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                33849          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               23850          1          -    Covered              
        bin o_frmcnt_en_1                               15960          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           39810          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                             39810          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                              39810          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              30738          1          -    Covered              
        bin o_regf_rd_en_1                               9072          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   5712          1          -    Covered              
        bin o_regf_addr_zeros                           19281          1          -    Covered              
        bin o_regf_addr_second_location                 10510          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   14784          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              39810          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        39810          1          -    Covered              
        default bin others                                  0                     -    ZERO                 
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             39642          1          -    Covered              
        bin o_engine_done_1                               168          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      9077          1          -    Covered              
        bin tx_en_1                                     21107          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4591          1          -    Covered              
        bin tx_zero                                       120          1          -    Covered              
        bin tx_seven_zeros                               1680          1          -    Covered              
        bin tx_serializing_address                       1920          1          -    Covered              
        bin tx_parity_calc                                720          1          -    Covered              
        bin tx_one                                        360          1          -    Covered              
        bin tx_serializing_byte_port                      960          1          -    Covered              
        bin tx_c_token_CRC                                480          1          -    Covered              
        bin tx_value_CRC                                  600          1          -    Covered              
        bin tx_restart_pattern                           1200          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          5125          1          -    Covered              
        bin tx_zero                                       134          1          -    Covered              
        bin tx_seven_zeros                               1876          1          -    Covered              
        bin tx_serializing_address                       2144          1          -    Covered              
        bin tx_parity_calc                                804          1          -    Covered              
        bin tx_one                                        402          1          -    Covered              
        bin tx_serializing_byte_port                     1072          1          -    Covered              
        bin tx_c_token_CRC                                536          1          -    Covered              
        bin tx_value_CRC                                  670          1          -    Covered              
        bin tx_exit_pattern                              1139          1          -    Covered              
        bin tx_restart_pattern                            670          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26547          1          -    Covered              
        bin o_sclstall_en_1                              2688          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1200          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        670          1          -    Covered              
        bin o_stall_cycles_exit                          1139          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           22056          1          -    Covered              
        bin o_rx_en_negedge_1                            8128          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22818          1          -    Covered              
        bin rx_deserializing_byte                        4064          1          -    Covered              
        bin rx_parity_check                               508          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           16219          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               18031          1          -    Covered              
        bin o_frmcnt_en_1                               12153          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           30184          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 30184          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              26120          1          -    Covered              
        bin o_regf_wr_en                                 4064          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27898          1          -    Covered              
        bin o_regf_rd_en_1                               2286          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2032          1          -    Covered              
        bin o_regf_addr_second_location                  9867          1          -    Covered              
        bin o_regf_addr_zeros                           16096          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11176          1          -    Covered              
        bin target_address                              15554          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              30184          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        30184          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             30057          1          -    Covered              
        bin o_engine_done_1                               127          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      7971          1          -    Covered              
        bin tx_en_1                                     18058          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4589          1          -    Covered              
        bin tx_zero                                       120          1          -    Covered              
        bin tx_seven_zeros                               1680          1          -    Covered              
        bin tx_serializing_address                       1920          1          -    Covered              
        bin tx_parity_calc                                720          1          -    Covered              
        bin tx_one                                        360          1          -    Covered              
        bin tx_serializing_byte_port                      960          1          -    Covered              
        bin tx_c_token_CRC                                480          1          -    Covered              
        bin tx_value_CRC                                  600          1          -    Covered              
        bin tx_restart_pattern                           1200          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          3752          1          -    Covered              
        bin tx_zero                                        98          1          -    Covered              
        bin tx_seven_zeros                               1372          1          -    Covered              
        bin tx_serializing_address                       1568          1          -    Covered              
        bin tx_parity_calc                                588          1          -    Covered              
        bin tx_one                                        294          1          -    Covered              
        bin tx_serializing_byte_port                      784          1          -    Covered              
        bin tx_c_token_CRC                                392          1          -    Covered              
        bin tx_value_CRC                                  490          1          -    Covered              
        bin tx_exit_pattern                               833          1          -    Covered              
        bin tx_restart_pattern                            490          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             22778          1          -    Covered              
        bin o_sclstall_en_1                              2256          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1200          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        490          1          -    Covered              
        bin o_stall_cycles_exit                           833          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           19053          1          -    Covered              
        bin o_rx_en_negedge_1                            6976          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         19707          1          -    Covered              
        bin rx_deserializing_byte                        3488          1          -    Covered              
        bin rx_parity_check                               436          1          -    Covered              
        bin rx_check_c_token_CRC                          872          1          -    Covered              
        bin rx_check_value_CRC                           1090          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           14431          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               15658          1          -    Covered              
        bin o_frmcnt_en_1                               10371          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           26029          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 26029          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              22541          1          -    Covered              
        bin o_regf_wr_en                                 3488          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              24067          1          -    Covered              
        bin o_regf_rd_en_1                               1962          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   1744          1          -    Covered              
        bin o_regf_addr_second_location                  8158          1          -    Covered              
        bin o_regf_addr_zeros                           14292          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                    9592          1          -    Covered              
        bin target_address                              13455          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              26029          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        26029          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             25920          1          -    Covered              
        bin o_engine_done_1                               109          1          -    Covered              
 TYPE /CCC_Handler_tb/GETSTATUS_Direct                100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETSTATUS_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    51         51          -                      
    missing/total bins:                                     0         51          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      9056          1          -    Covered              
        bin tx_en_1                                     21130          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4364          1          -    Covered              
        bin tx_zero                                       114          1          -    Covered              
        bin tx_seven_zeros                               1596          1          -    Covered              
        bin tx_serializing_address                       1824          1          -    Covered              
        bin tx_parity_calc                                684          1          -    Covered              
        bin tx_one                                        342          1          -    Covered              
        bin tx_serializing_byte_port                      912          1          -    Covered              
        bin tx_c_token_CRC                                456          1          -    Covered              
        bin tx_value_CRC                                  570          1          -    Covered              
        bin tx_restart_pattern                           1140          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          5354          1          -    Covered              
        bin tx_zero                                       140          1          -    Covered              
        bin tx_seven_zeros                               1960          1          -    Covered              
        bin tx_serializing_address                       2240          1          -    Covered              
        bin tx_parity_calc                                840          1          -    Covered              
        bin tx_one                                        420          1          -    Covered              
        bin tx_serializing_byte_port                     1120          1          -    Covered              
        bin tx_c_token_CRC                                560          1          -    Covered              
        bin tx_value_CRC                                  700          1          -    Covered              
        bin tx_exit_pattern                              1190          1          -    Covered              
        bin tx_restart_pattern                            700          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26552          1          -    Covered              
        bin o_sclstall_en_1                              2706          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1140          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        700          1          -    Covered              
        bin o_stall_cycles_exit                          1190          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           22058          1          -    Covered              
        bin o_rx_en_negedge_1                            8128          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22820          1          -    Covered              
        bin rx_deserializing_byte                        4064          1          -    Covered              
        bin rx_parity_check                               508          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           16204          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               18012          1          -    Covered              
        bin o_frmcnt_en_1                               12174          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           30186          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 30186          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              26122          1          -    Covered              
        bin o_regf_wr_en                                 4064          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27900          1          -    Covered              
        bin o_regf_rd_en_1                               2286          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2032          1          -    Covered              
        bin o_regf_addr_second_location                  9574          1          -    Covered              
        bin o_regf_addr_zeros                           16160          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11176          1          -    Covered              
        bin target_address                              15600          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                              30186          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        30186          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             30059          1          -    Covered              
        bin o_engine_done_1                               127          1          -    Covered              
 TYPE /CCC_Handler_tb/GETBCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETBCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      9227          1          -    Covered              
        bin tx_en_1                                     21402          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          5047          1          -    Covered              
        bin tx_zero                                       132          1          -    Covered              
        bin tx_seven_zeros                               1848          1          -    Covered              
        bin tx_serializing_address                       2112          1          -    Covered              
        bin tx_parity_calc                                792          1          -    Covered              
        bin tx_one                                        396          1          -    Covered              
        bin tx_serializing_byte_port                     1056          1          -    Covered              
        bin tx_c_token_CRC                                528          1          -    Covered              
        bin tx_value_CRC                                  660          1          -    Covered              
        bin tx_restart_pattern                           1320          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          4820          1          -    Covered              
        bin tx_zero                                       126          1          -    Covered              
        bin tx_seven_zeros                               1764          1          -    Covered              
        bin tx_serializing_address                       2016          1          -    Covered              
        bin tx_parity_calc                                756          1          -    Covered              
        bin tx_one                                        378          1          -    Covered              
        bin tx_serializing_byte_port                     1008          1          -    Covered              
        bin tx_c_token_CRC                                504          1          -    Covered              
        bin tx_value_CRC                                  630          1          -    Covered              
        bin tx_exit_pattern                              1071          1          -    Covered              
        bin tx_restart_pattern                            630          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             26958          1          -    Covered              
        bin o_sclstall_en_1                              2700          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1320          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        630          1          -    Covered              
        bin o_stall_cycles_exit                          1071          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           22373          1          -    Covered              
        bin o_rx_en_negedge_1                            8256          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         23147          1          -    Covered              
        bin rx_deserializing_byte                        4128          1          -    Covered              
        bin rx_parity_check                               516          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           16833          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               18320          1          -    Covered              
        bin o_frmcnt_en_1                               12309          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           30629          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 30629          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              26501          1          -    Covered              
        bin o_regf_wr_en                                 4128          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              28307          1          -    Covered              
        bin o_regf_rd_en_1                               2322          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2193          1          -    Covered              
        bin o_regf_addr_second_location                  9672          1          -    Covered              
        bin o_regf_addr_zeros                           15887          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   11352          1          -    Covered              
        bin target_address                              15767          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              22577          1          -    Covered              
        bin o_engine_odd_1                               8052          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        30629          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             30500          1          -    Covered              
        bin o_engine_done_1                               129          1          -    Covered              
 TYPE /CCC_Handler_tb/GETDCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                   104        104          -                      
    missing/total bins:                                     0        104          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                20         20          -                      
        missing/total bins:                                 0         20          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                22         22          -                      
        missing/total bins:                                 0         22          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETDCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      8846          1          -    Covered              
        bin tx_en_1                                     20424          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4749          1          -    Covered              
        bin tx_zero                                       124          1          -    Covered              
        bin tx_seven_zeros                               1736          1          -    Covered              
        bin tx_serializing_address                       1984          1          -    Covered              
        bin tx_parity_calc                                744          1          -    Covered              
        bin tx_one                                        372          1          -    Covered              
        bin tx_serializing_byte_port                      992          1          -    Covered              
        bin tx_c_token_CRC                                496          1          -    Covered              
        bin tx_value_CRC                                  620          1          -    Covered              
        bin tx_restart_pattern                           1240          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          4670          1          -    Covered              
        bin tx_zero                                       122          1          -    Covered              
        bin tx_seven_zeros                               1708          1          -    Covered              
        bin tx_serializing_address                       1952          1          -    Covered              
        bin tx_parity_calc                                732          1          -    Covered              
        bin tx_one                                        366          1          -    Covered              
        bin tx_serializing_byte_port                      976          1          -    Covered              
        bin tx_c_token_CRC                                488          1          -    Covered              
        bin tx_value_CRC                                  610          1          -    Covered              
        bin tx_exit_pattern                              1037          1          -    Covered              
        bin tx_restart_pattern                            610          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             25716          1          -    Covered              
        bin o_sclstall_en_1                              2580          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1240          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        610          1          -    Covered              
        bin o_stall_cycles_exit                          1037          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           21398          1          -    Covered              
        bin o_rx_en_negedge_1                            7872          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22136          1          -    Covered              
        bin rx_deserializing_byte                        3936          1          -    Covered              
        bin rx_parity_check                               492          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           15642          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               17527          1          -    Covered              
        bin o_frmcnt_en_1                               11743          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           29270          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 29270          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              25334          1          -    Covered              
        bin o_regf_wr_en                                 3936          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27056          1          -    Covered              
        bin o_regf_rd_en_1                               2214          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2091          1          -    Covered              
        bin o_regf_addr_second_location                  9168          1          -    Covered              
        bin o_regf_addr_zeros                           15450          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   10824          1          -    Covered              
        bin target_address                              15103          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              21586          1          -    Covered              
        bin o_engine_odd_1                               7684          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        29270          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             29147          1          -    Covered              
        bin o_engine_done_1                               123          1          -    Covered              
 Covergroup instance \/CCC_Handler_tb/GETPID_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    52         52          -                      
    missing/total bins:                                     0         52          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                      8846          1          -    Covered              
        bin tx_en_1                                     20424          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                         0                     -    ZERO                 
        bin tx_special_preamble                          4749          1          -    Covered              
        bin tx_zero                                       124          1          -    Covered              
        bin tx_seven_zeros                               1736          1          -    Covered              
        bin tx_serializing_address                       1984          1          -    Covered              
        bin tx_parity_calc                                744          1          -    Covered              
        bin tx_one                                        372          1          -    Covered              
        bin tx_serializing_byte_port                      992          1          -    Covered              
        bin tx_c_token_CRC                                496          1          -    Covered              
        bin tx_value_CRC                                  620          1          -    Covered              
        bin tx_restart_pattern                           1240          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                          4670          1          -    Covered              
        bin tx_zero                                       122          1          -    Covered              
        bin tx_seven_zeros                               1708          1          -    Covered              
        bin tx_serializing_address                       1952          1          -    Covered              
        bin tx_parity_calc                                732          1          -    Covered              
        bin tx_one                                        366          1          -    Covered              
        bin tx_serializing_byte_port                      976          1          -    Covered              
        bin tx_c_token_CRC                                488          1          -    Covered              
        bin tx_value_CRC                                  610          1          -    Covered              
        bin tx_exit_pattern                              1037          1          -    Covered              
        bin tx_restart_pattern                            610          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                             25716          1          -    Covered              
        bin o_sclstall_en_1                              2580          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                     0                     -    ZERO                 
        bin o_stall_cycles_restart                       1240          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                        610          1          -    Covered              
        bin o_stall_cycles_exit                          1037          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                           21398          1          -    Covered              
        bin o_rx_en_negedge_1                            7872          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                         22136          1          -    Covered              
        bin rx_deserializing_byte                        3936          1          -    Covered              
        bin rx_parity_check                               492          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_word_rx_pre                           15642          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                               17527          1          -    Covered              
        bin o_frmcnt_en_1                               11743          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                           29270          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                 29270          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                              25334          1          -    Covered              
        bin o_regf_wr_en                                 3936          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                              27056          1          -    Covered              
        bin o_regf_rd_en_1                               2214          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   2091          1          -    Covered              
        bin o_regf_addr_second_location                  9168          1          -    Covered              
        bin o_regf_addr_zeros                           15450          1          -    Covered              
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   10824          1          -    Covered              
        bin target_address                              15103          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                              21586          1          -    Covered              
        bin o_engine_odd_1                               7684          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                        29270          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                             29147          1          -    Covered              
        bin o_engine_done_1                               123          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 14

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_rx_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4587)
                                                                               306 Covered   
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_rx_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4536)
                                                                               302 Covered   
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4483)
                                                                               306 Covered   
/CCC_Handler_tb/cover__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4432)
                                                                               302 Covered   
/CCC_Handler_tb/cover__Direct_GETBCR_GETDCR_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4380)
                                                                                58 Covered   
/CCC_Handler_tb/cover__Direct_GETBCR_GETDCR_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4375)
                                                                                60 Covered   
/CCC_Handler_tb/cover__Direct_GETMWL_GETMRL_GETSTATUS_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4347)
                                                                                91 Covered   
/CCC_Handler_tb/cover__Direct_GETMWL_GETMRL_GETSTATUS_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4342)
                                                                                85 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4192)
                                                                               180 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4188)
                                                                               143 Covered   
/CCC_Handler_tb/cover__Direct_SETMWL_SETMRL_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4184)
                                                                                73 Covered   
/CCC_Handler_tb/cover__Direct_SETMWL_SETMRL_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4179)
                                                                                92 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4174)
                                                                                88 Covered   
/CCC_Handler_tb/cover__Direct_ENEC_DISEC_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(4169)
                                                                                61 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3878)
                                                                                36 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3874)
                                                                                35 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3870)
                                                                               292 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3866)
                                                                               325 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3862)
                                                                                36 Covered   
/CCC_Handler_tb/cover__Broadcast_Dummy_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3858)
                                                                                35 Covered   
/CCC_Handler_tb/cover__Broadcast_SETMWL_SETMRL_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3854)
                                                                                74 Covered   
/CCC_Handler_tb/cover__Broadcast_SETMWL_SETMRL_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3850)
                                                                                78 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_TOC_1 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3846)
                                                                                73 Covered   
/CCC_Handler_tb/cover__Broadcast_ENEC_DISEC_TOC_0 
                                         CCC_Handler_tb Verilog  SVA  CCC_Handler_tb_final.sv(3842)
                                                                                74 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 24

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/CCC_Handler_tb/#ublk#247440018#2957/immed__2959
                     CCC_Handler_tb_final.sv(2959)
                                                        0          1
/CCC_Handler_tb/check_cmd_word/#ublk#247440018#3234/#ublk#247440018#3258/immed__3259
                     CCC_Handler_tb_final.sv(3259)
                                                        0          1
/CCC_Handler_tb/check_cmd_word/#ublk#247440018#3234/#ublk#247440018#3262/immed__3263
                     CCC_Handler_tb_final.sv(3263)
                                                        0          1
/CCC_Handler_tb/check_first_data_word/#ublk#247440018#3273/#ublk#247440018#3296/immed__3297
                     CCC_Handler_tb_final.sv(3297)
                                                        0          1
/CCC_Handler_tb/check_repeated_data_word/#ublk#247440018#3307/#ublk#247440018#3339/immed__3341
                     CCC_Handler_tb_final.sv(3341)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_2/#ublk#247440018#3381/#ublk#247440018#3394/immed__3395
                     CCC_Handler_tb_final.sv(3395)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_2/#ublk#247440018#3381/#ublk#247440018#3398/immed__3399
                     CCC_Handler_tb_final.sv(3399)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_4/#ublk#247440018#3407/#ublk#247440018#3420/immed__3421
                     CCC_Handler_tb_final.sv(3421)
                                                        0          1
/CCC_Handler_tb/Drive_repeated_data_word_4/#ublk#247440018#3407/#ublk#247440018#3424/immed__3425
                     CCC_Handler_tb_final.sv(3425)
                                                        0          1

Total Coverage By Instance (filtered view): 80.63%

