Jwu-E Chen , Pei-Wen Luo , Chin-Long Wey, Yield evaluation of analog placement with arbitrary capacitor ratio, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.179-184, March 16-18, 2009[doi>10.1109/ISQED.2009.4810290]
Jwu-E. Chen , Pei-Wen Luo , Chin-Long Wey, Placement optimization for yield improvement of switched-capacitor analog integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.2, p.313-318, February 2010[doi>10.1109/TCAD.2009.2035587]
Doh, J. S., Kim, D. W., Lee, S. H., Lee, J. B., Park, Y. K., Yoo, M. H., and Kong, J. T. 2005. A unified statistical model for inter-die and intra-die process variation. In Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices. 131--134. DOI: http://dx.doi.org/10.1109/SISPAD.2005.201490.
Hastings, A. 2000. The Art of Analog Layout. Prentice Hall, Upper Saddle River, NJ.
Huang, C.-C., Chen, J.-E., Luo, P.-W., and Wey, C. L. 2011. Yield-aware placement optimization for switched-capacitor analog integrated circuits. In Proceedings of the 24th IEEE International SOC Conference. 170--173. DOI: http://dx.doi.org/10.1109/SOCC.2011.6085127.
Huang, C.-C. To appear. Common-centroid-based unit capacitor placement generation for switched-capacitor integrated circuits, Ph.D. dissertation, Department of Electrical Engineering, National Central University, Jhongli, Taiwan.
M. Dessouky , D. Sayed, Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio, Proceedings of the conference on Design, automation and test in Europe, p.576, March 04-08, 2002
DiaaEldin Khalil , Mohamed Dessouky , Vincent Bourguet , Marie-Minerve Louerat , Andreia Cathelin , Hani Ragai, Evaluation of Capacitor Ratios in Automated Accurate Common-Centroid Capacitor Arrays, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.143-147, March 21-23, 2005[doi>10.1109/ISQED.2005.54]
Cheng-Wu Lin , Jai-Ming Lin , Yen-Chih Chiu , Chun-Po Huang , Soon-Jyh Chang, Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024847]
Jiayi Liu , Sheqin Dong , Xianlong Hong , Yibo Wang , Ou He , Satoshi Goto, Symmetry constraint based on mismatch analysis for analog layout in SOI technology, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Luo, P.-W., Chen, J.-E., Huang, M.-Y., and Wey, C. L. 2011. Design methodology for yield enhancement of switched-capacitor analog integrated circuits. IEICE Trans. Fund. Electron. Commun. Comput. Sci. E94-A, 1, 352--361.
Pei-Wen Luo , Jwu-E Chen , Chin-Long Wey , Liang-Chia Cheng , Ji-Jan Chen , Wen-Ching Wu, Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.11, p.2097-2101, November 2008[doi>10.1109/TCAD.2008.2006139]
Qiang Ma , Evangeline F. Y. Young , K. P. Pun, Analog placement with common centroid constraints, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Mcnutt, M. J., Lemarquis, S., and Dunkley, J. L. 1994. Systematic capacitance matching errors and corrective layout procedures. IEEE J. Solid-State Circ. 29, 5, 611--616. DOI: http://dx.doi.org/10.1109/4.284714.
Jinjun Xiong , V. Zolotov , Lei He, Robust Extraction of Spatial Correlation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.619-631, April 2007[doi>10.1109/TCAD.2006.884403]
