// generated by newgenasym  Mon Sep 13 13:45:22 2010


module csmd1206 (a, b);
    input a;
    output b;


    initial
        begin
        end

endmodule
