0.7
2020.2
Jun 16 2023
19:55:58
Z:/Documents/git/CPE333/Otter333/Otter333.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv,1714098246,systemVerilog,,,,otter_mcu_pipeline,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Addr_Gen/Branch_Addr_Gen.srcs/sources_1/new/Branch_Address_Generator.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Cond_Gen/Branch_Cond_Gen.srcs/sources_1/new/Branch_Condition_Generator.sv,,Branch_Address_Generator,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Cond_Gen/Branch_Cond_Gen.srcs/sources_1/new/Branch_Condition_Generator.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Control_Unit/Control_Unit.srcs/sources_1/new/CU_Decoder.sv,,Branch_Condition_Generator,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Control_Unit/Control_Unit.srcs/sources_1/new/CU_Decoder.sv,1714087128,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Immediate Generator/Immediate Generator.srcs/sources_1/new/Immed_Gen.sv,,CU_Decoder,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Immediate Generator/Immediate Generator.srcs/sources_1/new/Immed_Gen.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/imports/CPE133/Lab3/Lab3.srcs/sources_1/new/MUX.sv,,Immed_Gen,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_A.sv,1714087128,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_B.sv,,ALU_MUX_A,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_B.sv,1714087128,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Addr_Gen/Branch_Addr_Gen.srcs/sources_1/new/Branch_Address_Generator.sv,,ALU_MUX_B,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/RF_MUX.sv,1714087128,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/RegFile/RegFile.srcs/sources_1/new/RegFile.sv,,RF_MUX,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/ALU/ALU.srcs/sources_1/new/ALU.sv,1713992851,systemVerilog,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Addr_Gen/Branch_Addr_Gen.srcs/sources_1/new/Branch_Address_Generator.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Branch_Cond_Gen/Branch_Cond_Gen.srcs/sources_1/new/Branch_Condition_Generator.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Control_Unit/Control_Unit.srcs/sources_1/new/CU_Decoder.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Immediate Generator/Immediate Generator.srcs/sources_1/new/Immed_Gen.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_A.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_B.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/RF_MUX.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/imports/CPE133/Lab3/Lab3.srcs/sources_1/new/MUX.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/PCregister.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/ProgramCounter.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/RegFile/RegFile.srcs/sources_1/new/RegFile.sv;Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/otter_memory_v1_07.sv,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/ALU_MUX_A.sv,,$unit_ALU_sv_173691332;ALU,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/OTTER_MCU/OTTER_MCU.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/imports/CPE133/Lab3/Lab3.srcs/sources_1/new/MUX.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/PCregister.sv,,MUX,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/PCregister.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/ProgramCounter.sv,,PCregister,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/Program Counter/Program Counter.srcs/sources_1/new/ProgramCounter.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/MUX/RF_MUX.sv,,ProgramCounter,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/RegFile/RegFile.srcs/sources_1/new/RegFile.sv,1713992851,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/otter_memory_v1_07.sv,,RegFile,,uvm,,,,,,
Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/Hardware/otter_memory_v1_07.sv,1714107316,systemVerilog,,Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv,,Memory,,uvm,,,,,,
