<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v</a>
defines: 
time_elapsed: 0.952s
ram usage: 38496 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqozvd7y9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v:9</a>: No timescale set for &#34;test_ran&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v:9</a>: Compile module &#34;work@test_ran&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v:9</a>: Top level module &#34;work@test_ran&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpqozvd7y9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test_ran
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqozvd7y9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqozvd7y9/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test_ran)
 |vpiName:work@test_ran
 |uhdmallPackages:
 \_package: builtin, parent:work@test_ran
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test_ran, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v</a>, line:9, parent:work@test_ran
   |vpiDefName:work@test_ran
   |vpiFullName:work@test_ran
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@test_ran
       |vpiStmt:
       \_for_stmt: , line:13
         |vpiFullName:work@test_ran
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (j), line:13
             |vpiName:j
             |vpiFullName:work@test_ran.j
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:256
             |vpiSize:32
             |INT:256
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:13
             |vpiFullName:work@test_ran
         |vpiForIncStmt:
         \_operation: , line:13
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (j), line:13
             |vpiName:j
         |vpiStmt:
         \_begin: , line:14
           |vpiFullName:work@test_ran
           |vpiStmt:
           \_assignment: , line:15
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (i), line:15
               |vpiName:i
               |vpiFullName:work@test_ran.i
             |vpiRhs:
             \_operation: , line:15
               |vpiOpType:13
               |vpiOperand:
               \_sys_func_call: ($random), line:15
                 |vpiName:$random
               |vpiOperand:
               \_constant: , line:15
                 |vpiConstType:7
                 |vpiDecompile:256
                 |vpiSize:32
                 |INT:256
           |vpiStmt:
           \_sys_func_call: ($display), line:16
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:16
               |vpiConstType:6
               |vpiDecompile:&#34;The random number is %d&#34;
               |vpiSize:25
               |STRING:&#34;The random number is %d&#34;
             |vpiArgument:
             \_ref_obj: (i), line:16
               |vpiName:i
       |vpiStmt:
       \_sys_func_call: ($finish), line:18
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (i), line:10
     |vpiName:i
     |vpiFullName:work@test_ran.i
   |vpiNet:
   \_logic_net: (j), line:10
     |vpiName:j
     |vpiFullName:work@test_ran.j
 |uhdmtopModules:
 \_module: work@test_ran (work@test_ran), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr556.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr556.v</a>, line:9
   |vpiDefName:work@test_ran
   |vpiName:work@test_ran
   |vpiNet:
   \_logic_net: (i), line:10, parent:work@test_ran
     |vpiName:i
     |vpiFullName:work@test_ran.i
   |vpiNet:
   \_logic_net: (j), line:10, parent:work@test_ran
     |vpiName:j
     |vpiFullName:work@test_ran.j
Object: \work_test_ran of type 3000
Object: \work_test_ran of type 32
Object: \i of type 36
Object: \j of type 36
Object: \work_test_ran of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \j of type 608
Object:  of type 7
Object:  of type 39
Object: \j of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>