EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "Synthesizer"
Date "2021-09-06"
Rev "v01"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "TDT4295 Computer Design Project"
$EndDescr
$Sheet
S 3450 700  700  250 
U 613F97F2
F0 "MIDI-IN" 50
F1 "MIDI-IN.sch" 50
F2 "MIDI_IN" O R 4150 850 50 
$EndSheet
Wire Wire Line
	4150 850  4500 850 
Wire Wire Line
	4500 850  4500 2400
Wire Wire Line
	4500 2400 4800 2400
$Sheet
S 1300 4450 1600 1950
U 61417224
F0 "Digital-Analog-Out." 50
F1 "Digital-Analog-Out.sch" 50
F2 "~DAC_MODE_SELECT" I L 1300 4850 50 
F3 "DAC_MODE_CTRL_CLK" I L 1300 5000 50 
F4 "DAC_MODE_DATA" I L 1300 5150 50 
F5 "DAC_SYS_CLK" I R 2900 5100 50 
F6 "DAC_I2S_DATA" I R 2900 5300 50 
F7 "DAC_I2S_CLK" I R 2900 5600 50 
F8 "DAC_I2S_LR_SELECT" I R 2900 5450 50 
$EndSheet
Entry Wire Line
	3600 5300 3700 5400
Entry Wire Line
	3600 5450 3700 5550
Entry Wire Line
	3600 5600 3700 5700
Wire Wire Line
	2900 5300 3600 5300
Wire Wire Line
	2900 5450 3600 5450
Wire Wire Line
	2900 5600 3600 5600
Text Label 4400 5850 0    50   ~ 0
I2S[0..2]
Text Label 3200 5300 0    50   ~ 0
I2S2
Text Label 3200 5450 0    50   ~ 0
I2S1
Text Label 3200 5600 0    50   ~ 0
I2S0
Wire Bus Line
	3700 5850 4800 5850
$Sheet
S 4800 4850 1700 1350
U 613F0EEF
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "I2S" O L 4800 5850 50 
F3 "MCU_SPI" B L 4800 5400 50 
$EndSheet
Wire Bus Line
	4800 2950 4600 2950
Wire Bus Line
	4600 2950 4600 5400
Wire Bus Line
	4600 5400 4800 5400
Text Label 4600 5400 2    50   ~ 0
MCU_SPI[0..3]
Text Label 4600 2950 2    50   ~ 0
FPGA_SPI[0..3]
$Sheet
S 4800 2250 1900 1550
U 6139E7E0
F0 "MCU" 50
F1 "MCU.sch" 50
F2 "UO_RX_#1" I L 4800 2400 50 
F3 "FPGA_SPI" B L 4800 2950 50 
$EndSheet
Wire Bus Line
	3700 5400 3700 5850
$EndSCHEMATC
