Rnorm,MSG,Instr,s,t,d,h_val,s_val,t_val,ans,exp_err,,,
0x11,3+7=10,ADD,1,2,3,0,3,7,10,0,,,
0x11,overflow trap,ADD,1,2,3,0,0xFFFFFFFF,0xFF,0x0,0x2006,,,
0x11,destination reg is 0,ADD,1,2,0,0,7,3,0,0,,,
0x11,source same as destination 3+7=10,ADD,1,2,1,0,3,7,10,0,,,
0x11,invalid instruction (shift set),ADD,1,2,3,3,3,7,0x0,0x2005,,,
0x11,3+7=10,ADDU,1,2,3,0,3,7,10,0,,,
0x11,-1 + 2 =1,ADDU,1,2,3,0,0xFFFFFFFF,2,1,0,,,
0x11,source same as destination 3+7=10,ADDU,1,2,1,0,3,7,10,0,,,
0x11,destination reg is 0,ADDU,1,2,0,0,7,3,0,0,,,
0x11,invalid instruction (shift set),ADDU,1,2,3,3,3,7,0x0,0x2005,,,
0x11,7-3=4,SUB,1,2,3,0,7,3,4,0,,,
0x11,overflow trap,SUB,1,2,3,0,3,7,0x0,0x2006,,,
0x11,destination reg is 0,SUB,1,2,0,0,7,3,0,0,,,
0x11,source same as destination 7-3=4,SUB,1,2,1,0,7,3,4,0,,,
0x11,invalid instruction (shift set),SUB,1,2,3,3,7,3,0x0,0x2005,,,
0x11,7-3=4,SUBU,1,2,3,0,7,3,4,0,,,
0x11,3-7=-4,SUBU,1,2,3,0,3,7,-4,0,,,
0x11,destination reg is 0,SUBU,1,2,0,0,7,3,0,0,,,
0x11,source same as destination 7-3=4,SUBU,1,2,1,0,7,3,4,0,,,
0x11,invalid instruction (shift set),SUBU,1,2,3,3,7,3,0x0,0x2005,,,
0x11,0xFFFF00FF & 0x12345678 = 0x12340078,AND,1,2,3,0,0xFFFF00FF,0x12345678,0x12340078,0,,,
0x11,destination reg is 0,AND,1,2,0,0,0xFFFF00FF,0x12345678,0x0,0,,,
0x11,source same as destination,AND,1,2,1,0,0xFFFF00FF,0x12345678,0x12340078,0,,,
0x11,invalid instruction (shift set),AND,1,2,1,3,0xFFFF00FF,0x12345678,0x0,0x2005,,,
0x11,0x08888888|0x77777770 =0x7FFFFFF8,OR,1,2,3,0,0x08888888,0x77777770,0x7FFFFFF8,0,,,
0x11,destination reg is 0,OR,1,2,0,0,0x08888888,0x77777770,0x0,0,,,
0x11,source same as destination,OR,1,2,1,0,0x08888888,0x77777770,0x7FFFFFF8,0,,,
0x11,invalid instruction (shift set),OR,1,2,3,3,0x08888888,0x77777770,0x0,0x2005,,,
0x11,0x12345678|0x23456789=0x317131f1,XOR,1,2,3,0,0x12345678,0x23456789,0x317131f1,0,,,
0x11,destination reg is 0,XOR,1,2,0,0,0x12345678,0x23456789,0x0,0,,,
0x11,source same as destination,XOR,1,2,1,0,0x12345678,0x23456789,0x317131f1,0,,,
0x11,invalid instruction (shift set),XOR,1,2,3,3,0x12345678,0x23456789,0x0,0x2005,,,
0x11,3<7 is true,SLT,1,2,3,0,3,7,1,0,,,
0x11,7<3 is false,SLT,1,2,3,0,7,3,0,0,,,
0x11,destination reg is 0,SLT,1,2,0,0,3,7,0,0,,,
0x11,source same as destinatoin,SLT,1,2,1,0,3,7,1,0,,,
0x11,invalid instruction (shift set),SLT,1,2,3,3,3,7,0x0,0x2005,,,
0x11,-1<7 is true,SLT,1,2,3,0,-1,7,1,0,,,
0x11,3<7 is true,SLTU,1,2,3,0,3,7,1,0,,,
0x11,7<3 is false,SLTU,1,2,3,0,7,3,0,0,,,
0x11,destination reg is 0,SLTU,1,2,0,0,3,7,0,0,,,
0x11,source same as destinatoin,SLTU,1,2,1,0,3,7,1,0,,,
0x11,invalid instruction (shift set),SLTU,1,2,3,3,3,7,0x0,0x2005,,,
0x11,-1<7 is false,SLTU,1,2,3,0,-1,7,0,0,,,
0x11,2<<2=8,SLL,0,2,3,2,0,2,8,0,,,
0x11,shift top two bits off the end,SLL,0,2,3,2,0,0xFFFFFFFF,0xFFFFFFFc,0,,,
0x11,source same as dest,SLL,0,1,1,2,0,3,0xc,0,,,
0x11,destination reg is 0,SLL,0,2,0,2,0,2,0,0,,,
0x11,invalid instruction (source 1 set),SLL,3,2,3,2,0,2,0x0,0x2005,,,
0x11,8>>2=2,SRL,0,2,3,2,0,8,2,0,,,
0x11,shift bottom two bits off the end,SRL,0,2,3,2,0,7,0x1,0,,,
0x11,source same as dest,SRL,0,1,1,2,0,8,0x2,0,,,
0x11,destination reg is 0,SRL,0,2,0,2,0,7,0,0,,,
0x11,invalid instruction (source 1 set),SRL,3,2,3,2,0,2,0x0,0x2005,,,
0x11,8>>2=2,SRA,0,2,3,2,0,8,2,0,,,
0x11,shift bottom two bits off the end,SRA,0,2,3,2,0,7,0x1,0,,,
0x11,source same as dest,SRA,0,1,1,2,0,8,0x2,0,,,
0x11,destination reg is 0,SRA,0,2,0,2,0,7,0,0,,,
0x11,invalid instruction (source 1 set),SRA,3,2,3,2,0,2,0x0,0x2005,,,
0x11,0x80000000>>2=0xe0000000 (sign-extend),SRA,0,2,3,2,0,0x80000000,0xe0000000,0,,,
0x11,1<<2=4,SLLV,1,2,3,0,2,1,4,0,,,
0x11,3<<30=0x80000000 (shift off end),SLLV,1,2,3,0,31,3,0x80000000,0,,,
0x11,source same as dest,SLLV,1,2,2,0,2,1,4,0,,,
0x11,destination reg is 0,SLLV,1,2,0,0,28,1,0,0,,,
0x11,invalid instruction (shift set),SLLV,1,2,3,4,2,1,0x0,0x2005,,,
0x11,2>>1=1,SRLV,1,2,3,0,1,2,1,0,,,
0x11,3>>1=1 (shift off end),SRLV,1,2,3,0,1,3,1,0,,,
0x11,source same as dest,SRLV,1,2,2,0,1,2,1,0,,,
0x11,destination reg is 0,SRLV,1,2,0,0,28,1,0,0,,,
0x11,invalid instruction (shift set),SRLV,1,2,3,4,2,1,0x0,0x2005,,,
0x11,2>>1=1,SRAV,1,2,3,0,1,2,1,0,,,
0x11,3>>1=1 (shift off end),SRAV,1,2,3,0,1,3,1,0,,,
0x11,source same as dest,SRAV,1,2,2,0,1,2,1,0,,,
0x11,destination reg is 0,SRAV,1,2,0,0,28,1,0,,,,
0x11,invalid instruction (shift set),SRAV,1,2,3,4,2,1,0x0,0x2005,,,
0x11,0x80000000>>2=0xe0000000 (sign-extend),SRAV,1,2,3,0,2,0x80000000,0xe0000000,0,,,
Rmdiv,MSG â€“ needs redoing,Instr,s reg,t reg,d reg,h val,s val,t val,d_val,a_loc,ans,ans2,loc
0x16,3*5=15,MULT,1,2,0,0,3,5,0,hilo,0,15,0
0x16,-3*5=-15 (sign extend),MULT,1,2,0,0,0xFFFFFFFD,5,0,hilo,0xFFFFFFFF,0xFFFFFFF1,0
0x16,same reg src,MULT,1,1,0,0,3,3,0,hilo,0,9,0
0x16,overflow into 64 bit num,MULT,1,2,0,0,0xFFFF,0xEFFFF,0,hilo,0xE,0xFFF00001,0
0x16,invalid instruction (shift/dest set),MULT,1,2,5,2,0xFFFF,0xEFFFF,0,err,0x2005,0,0
0x16,3*5=15,MULTU,1,2,0,0,3,5,0,hilo,0,15,0
0x16,-3*5=15 (no sign extend),MULTU,1,2,0,0,0xFFFFFFFD,0x5,0,hilo,0x4,0xFFFFFFF1,0
0x16,same reg src,MULTU,1,1,0,0,3,3,0,hilo,0,9,0
0x16,overflow into 64 bit num,MULTU,1,2,0,0,0xFFFF,0xEFFFF,0,hilo,0xE,0xFFF00001,0
