
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ISE-Design/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ISE-Design/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/pa.fromNcd.tcl}
# create_project -name sqrt01 -dir "D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/planAhead_run_2" -part xc7k325tfbg676-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 467.438 ; gain = 67.078
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01} }
# set_property target_constrs_file "SqrtCORDIC.ucf" [current_fileset -constrset]
Adding file 'D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ucf' to fileset 'constrs_1'
# add_files [list {SqrtCORDIC.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7k325tfbg676-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SqrtCORDIC.ngc ...
WARNING:NetListWriters:298 - No output is written to SqrtCORDIC.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SqrtCORDIC.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Parsing EDIF File [./planAhead_run_2/sqrt01.data/cache/SqrtCORDIC_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/sqrt01.data/cache/SqrtCORDIC_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k325t/fbg676/Package.xml
Loading io standards from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : D:/ISE-Design/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/drc.xml
Parsing UCF File [D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ucf]
Finished Parsing UCF File [D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDE_1 => FDCE (inverted pins: C): 32 instances
  FDR => FDRE: 1 instances
  FDR_1 => FDRE (inverted pins: C): 23 instances
  FDS_1 => FDSE (inverted pins: C): 1 instances

Phase 0 | Netlist Checksum: 27e7fab1
link_design: Time (s): elapsed = 00:00:37 . Memory (MB): peak = 939.285 ; gain = 468.664
# read_xdl -file "D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7k325t.nph' in environment D:\ISE-Design\14.7\ISE_DS\ISE\.
   "SqrtCORDIC" is an NCD, version 3.2, device xc7k325t, package fbg676, speed -3
Successfully converted design 'D:\Arshad COM\Term2\low-power\Final\cordic-sqrt\sqrt01\SqrtCORDIC.ncd' to 'D:\Arshad COM\Term2\low-power\Final\cordic-sqrt\sqrt01\SqrtCORDIC.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.ncd
INFO: [Designutils 20-671] Placed 290 instances
read_xdl: Time (s): elapsed = 00:00:25 . Memory (MB): peak = 944.078 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"D:/Arshad COM/Term2/low-power/Final/cordic-sqrt/sqrt01/SqrtCORDIC.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jul 13 03:56:33 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
